

================================================================
== Vitis HLS Report for 'Filter2D_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2'
================================================================
* Date:           Mon Nov  4 21:37:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073676308|  6.666 ns|  3.579 sec|    2|  1073676308|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                   |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |             Loop Name             |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_32_2  |        0|  1073676306|        19|          1|          1|  0 ~ 1073676289|       yes|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val = alloca i32 1"   --->   Operation 22 'alloca' 'pixelWindow_mPixelWindow_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_1 = alloca i32 1"   --->   Operation 23 'alloca' 'pixelWindow_mPixelWindow_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_2 = alloca i32 1"   --->   Operation 24 'alloca' 'pixelWindow_mPixelWindow_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_3 = alloca i32 1"   --->   Operation 25 'alloca' 'pixelWindow_mPixelWindow_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_4 = alloca i32 1"   --->   Operation 26 'alloca' 'pixelWindow_mPixelWindow_val_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_5 = alloca i32 1"   --->   Operation 27 'alloca' 'pixelWindow_mPixelWindow_val_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_6 = alloca i32 1"   --->   Operation 28 'alloca' 'pixelWindow_mPixelWindow_val_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_7 = alloca i32 1"   --->   Operation 29 'alloca' 'pixelWindow_mPixelWindow_val_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_8 = alloca i32 1"   --->   Operation 30 'alloca' 'pixelWindow_mPixelWindow_val_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_9 = alloca i32 1"   --->   Operation 31 'alloca' 'pixelWindow_mPixelWindow_val_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_10 = alloca i32 1"   --->   Operation 32 'alloca' 'pixelWindow_mPixelWindow_val_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_11 = alloca i32 1"   --->   Operation 33 'alloca' 'pixelWindow_mPixelWindow_val_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_12 = alloca i32 1"   --->   Operation 34 'alloca' 'pixelWindow_mPixelWindow_val_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_13 = alloca i32 1"   --->   Operation 35 'alloca' 'pixelWindow_mPixelWindow_val_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_14 = alloca i32 1"   --->   Operation 36 'alloca' 'pixelWindow_mPixelWindow_val_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_15 = alloca i32 1"   --->   Operation 37 'alloca' 'pixelWindow_mPixelWindow_val_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_16 = alloca i32 1"   --->   Operation 38 'alloca' 'pixelWindow_mPixelWindow_val_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_17 = alloca i32 1"   --->   Operation 39 'alloca' 'pixelWindow_mPixelWindow_val_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_18 = alloca i32 1"   --->   Operation 40 'alloca' 'pixelWindow_mPixelWindow_val_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_19 = alloca i32 1"   --->   Operation 41 'alloca' 'pixelWindow_mPixelWindow_val_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_20 = alloca i32 1"   --->   Operation 42 'alloca' 'pixelWindow_mPixelWindow_val_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_21 = alloca i32 1"   --->   Operation 43 'alloca' 'pixelWindow_mPixelWindow_val_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_22 = alloca i32 1"   --->   Operation 44 'alloca' 'pixelWindow_mPixelWindow_val_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_23 = alloca i32 1"   --->   Operation 45 'alloca' 'pixelWindow_mPixelWindow_val_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_24 = alloca i32 1"   --->   Operation 46 'alloca' 'pixelWindow_mPixelWindow_val_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_25 = alloca i32 1"   --->   Operation 47 'alloca' 'pixelWindow_mPixelWindow_val_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_26 = alloca i32 1"   --->   Operation 48 'alloca' 'pixelWindow_mPixelWindow_val_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_27 = alloca i32 1"   --->   Operation 49 'alloca' 'pixelWindow_mPixelWindow_val_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_28 = alloca i32 1"   --->   Operation 50 'alloca' 'pixelWindow_mPixelWindow_val_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_29 = alloca i32 1"   --->   Operation 51 'alloca' 'pixelWindow_mPixelWindow_val_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_30 = alloca i32 1"   --->   Operation 52 'alloca' 'pixelWindow_mPixelWindow_val_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_31 = alloca i32 1"   --->   Operation 53 'alloca' 'pixelWindow_mPixelWindow_val_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_32 = alloca i32 1"   --->   Operation 54 'alloca' 'pixelWindow_mPixelWindow_val_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_33 = alloca i32 1"   --->   Operation 55 'alloca' 'pixelWindow_mPixelWindow_val_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_34 = alloca i32 1"   --->   Operation 56 'alloca' 'pixelWindow_mPixelWindow_val_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_35 = alloca i32 1"   --->   Operation 57 'alloca' 'pixelWindow_mPixelWindow_val_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_36 = alloca i32 1"   --->   Operation 58 'alloca' 'pixelWindow_mPixelWindow_val_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_37 = alloca i32 1"   --->   Operation 59 'alloca' 'pixelWindow_mPixelWindow_val_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_38 = alloca i32 1"   --->   Operation 60 'alloca' 'pixelWindow_mPixelWindow_val_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_39 = alloca i32 1"   --->   Operation 61 'alloca' 'pixelWindow_mPixelWindow_val_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_40 = alloca i32 1"   --->   Operation 62 'alloca' 'pixelWindow_mPixelWindow_val_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_41 = alloca i32 1"   --->   Operation 63 'alloca' 'pixelWindow_mPixelWindow_val_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_42 = alloca i32 1"   --->   Operation 64 'alloca' 'pixelWindow_mPixelWindow_val_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_43 = alloca i32 1"   --->   Operation 65 'alloca' 'pixelWindow_mPixelWindow_val_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_44 = alloca i32 1"   --->   Operation 66 'alloca' 'pixelWindow_mPixelWindow_val_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_45 = alloca i32 1"   --->   Operation 67 'alloca' 'pixelWindow_mPixelWindow_val_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_46 = alloca i32 1"   --->   Operation 68 'alloca' 'pixelWindow_mPixelWindow_val_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_47 = alloca i32 1"   --->   Operation 69 'alloca' 'pixelWindow_mPixelWindow_val_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_48 = alloca i32 1"   --->   Operation 70 'alloca' 'pixelWindow_mPixelWindow_val_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_49 = alloca i32 1"   --->   Operation 71 'alloca' 'pixelWindow_mPixelWindow_val_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_50 = alloca i32 1"   --->   Operation 72 'alloca' 'pixelWindow_mPixelWindow_val_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_51 = alloca i32 1"   --->   Operation 73 'alloca' 'pixelWindow_mPixelWindow_val_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_52 = alloca i32 1"   --->   Operation 74 'alloca' 'pixelWindow_mPixelWindow_val_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_53 = alloca i32 1"   --->   Operation 75 'alloca' 'pixelWindow_mPixelWindow_val_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_54 = alloca i32 1"   --->   Operation 76 'alloca' 'pixelWindow_mPixelWindow_val_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_55 = alloca i32 1"   --->   Operation 77 'alloca' 'pixelWindow_mPixelWindow_val_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_56 = alloca i32 1"   --->   Operation 78 'alloca' 'pixelWindow_mPixelWindow_val_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_57 = alloca i32 1"   --->   Operation 79 'alloca' 'pixelWindow_mPixelWindow_val_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_58 = alloca i32 1"   --->   Operation 80 'alloca' 'pixelWindow_mPixelWindow_val_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_59 = alloca i32 1"   --->   Operation 81 'alloca' 'pixelWindow_mPixelWindow_val_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_60 = alloca i32 1"   --->   Operation 82 'alloca' 'pixelWindow_mPixelWindow_val_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_61 = alloca i32 1"   --->   Operation 83 'alloca' 'pixelWindow_mPixelWindow_val_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_62 = alloca i32 1"   --->   Operation 84 'alloca' 'pixelWindow_mPixelWindow_val_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_63 = alloca i32 1"   --->   Operation 85 'alloca' 'pixelWindow_mPixelWindow_val_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_64 = alloca i32 1"   --->   Operation 86 'alloca' 'pixelWindow_mPixelWindow_val_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_65 = alloca i32 1"   --->   Operation 87 'alloca' 'pixelWindow_mPixelWindow_val_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_66 = alloca i32 1"   --->   Operation 88 'alloca' 'pixelWindow_mPixelWindow_val_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_67 = alloca i32 1"   --->   Operation 89 'alloca' 'pixelWindow_mPixelWindow_val_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_68 = alloca i32 1"   --->   Operation 90 'alloca' 'pixelWindow_mPixelWindow_val_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_69 = alloca i32 1"   --->   Operation 91 'alloca' 'pixelWindow_mPixelWindow_val_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_70 = alloca i32 1"   --->   Operation 92 'alloca' 'pixelWindow_mPixelWindow_val_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_71 = alloca i32 1"   --->   Operation 93 'alloca' 'pixelWindow_mPixelWindow_val_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_72 = alloca i32 1"   --->   Operation 94 'alloca' 'pixelWindow_mPixelWindow_val_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_73 = alloca i32 1"   --->   Operation 95 'alloca' 'pixelWindow_mPixelWindow_val_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_74 = alloca i32 1"   --->   Operation 96 'alloca' 'pixelWindow_mPixelWindow_val_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_75 = alloca i32 1"   --->   Operation 97 'alloca' 'pixelWindow_mPixelWindow_val_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_76 = alloca i32 1"   --->   Operation 98 'alloca' 'pixelWindow_mPixelWindow_val_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_77 = alloca i32 1"   --->   Operation 99 'alloca' 'pixelWindow_mPixelWindow_val_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_78 = alloca i32 1"   --->   Operation 100 'alloca' 'pixelWindow_mPixelWindow_val_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_79 = alloca i32 1"   --->   Operation 101 'alloca' 'pixelWindow_mPixelWindow_val_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_80 = alloca i32 1"   --->   Operation 102 'alloca' 'pixelWindow_mPixelWindow_val_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_81 = alloca i32 1"   --->   Operation 103 'alloca' 'pixelWindow_mPixelWindow_val_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_82 = alloca i32 1"   --->   Operation 104 'alloca' 'pixelWindow_mPixelWindow_val_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_83 = alloca i32 1"   --->   Operation 105 'alloca' 'pixelWindow_mPixelWindow_val_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_84 = alloca i32 1"   --->   Operation 106 'alloca' 'pixelWindow_mPixelWindow_val_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_85 = alloca i32 1"   --->   Operation 107 'alloca' 'pixelWindow_mPixelWindow_val_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_86 = alloca i32 1"   --->   Operation 108 'alloca' 'pixelWindow_mPixelWindow_val_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_87 = alloca i32 1"   --->   Operation 109 'alloca' 'pixelWindow_mPixelWindow_val_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_88 = alloca i32 1"   --->   Operation 110 'alloca' 'pixelWindow_mPixelWindow_val_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_89 = alloca i32 1"   --->   Operation 111 'alloca' 'pixelWindow_mPixelWindow_val_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_90 = alloca i32 1"   --->   Operation 112 'alloca' 'pixelWindow_mPixelWindow_val_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_91 = alloca i32 1"   --->   Operation 113 'alloca' 'pixelWindow_mPixelWindow_val_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_92 = alloca i32 1"   --->   Operation 114 'alloca' 'pixelWindow_mPixelWindow_val_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_93 = alloca i32 1"   --->   Operation 115 'alloca' 'pixelWindow_mPixelWindow_val_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_94 = alloca i32 1"   --->   Operation 116 'alloca' 'pixelWindow_mPixelWindow_val_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_95 = alloca i32 1"   --->   Operation 117 'alloca' 'pixelWindow_mPixelWindow_val_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_96 = alloca i32 1"   --->   Operation 118 'alloca' 'pixelWindow_mPixelWindow_val_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_97 = alloca i32 1"   --->   Operation 119 'alloca' 'pixelWindow_mPixelWindow_val_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_98 = alloca i32 1"   --->   Operation 120 'alloca' 'pixelWindow_mPixelWindow_val_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_99 = alloca i32 1"   --->   Operation 121 'alloca' 'pixelWindow_mPixelWindow_val_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_100 = alloca i32 1"   --->   Operation 122 'alloca' 'pixelWindow_mPixelWindow_val_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_101 = alloca i32 1"   --->   Operation 123 'alloca' 'pixelWindow_mPixelWindow_val_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_102 = alloca i32 1"   --->   Operation 124 'alloca' 'pixelWindow_mPixelWindow_val_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_103 = alloca i32 1"   --->   Operation 125 'alloca' 'pixelWindow_mPixelWindow_val_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_104 = alloca i32 1"   --->   Operation 126 'alloca' 'pixelWindow_mPixelWindow_val_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_105 = alloca i32 1"   --->   Operation 127 'alloca' 'pixelWindow_mPixelWindow_val_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_106 = alloca i32 1"   --->   Operation 128 'alloca' 'pixelWindow_mPixelWindow_val_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_107 = alloca i32 1"   --->   Operation 129 'alloca' 'pixelWindow_mPixelWindow_val_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_108 = alloca i32 1"   --->   Operation 130 'alloca' 'pixelWindow_mPixelWindow_val_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_109 = alloca i32 1"   --->   Operation 131 'alloca' 'pixelWindow_mPixelWindow_val_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_110 = alloca i32 1"   --->   Operation 132 'alloca' 'pixelWindow_mPixelWindow_val_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_111 = alloca i32 1"   --->   Operation 133 'alloca' 'pixelWindow_mPixelWindow_val_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_112 = alloca i32 1"   --->   Operation 134 'alloca' 'pixelWindow_mPixelWindow_val_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_113 = alloca i32 1"   --->   Operation 135 'alloca' 'pixelWindow_mPixelWindow_val_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_114 = alloca i32 1"   --->   Operation 136 'alloca' 'pixelWindow_mPixelWindow_val_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_115 = alloca i32 1"   --->   Operation 137 'alloca' 'pixelWindow_mPixelWindow_val_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_116 = alloca i32 1"   --->   Operation 138 'alloca' 'pixelWindow_mPixelWindow_val_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_117 = alloca i32 1"   --->   Operation 139 'alloca' 'pixelWindow_mPixelWindow_val_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_118 = alloca i32 1"   --->   Operation 140 'alloca' 'pixelWindow_mPixelWindow_val_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_119 = alloca i32 1"   --->   Operation 141 'alloca' 'pixelWindow_mPixelWindow_val_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_120 = alloca i32 1"   --->   Operation 142 'alloca' 'pixelWindow_mPixelWindow_val_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_121 = alloca i32 1"   --->   Operation 143 'alloca' 'pixelWindow_mPixelWindow_val_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_122 = alloca i32 1"   --->   Operation 144 'alloca' 'pixelWindow_mPixelWindow_val_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_123 = alloca i32 1"   --->   Operation 145 'alloca' 'pixelWindow_mPixelWindow_val_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_124 = alloca i32 1"   --->   Operation 146 'alloca' 'pixelWindow_mPixelWindow_val_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_125 = alloca i32 1"   --->   Operation 147 'alloca' 'pixelWindow_mPixelWindow_val_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_126 = alloca i32 1"   --->   Operation 148 'alloca' 'pixelWindow_mPixelWindow_val_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_127 = alloca i32 1"   --->   Operation 149 'alloca' 'pixelWindow_mPixelWindow_val_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_128 = alloca i32 1"   --->   Operation 150 'alloca' 'pixelWindow_mPixelWindow_val_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_129 = alloca i32 1"   --->   Operation 151 'alloca' 'pixelWindow_mPixelWindow_val_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_130 = alloca i32 1"   --->   Operation 152 'alloca' 'pixelWindow_mPixelWindow_val_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_131 = alloca i32 1"   --->   Operation 153 'alloca' 'pixelWindow_mPixelWindow_val_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_132 = alloca i32 1"   --->   Operation 154 'alloca' 'pixelWindow_mPixelWindow_val_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_133 = alloca i32 1"   --->   Operation 155 'alloca' 'pixelWindow_mPixelWindow_val_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_134 = alloca i32 1"   --->   Operation 156 'alloca' 'pixelWindow_mPixelWindow_val_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_135 = alloca i32 1"   --->   Operation 157 'alloca' 'pixelWindow_mPixelWindow_val_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_136 = alloca i32 1"   --->   Operation 158 'alloca' 'pixelWindow_mPixelWindow_val_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_137 = alloca i32 1"   --->   Operation 159 'alloca' 'pixelWindow_mPixelWindow_val_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_138 = alloca i32 1"   --->   Operation 160 'alloca' 'pixelWindow_mPixelWindow_val_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_139 = alloca i32 1"   --->   Operation 161 'alloca' 'pixelWindow_mPixelWindow_val_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_140 = alloca i32 1"   --->   Operation 162 'alloca' 'pixelWindow_mPixelWindow_val_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_141 = alloca i32 1"   --->   Operation 163 'alloca' 'pixelWindow_mPixelWindow_val_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_142 = alloca i32 1"   --->   Operation 164 'alloca' 'pixelWindow_mPixelWindow_val_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_143 = alloca i32 1"   --->   Operation 165 'alloca' 'pixelWindow_mPixelWindow_val_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_144 = alloca i32 1"   --->   Operation 166 'alloca' 'pixelWindow_mPixelWindow_val_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_145 = alloca i32 1"   --->   Operation 167 'alloca' 'pixelWindow_mPixelWindow_val_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_146 = alloca i32 1"   --->   Operation 168 'alloca' 'pixelWindow_mPixelWindow_val_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_147 = alloca i32 1"   --->   Operation 169 'alloca' 'pixelWindow_mPixelWindow_val_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_148 = alloca i32 1"   --->   Operation 170 'alloca' 'pixelWindow_mPixelWindow_val_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_149 = alloca i32 1"   --->   Operation 171 'alloca' 'pixelWindow_mPixelWindow_val_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_150 = alloca i32 1"   --->   Operation 172 'alloca' 'pixelWindow_mPixelWindow_val_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_151 = alloca i32 1"   --->   Operation 173 'alloca' 'pixelWindow_mPixelWindow_val_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_152 = alloca i32 1"   --->   Operation 174 'alloca' 'pixelWindow_mPixelWindow_val_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_153 = alloca i32 1"   --->   Operation 175 'alloca' 'pixelWindow_mPixelWindow_val_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_154 = alloca i32 1"   --->   Operation 176 'alloca' 'pixelWindow_mPixelWindow_val_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_155 = alloca i32 1"   --->   Operation 177 'alloca' 'pixelWindow_mPixelWindow_val_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_156 = alloca i32 1"   --->   Operation 178 'alloca' 'pixelWindow_mPixelWindow_val_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_157 = alloca i32 1"   --->   Operation 179 'alloca' 'pixelWindow_mPixelWindow_val_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_158 = alloca i32 1"   --->   Operation 180 'alloca' 'pixelWindow_mPixelWindow_val_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_159 = alloca i32 1"   --->   Operation 181 'alloca' 'pixelWindow_mPixelWindow_val_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_160 = alloca i32 1"   --->   Operation 182 'alloca' 'pixelWindow_mPixelWindow_val_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_161 = alloca i32 1"   --->   Operation 183 'alloca' 'pixelWindow_mPixelWindow_val_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_162 = alloca i32 1"   --->   Operation 184 'alloca' 'pixelWindow_mPixelWindow_val_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_163 = alloca i32 1"   --->   Operation 185 'alloca' 'pixelWindow_mPixelWindow_val_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_164 = alloca i32 1"   --->   Operation 186 'alloca' 'pixelWindow_mPixelWindow_val_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_165 = alloca i32 1"   --->   Operation 187 'alloca' 'pixelWindow_mPixelWindow_val_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_166 = alloca i32 1"   --->   Operation 188 'alloca' 'pixelWindow_mPixelWindow_val_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_167 = alloca i32 1"   --->   Operation 189 'alloca' 'pixelWindow_mPixelWindow_val_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_168 = alloca i32 1"   --->   Operation 190 'alloca' 'pixelWindow_mPixelWindow_val_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_169 = alloca i32 1"   --->   Operation 191 'alloca' 'pixelWindow_mPixelWindow_val_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_170 = alloca i32 1"   --->   Operation 192 'alloca' 'pixelWindow_mPixelWindow_val_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_171 = alloca i32 1"   --->   Operation 193 'alloca' 'pixelWindow_mPixelWindow_val_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_172 = alloca i32 1"   --->   Operation 194 'alloca' 'pixelWindow_mPixelWindow_val_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_173 = alloca i32 1"   --->   Operation 195 'alloca' 'pixelWindow_mPixelWindow_val_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_174 = alloca i32 1"   --->   Operation 196 'alloca' 'pixelWindow_mPixelWindow_val_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_175 = alloca i32 1"   --->   Operation 197 'alloca' 'pixelWindow_mPixelWindow_val_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_176 = alloca i32 1"   --->   Operation 198 'alloca' 'pixelWindow_mPixelWindow_val_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_177 = alloca i32 1"   --->   Operation 199 'alloca' 'pixelWindow_mPixelWindow_val_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_178 = alloca i32 1"   --->   Operation 200 'alloca' 'pixelWindow_mPixelWindow_val_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_179 = alloca i32 1"   --->   Operation 201 'alloca' 'pixelWindow_mPixelWindow_val_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_180 = alloca i32 1"   --->   Operation 202 'alloca' 'pixelWindow_mPixelWindow_val_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_181 = alloca i32 1"   --->   Operation 203 'alloca' 'pixelWindow_mPixelWindow_val_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_182 = alloca i32 1"   --->   Operation 204 'alloca' 'pixelWindow_mPixelWindow_val_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_183 = alloca i32 1"   --->   Operation 205 'alloca' 'pixelWindow_mPixelWindow_val_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_184 = alloca i32 1"   --->   Operation 206 'alloca' 'pixelWindow_mPixelWindow_val_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_185 = alloca i32 1"   --->   Operation 207 'alloca' 'pixelWindow_mPixelWindow_val_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_186 = alloca i32 1"   --->   Operation 208 'alloca' 'pixelWindow_mPixelWindow_val_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_187 = alloca i32 1"   --->   Operation 209 'alloca' 'pixelWindow_mPixelWindow_val_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_188 = alloca i32 1"   --->   Operation 210 'alloca' 'pixelWindow_mPixelWindow_val_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_189 = alloca i32 1"   --->   Operation 211 'alloca' 'pixelWindow_mPixelWindow_val_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_190 = alloca i32 1"   --->   Operation 212 'alloca' 'pixelWindow_mPixelWindow_val_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_191 = alloca i32 1"   --->   Operation 213 'alloca' 'pixelWindow_mPixelWindow_val_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_192 = alloca i32 1"   --->   Operation 214 'alloca' 'pixelWindow_mPixelWindow_val_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_193 = alloca i32 1"   --->   Operation 215 'alloca' 'pixelWindow_mPixelWindow_val_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_194 = alloca i32 1"   --->   Operation 216 'alloca' 'pixelWindow_mPixelWindow_val_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_195 = alloca i32 1"   --->   Operation 217 'alloca' 'pixelWindow_mPixelWindow_val_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_196 = alloca i32 1"   --->   Operation 218 'alloca' 'pixelWindow_mPixelWindow_val_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_197 = alloca i32 1"   --->   Operation 219 'alloca' 'pixelWindow_mPixelWindow_val_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_198 = alloca i32 1"   --->   Operation 220 'alloca' 'pixelWindow_mPixelWindow_val_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_199 = alloca i32 1"   --->   Operation 221 'alloca' 'pixelWindow_mPixelWindow_val_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_200 = alloca i32 1"   --->   Operation 222 'alloca' 'pixelWindow_mPixelWindow_val_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_201 = alloca i32 1"   --->   Operation 223 'alloca' 'pixelWindow_mPixelWindow_val_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_202 = alloca i32 1"   --->   Operation 224 'alloca' 'pixelWindow_mPixelWindow_val_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_203 = alloca i32 1"   --->   Operation 225 'alloca' 'pixelWindow_mPixelWindow_val_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_204 = alloca i32 1"   --->   Operation 226 'alloca' 'pixelWindow_mPixelWindow_val_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_205 = alloca i32 1"   --->   Operation 227 'alloca' 'pixelWindow_mPixelWindow_val_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_206 = alloca i32 1"   --->   Operation 228 'alloca' 'pixelWindow_mPixelWindow_val_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_207 = alloca i32 1"   --->   Operation 229 'alloca' 'pixelWindow_mPixelWindow_val_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_208 = alloca i32 1"   --->   Operation 230 'alloca' 'pixelWindow_mPixelWindow_val_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_209 = alloca i32 1"   --->   Operation 231 'alloca' 'pixelWindow_mPixelWindow_val_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%xoffset = alloca i32 1"   --->   Operation 232 'alloca' 'xoffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 233 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 234 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln30"   --->   Operation 235 'read' 'sext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%coeffs_1_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_1_cast_i"   --->   Operation 236 'read' 'coeffs_1_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%coeffs_2_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_2_cast_i"   --->   Operation 237 'read' 'coeffs_2_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%coeffs_3_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_3_cast_i"   --->   Operation 238 'read' 'coeffs_3_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%coeffs_4_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_4_cast_i"   --->   Operation 239 'read' 'coeffs_4_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%coeffs_5_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_5_cast_i"   --->   Operation 240 'read' 'coeffs_5_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%coeffs_6_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_6_cast_i"   --->   Operation 241 'read' 'coeffs_6_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%coeffs_7_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_7_cast_i"   --->   Operation 242 'read' 'coeffs_7_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%coeffs_8_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_8_cast_i"   --->   Operation 243 'read' 'coeffs_8_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%coeffs_9_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_9_cast_i"   --->   Operation 244 'read' 'coeffs_9_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%coeffs_10_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_10_cast_i"   --->   Operation 245 'read' 'coeffs_10_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%coeffs_11_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_11_cast_i"   --->   Operation 246 'read' 'coeffs_11_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%coeffs_12_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_12_cast_i"   --->   Operation 247 'read' 'coeffs_12_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%coeffs_13_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_13_cast_i"   --->   Operation 248 'read' 'coeffs_13_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%coeffs_14_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_14_cast_i"   --->   Operation 249 'read' 'coeffs_14_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%coeffs_224_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_224_cast_i"   --->   Operation 250 'read' 'coeffs_224_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%coeffs_223_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_223_cast_i"   --->   Operation 251 'read' 'coeffs_223_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%coeffs_222_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_222_cast_i"   --->   Operation 252 'read' 'coeffs_222_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%coeffs_221_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_221_cast_i"   --->   Operation 253 'read' 'coeffs_221_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%coeffs_220_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_220_cast_i"   --->   Operation 254 'read' 'coeffs_220_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%coeffs_219_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_219_cast_i"   --->   Operation 255 'read' 'coeffs_219_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%coeffs_218_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_218_cast_i"   --->   Operation 256 'read' 'coeffs_218_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%coeffs_217_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_217_cast_i"   --->   Operation 257 'read' 'coeffs_217_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%coeffs_216_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_216_cast_i"   --->   Operation 258 'read' 'coeffs_216_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%coeffs_215_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_215_cast_i"   --->   Operation 259 'read' 'coeffs_215_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%coeffs_214_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_214_cast_i"   --->   Operation 260 'read' 'coeffs_214_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%coeffs_213_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_213_cast_i"   --->   Operation 261 'read' 'coeffs_213_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%coeffs_212_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_212_cast_i"   --->   Operation 262 'read' 'coeffs_212_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%coeffs_211_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_211_cast_i"   --->   Operation 263 'read' 'coeffs_211_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%coeffs_210_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_210_cast_i"   --->   Operation 264 'read' 'coeffs_210_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%coeffs_209_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_209_cast_i"   --->   Operation 265 'read' 'coeffs_209_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%coeffs_208_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_208_cast_i"   --->   Operation 266 'read' 'coeffs_208_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%coeffs_207_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_207_cast_i"   --->   Operation 267 'read' 'coeffs_207_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%coeffs_206_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_206_cast_i"   --->   Operation 268 'read' 'coeffs_206_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%coeffs_205_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_205_cast_i"   --->   Operation 269 'read' 'coeffs_205_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%coeffs_204_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_204_cast_i"   --->   Operation 270 'read' 'coeffs_204_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%coeffs_203_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_203_cast_i"   --->   Operation 271 'read' 'coeffs_203_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%coeffs_202_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_202_cast_i"   --->   Operation 272 'read' 'coeffs_202_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%coeffs_201_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_201_cast_i"   --->   Operation 273 'read' 'coeffs_201_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%coeffs_200_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_200_cast_i"   --->   Operation 274 'read' 'coeffs_200_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%coeffs_199_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_199_cast_i"   --->   Operation 275 'read' 'coeffs_199_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%coeffs_198_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_198_cast_i"   --->   Operation 276 'read' 'coeffs_198_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%coeffs_197_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_197_cast_i"   --->   Operation 277 'read' 'coeffs_197_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%coeffs_196_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_196_cast_i"   --->   Operation 278 'read' 'coeffs_196_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%coeffs_195_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_195_cast_i"   --->   Operation 279 'read' 'coeffs_195_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%coeffs_194_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_194_cast_i"   --->   Operation 280 'read' 'coeffs_194_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%coeffs_193_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_193_cast_i"   --->   Operation 281 'read' 'coeffs_193_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%coeffs_192_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_192_cast_i"   --->   Operation 282 'read' 'coeffs_192_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%coeffs_191_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_191_cast_i"   --->   Operation 283 'read' 'coeffs_191_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%coeffs_190_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_190_cast_i"   --->   Operation 284 'read' 'coeffs_190_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%coeffs_189_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_189_cast_i"   --->   Operation 285 'read' 'coeffs_189_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%coeffs_188_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_188_cast_i"   --->   Operation 286 'read' 'coeffs_188_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%coeffs_187_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_187_cast_i"   --->   Operation 287 'read' 'coeffs_187_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%coeffs_186_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_186_cast_i"   --->   Operation 288 'read' 'coeffs_186_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%coeffs_185_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_185_cast_i"   --->   Operation 289 'read' 'coeffs_185_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%coeffs_184_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_184_cast_i"   --->   Operation 290 'read' 'coeffs_184_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%coeffs_183_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_183_cast_i"   --->   Operation 291 'read' 'coeffs_183_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%coeffs_182_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_182_cast_i"   --->   Operation 292 'read' 'coeffs_182_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%coeffs_181_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_181_cast_i"   --->   Operation 293 'read' 'coeffs_181_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%coeffs_180_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_180_cast_i"   --->   Operation 294 'read' 'coeffs_180_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%coeffs_179_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_179_cast_i"   --->   Operation 295 'read' 'coeffs_179_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%coeffs_178_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_178_cast_i"   --->   Operation 296 'read' 'coeffs_178_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%coeffs_177_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_177_cast_i"   --->   Operation 297 'read' 'coeffs_177_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%coeffs_176_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_176_cast_i"   --->   Operation 298 'read' 'coeffs_176_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%coeffs_175_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_175_cast_i"   --->   Operation 299 'read' 'coeffs_175_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%coeffs_174_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_174_cast_i"   --->   Operation 300 'read' 'coeffs_174_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%coeffs_173_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_173_cast_i"   --->   Operation 301 'read' 'coeffs_173_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%coeffs_172_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_172_cast_i"   --->   Operation 302 'read' 'coeffs_172_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%coeffs_171_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_171_cast_i"   --->   Operation 303 'read' 'coeffs_171_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%coeffs_170_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_170_cast_i"   --->   Operation 304 'read' 'coeffs_170_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%coeffs_169_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_169_cast_i"   --->   Operation 305 'read' 'coeffs_169_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%coeffs_168_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_168_cast_i"   --->   Operation 306 'read' 'coeffs_168_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%coeffs_167_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_167_cast_i"   --->   Operation 307 'read' 'coeffs_167_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%coeffs_166_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_166_cast_i"   --->   Operation 308 'read' 'coeffs_166_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%coeffs_165_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_165_cast_i"   --->   Operation 309 'read' 'coeffs_165_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%coeffs_164_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_164_cast_i"   --->   Operation 310 'read' 'coeffs_164_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%coeffs_163_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_163_cast_i"   --->   Operation 311 'read' 'coeffs_163_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%coeffs_162_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_162_cast_i"   --->   Operation 312 'read' 'coeffs_162_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%coeffs_161_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_161_cast_i"   --->   Operation 313 'read' 'coeffs_161_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%coeffs_160_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_160_cast_i"   --->   Operation 314 'read' 'coeffs_160_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%coeffs_159_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_159_cast_i"   --->   Operation 315 'read' 'coeffs_159_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%coeffs_158_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_158_cast_i"   --->   Operation 316 'read' 'coeffs_158_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%coeffs_157_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_157_cast_i"   --->   Operation 317 'read' 'coeffs_157_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%coeffs_156_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_156_cast_i"   --->   Operation 318 'read' 'coeffs_156_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%coeffs_155_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_155_cast_i"   --->   Operation 319 'read' 'coeffs_155_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%coeffs_154_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_154_cast_i"   --->   Operation 320 'read' 'coeffs_154_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%coeffs_153_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_153_cast_i"   --->   Operation 321 'read' 'coeffs_153_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%coeffs_152_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_152_cast_i"   --->   Operation 322 'read' 'coeffs_152_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%coeffs_151_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_151_cast_i"   --->   Operation 323 'read' 'coeffs_151_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%coeffs_150_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_150_cast_i"   --->   Operation 324 'read' 'coeffs_150_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%coeffs_149_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_149_cast_i"   --->   Operation 325 'read' 'coeffs_149_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%coeffs_148_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_148_cast_i"   --->   Operation 326 'read' 'coeffs_148_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%coeffs_147_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_147_cast_i"   --->   Operation 327 'read' 'coeffs_147_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%coeffs_146_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_146_cast_i"   --->   Operation 328 'read' 'coeffs_146_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%coeffs_145_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_145_cast_i"   --->   Operation 329 'read' 'coeffs_145_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%coeffs_144_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_144_cast_i"   --->   Operation 330 'read' 'coeffs_144_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%coeffs_143_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_143_cast_i"   --->   Operation 331 'read' 'coeffs_143_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%coeffs_142_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_142_cast_i"   --->   Operation 332 'read' 'coeffs_142_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%coeffs_141_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_141_cast_i"   --->   Operation 333 'read' 'coeffs_141_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%coeffs_140_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_140_cast_i"   --->   Operation 334 'read' 'coeffs_140_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%coeffs_139_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_139_cast_i"   --->   Operation 335 'read' 'coeffs_139_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%coeffs_138_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_138_cast_i"   --->   Operation 336 'read' 'coeffs_138_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%coeffs_137_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_137_cast_i"   --->   Operation 337 'read' 'coeffs_137_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%coeffs_136_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_136_cast_i"   --->   Operation 338 'read' 'coeffs_136_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%coeffs_135_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_135_cast_i"   --->   Operation 339 'read' 'coeffs_135_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%coeffs_134_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_134_cast_i"   --->   Operation 340 'read' 'coeffs_134_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%coeffs_133_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_133_cast_i"   --->   Operation 341 'read' 'coeffs_133_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%coeffs_132_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_132_cast_i"   --->   Operation 342 'read' 'coeffs_132_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%coeffs_131_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_131_cast_i"   --->   Operation 343 'read' 'coeffs_131_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%coeffs_130_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_130_cast_i"   --->   Operation 344 'read' 'coeffs_130_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%coeffs_129_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_129_cast_i"   --->   Operation 345 'read' 'coeffs_129_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%coeffs_128_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_128_cast_i"   --->   Operation 346 'read' 'coeffs_128_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%coeffs_127_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_127_cast_i"   --->   Operation 347 'read' 'coeffs_127_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%coeffs_126_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_126_cast_i"   --->   Operation 348 'read' 'coeffs_126_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%coeffs_125_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_125_cast_i"   --->   Operation 349 'read' 'coeffs_125_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%coeffs_124_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_124_cast_i"   --->   Operation 350 'read' 'coeffs_124_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%coeffs_123_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_123_cast_i"   --->   Operation 351 'read' 'coeffs_123_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%coeffs_122_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_122_cast_i"   --->   Operation 352 'read' 'coeffs_122_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%coeffs_121_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_121_cast_i"   --->   Operation 353 'read' 'coeffs_121_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%coeffs_120_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_120_cast_i"   --->   Operation 354 'read' 'coeffs_120_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%coeffs_119_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_119_cast_i"   --->   Operation 355 'read' 'coeffs_119_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%coeffs_118_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_118_cast_i"   --->   Operation 356 'read' 'coeffs_118_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%coeffs_117_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_117_cast_i"   --->   Operation 357 'read' 'coeffs_117_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%coeffs_116_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_116_cast_i"   --->   Operation 358 'read' 'coeffs_116_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%coeffs_115_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_115_cast_i"   --->   Operation 359 'read' 'coeffs_115_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%coeffs_114_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_114_cast_i"   --->   Operation 360 'read' 'coeffs_114_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%coeffs_113_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_113_cast_i"   --->   Operation 361 'read' 'coeffs_113_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%coeffs_112_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_112_cast_i"   --->   Operation 362 'read' 'coeffs_112_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%coeffs_111_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_111_cast_i"   --->   Operation 363 'read' 'coeffs_111_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%coeffs_110_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_110_cast_i"   --->   Operation 364 'read' 'coeffs_110_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%coeffs_109_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_109_cast_i"   --->   Operation 365 'read' 'coeffs_109_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%coeffs_108_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_108_cast_i"   --->   Operation 366 'read' 'coeffs_108_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%coeffs_107_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_107_cast_i"   --->   Operation 367 'read' 'coeffs_107_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%coeffs_106_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_106_cast_i"   --->   Operation 368 'read' 'coeffs_106_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%coeffs_105_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_105_cast_i"   --->   Operation 369 'read' 'coeffs_105_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%coeffs_104_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_104_cast_i"   --->   Operation 370 'read' 'coeffs_104_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%coeffs_103_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_103_cast_i"   --->   Operation 371 'read' 'coeffs_103_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%coeffs_102_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_102_cast_i"   --->   Operation 372 'read' 'coeffs_102_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%coeffs_101_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_101_cast_i"   --->   Operation 373 'read' 'coeffs_101_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%coeffs_100_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_100_cast_i"   --->   Operation 374 'read' 'coeffs_100_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%coeffs_99_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_99_cast_i"   --->   Operation 375 'read' 'coeffs_99_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%coeffs_98_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_98_cast_i"   --->   Operation 376 'read' 'coeffs_98_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%coeffs_97_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_97_cast_i"   --->   Operation 377 'read' 'coeffs_97_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%coeffs_96_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_96_cast_i"   --->   Operation 378 'read' 'coeffs_96_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%coeffs_95_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_95_cast_i"   --->   Operation 379 'read' 'coeffs_95_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%coeffs_94_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_94_cast_i"   --->   Operation 380 'read' 'coeffs_94_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%coeffs_93_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_93_cast_i"   --->   Operation 381 'read' 'coeffs_93_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%coeffs_92_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_92_cast_i"   --->   Operation 382 'read' 'coeffs_92_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%coeffs_91_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_91_cast_i"   --->   Operation 383 'read' 'coeffs_91_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%coeffs_90_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_90_cast_i"   --->   Operation 384 'read' 'coeffs_90_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%coeffs_89_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_89_cast_i"   --->   Operation 385 'read' 'coeffs_89_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%coeffs_88_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_88_cast_i"   --->   Operation 386 'read' 'coeffs_88_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%coeffs_87_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_87_cast_i"   --->   Operation 387 'read' 'coeffs_87_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%coeffs_86_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_86_cast_i"   --->   Operation 388 'read' 'coeffs_86_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%coeffs_85_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_85_cast_i"   --->   Operation 389 'read' 'coeffs_85_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%coeffs_84_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_84_cast_i"   --->   Operation 390 'read' 'coeffs_84_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%coeffs_83_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_83_cast_i"   --->   Operation 391 'read' 'coeffs_83_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%coeffs_82_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_82_cast_i"   --->   Operation 392 'read' 'coeffs_82_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%coeffs_81_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_81_cast_i"   --->   Operation 393 'read' 'coeffs_81_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%coeffs_80_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_80_cast_i"   --->   Operation 394 'read' 'coeffs_80_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%coeffs_79_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_79_cast_i"   --->   Operation 395 'read' 'coeffs_79_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%coeffs_78_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_78_cast_i"   --->   Operation 396 'read' 'coeffs_78_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%coeffs_77_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_77_cast_i"   --->   Operation 397 'read' 'coeffs_77_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%coeffs_76_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_76_cast_i"   --->   Operation 398 'read' 'coeffs_76_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%coeffs_75_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_75_cast_i"   --->   Operation 399 'read' 'coeffs_75_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%coeffs_74_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_74_cast_i"   --->   Operation 400 'read' 'coeffs_74_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%coeffs_73_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_73_cast_i"   --->   Operation 401 'read' 'coeffs_73_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%coeffs_72_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_72_cast_i"   --->   Operation 402 'read' 'coeffs_72_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%coeffs_71_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_71_cast_i"   --->   Operation 403 'read' 'coeffs_71_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%coeffs_70_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_70_cast_i"   --->   Operation 404 'read' 'coeffs_70_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%coeffs_69_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_69_cast_i"   --->   Operation 405 'read' 'coeffs_69_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%coeffs_68_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_68_cast_i"   --->   Operation 406 'read' 'coeffs_68_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%coeffs_67_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_67_cast_i"   --->   Operation 407 'read' 'coeffs_67_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%coeffs_66_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_66_cast_i"   --->   Operation 408 'read' 'coeffs_66_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%coeffs_65_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_65_cast_i"   --->   Operation 409 'read' 'coeffs_65_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%coeffs_64_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_64_cast_i"   --->   Operation 410 'read' 'coeffs_64_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%coeffs_63_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_63_cast_i"   --->   Operation 411 'read' 'coeffs_63_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%coeffs_62_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_62_cast_i"   --->   Operation 412 'read' 'coeffs_62_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%coeffs_61_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_61_cast_i"   --->   Operation 413 'read' 'coeffs_61_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%coeffs_60_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_60_cast_i"   --->   Operation 414 'read' 'coeffs_60_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%coeffs_59_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_59_cast_i"   --->   Operation 415 'read' 'coeffs_59_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%coeffs_58_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_58_cast_i"   --->   Operation 416 'read' 'coeffs_58_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%coeffs_57_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_57_cast_i"   --->   Operation 417 'read' 'coeffs_57_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%coeffs_56_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_56_cast_i"   --->   Operation 418 'read' 'coeffs_56_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%coeffs_55_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_55_cast_i"   --->   Operation 419 'read' 'coeffs_55_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%coeffs_54_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_54_cast_i"   --->   Operation 420 'read' 'coeffs_54_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%coeffs_53_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_53_cast_i"   --->   Operation 421 'read' 'coeffs_53_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%coeffs_52_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_52_cast_i"   --->   Operation 422 'read' 'coeffs_52_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%coeffs_51_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_51_cast_i"   --->   Operation 423 'read' 'coeffs_51_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%coeffs_50_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_50_cast_i"   --->   Operation 424 'read' 'coeffs_50_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%coeffs_49_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_49_cast_i"   --->   Operation 425 'read' 'coeffs_49_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%coeffs_48_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_48_cast_i"   --->   Operation 426 'read' 'coeffs_48_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%coeffs_47_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_47_cast_i"   --->   Operation 427 'read' 'coeffs_47_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%coeffs_46_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_46_cast_i"   --->   Operation 428 'read' 'coeffs_46_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%coeffs_45_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_45_cast_i"   --->   Operation 429 'read' 'coeffs_45_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%coeffs_44_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_44_cast_i"   --->   Operation 430 'read' 'coeffs_44_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%coeffs_43_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_43_cast_i"   --->   Operation 431 'read' 'coeffs_43_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%coeffs_42_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_42_cast_i"   --->   Operation 432 'read' 'coeffs_42_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%coeffs_41_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_41_cast_i"   --->   Operation 433 'read' 'coeffs_41_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%coeffs_40_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_40_cast_i"   --->   Operation 434 'read' 'coeffs_40_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%coeffs_39_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_39_cast_i"   --->   Operation 435 'read' 'coeffs_39_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%coeffs_38_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_38_cast_i"   --->   Operation 436 'read' 'coeffs_38_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%coeffs_37_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_37_cast_i"   --->   Operation 437 'read' 'coeffs_37_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%coeffs_36_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_36_cast_i"   --->   Operation 438 'read' 'coeffs_36_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%coeffs_35_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_35_cast_i"   --->   Operation 439 'read' 'coeffs_35_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%coeffs_34_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_34_cast_i"   --->   Operation 440 'read' 'coeffs_34_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%coeffs_33_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_33_cast_i"   --->   Operation 441 'read' 'coeffs_33_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%coeffs_32_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_32_cast_i"   --->   Operation 442 'read' 'coeffs_32_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%coeffs_31_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_31_cast_i"   --->   Operation 443 'read' 'coeffs_31_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%coeffs_30_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_30_cast_i"   --->   Operation 444 'read' 'coeffs_30_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%coeffs_29_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_29_cast_i"   --->   Operation 445 'read' 'coeffs_29_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%coeffs_28_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_28_cast_i"   --->   Operation 446 'read' 'coeffs_28_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%coeffs_27_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_27_cast_i"   --->   Operation 447 'read' 'coeffs_27_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%coeffs_26_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_26_cast_i"   --->   Operation 448 'read' 'coeffs_26_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%coeffs_25_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_25_cast_i"   --->   Operation 449 'read' 'coeffs_25_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%coeffs_24_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_24_cast_i"   --->   Operation 450 'read' 'coeffs_24_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%coeffs_23_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_23_cast_i"   --->   Operation 451 'read' 'coeffs_23_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%coeffs_22_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_22_cast_i"   --->   Operation 452 'read' 'coeffs_22_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%coeffs_21_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_21_cast_i"   --->   Operation 453 'read' 'coeffs_21_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%coeffs_20_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_20_cast_i"   --->   Operation 454 'read' 'coeffs_20_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%coeffs_19_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_19_cast_i"   --->   Operation 455 'read' 'coeffs_19_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%coeffs_18_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_18_cast_i"   --->   Operation 456 'read' 'coeffs_18_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%coeffs_17_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_17_cast_i"   --->   Operation 457 'read' 'coeffs_17_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%coeffs_16_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_16_cast_i"   --->   Operation 458 'read' 'coeffs_16_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%coeffs_15_cast_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coeffs_15_cast_i"   --->   Operation 459 'read' 'coeffs_15_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %trunc_ln"   --->   Operation 460 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln17"   --->   Operation 461 'read' 'zext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mul_ln18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln18"   --->   Operation 462 'read' 'mul_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%add_ln18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %add_ln18"   --->   Operation 463 'read' 'add_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln18"   --->   Operation 464 'read' 'zext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln90_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %trunc_ln90_3"   --->   Operation 465 'read' 'trunc_ln90_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln30_cast = sext i16 %sext_ln30_read"   --->   Operation 466 'sext' 'sext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%coeffs_1_cast_i_cast = sext i16 %coeffs_1_cast_i_read"   --->   Operation 467 'sext' 'coeffs_1_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%coeffs_2_cast_i_cast = sext i16 %coeffs_2_cast_i_read"   --->   Operation 468 'sext' 'coeffs_2_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%coeffs_3_cast_i_cast = sext i16 %coeffs_3_cast_i_read"   --->   Operation 469 'sext' 'coeffs_3_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%coeffs_4_cast_i_cast = sext i16 %coeffs_4_cast_i_read"   --->   Operation 470 'sext' 'coeffs_4_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%coeffs_5_cast_i_cast = sext i16 %coeffs_5_cast_i_read"   --->   Operation 471 'sext' 'coeffs_5_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%coeffs_6_cast_i_cast = sext i16 %coeffs_6_cast_i_read"   --->   Operation 472 'sext' 'coeffs_6_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%coeffs_7_cast_i_cast = sext i16 %coeffs_7_cast_i_read"   --->   Operation 473 'sext' 'coeffs_7_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%coeffs_8_cast_i_cast = sext i16 %coeffs_8_cast_i_read"   --->   Operation 474 'sext' 'coeffs_8_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%coeffs_9_cast_i_cast = sext i16 %coeffs_9_cast_i_read"   --->   Operation 475 'sext' 'coeffs_9_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%coeffs_10_cast_i_cast = sext i16 %coeffs_10_cast_i_read"   --->   Operation 476 'sext' 'coeffs_10_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%coeffs_11_cast_i_cast = sext i16 %coeffs_11_cast_i_read"   --->   Operation 477 'sext' 'coeffs_11_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%coeffs_12_cast_i_cast = sext i16 %coeffs_12_cast_i_read"   --->   Operation 478 'sext' 'coeffs_12_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%coeffs_13_cast_i_cast = sext i16 %coeffs_13_cast_i_read"   --->   Operation 479 'sext' 'coeffs_13_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%coeffs_14_cast_i_cast = sext i16 %coeffs_14_cast_i_read"   --->   Operation 480 'sext' 'coeffs_14_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%coeffs_224_cast_i_cast = sext i16 %coeffs_224_cast_i_read"   --->   Operation 481 'sext' 'coeffs_224_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%coeffs_223_cast_i_cast = sext i16 %coeffs_223_cast_i_read"   --->   Operation 482 'sext' 'coeffs_223_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%coeffs_222_cast_i_cast = sext i16 %coeffs_222_cast_i_read"   --->   Operation 483 'sext' 'coeffs_222_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%coeffs_221_cast_i_cast = sext i16 %coeffs_221_cast_i_read"   --->   Operation 484 'sext' 'coeffs_221_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%coeffs_220_cast_i_cast = sext i16 %coeffs_220_cast_i_read"   --->   Operation 485 'sext' 'coeffs_220_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%coeffs_219_cast_i_cast = sext i16 %coeffs_219_cast_i_read"   --->   Operation 486 'sext' 'coeffs_219_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%coeffs_218_cast_i_cast = sext i16 %coeffs_218_cast_i_read"   --->   Operation 487 'sext' 'coeffs_218_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%coeffs_217_cast_i_cast = sext i16 %coeffs_217_cast_i_read"   --->   Operation 488 'sext' 'coeffs_217_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%coeffs_216_cast_i_cast = sext i16 %coeffs_216_cast_i_read"   --->   Operation 489 'sext' 'coeffs_216_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%coeffs_215_cast_i_cast = sext i16 %coeffs_215_cast_i_read"   --->   Operation 490 'sext' 'coeffs_215_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%coeffs_214_cast_i_cast = sext i16 %coeffs_214_cast_i_read"   --->   Operation 491 'sext' 'coeffs_214_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%coeffs_213_cast_i_cast = sext i16 %coeffs_213_cast_i_read"   --->   Operation 492 'sext' 'coeffs_213_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%coeffs_212_cast_i_cast = sext i16 %coeffs_212_cast_i_read"   --->   Operation 493 'sext' 'coeffs_212_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%coeffs_211_cast_i_cast = sext i16 %coeffs_211_cast_i_read"   --->   Operation 494 'sext' 'coeffs_211_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%coeffs_210_cast_i_cast = sext i16 %coeffs_210_cast_i_read"   --->   Operation 495 'sext' 'coeffs_210_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%coeffs_209_cast_i_cast = sext i16 %coeffs_209_cast_i_read"   --->   Operation 496 'sext' 'coeffs_209_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%coeffs_208_cast_i_cast = sext i16 %coeffs_208_cast_i_read"   --->   Operation 497 'sext' 'coeffs_208_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%coeffs_207_cast_i_cast = sext i16 %coeffs_207_cast_i_read"   --->   Operation 498 'sext' 'coeffs_207_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%coeffs_206_cast_i_cast = sext i16 %coeffs_206_cast_i_read"   --->   Operation 499 'sext' 'coeffs_206_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%coeffs_205_cast_i_cast = sext i16 %coeffs_205_cast_i_read"   --->   Operation 500 'sext' 'coeffs_205_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%coeffs_204_cast_i_cast = sext i16 %coeffs_204_cast_i_read"   --->   Operation 501 'sext' 'coeffs_204_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%coeffs_203_cast_i_cast = sext i16 %coeffs_203_cast_i_read"   --->   Operation 502 'sext' 'coeffs_203_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%coeffs_202_cast_i_cast = sext i16 %coeffs_202_cast_i_read"   --->   Operation 503 'sext' 'coeffs_202_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%coeffs_201_cast_i_cast = sext i16 %coeffs_201_cast_i_read"   --->   Operation 504 'sext' 'coeffs_201_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%coeffs_200_cast_i_cast = sext i16 %coeffs_200_cast_i_read"   --->   Operation 505 'sext' 'coeffs_200_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%coeffs_199_cast_i_cast = sext i16 %coeffs_199_cast_i_read"   --->   Operation 506 'sext' 'coeffs_199_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%coeffs_198_cast_i_cast = sext i16 %coeffs_198_cast_i_read"   --->   Operation 507 'sext' 'coeffs_198_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%coeffs_197_cast_i_cast = sext i16 %coeffs_197_cast_i_read"   --->   Operation 508 'sext' 'coeffs_197_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%coeffs_196_cast_i_cast = sext i16 %coeffs_196_cast_i_read"   --->   Operation 509 'sext' 'coeffs_196_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%coeffs_195_cast_i_cast = sext i16 %coeffs_195_cast_i_read"   --->   Operation 510 'sext' 'coeffs_195_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%coeffs_194_cast_i_cast = sext i16 %coeffs_194_cast_i_read"   --->   Operation 511 'sext' 'coeffs_194_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%coeffs_193_cast_i_cast = sext i16 %coeffs_193_cast_i_read"   --->   Operation 512 'sext' 'coeffs_193_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%coeffs_192_cast_i_cast = sext i16 %coeffs_192_cast_i_read"   --->   Operation 513 'sext' 'coeffs_192_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%coeffs_191_cast_i_cast = sext i16 %coeffs_191_cast_i_read"   --->   Operation 514 'sext' 'coeffs_191_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%coeffs_190_cast_i_cast = sext i16 %coeffs_190_cast_i_read"   --->   Operation 515 'sext' 'coeffs_190_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%coeffs_189_cast_i_cast = sext i16 %coeffs_189_cast_i_read"   --->   Operation 516 'sext' 'coeffs_189_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%coeffs_188_cast_i_cast = sext i16 %coeffs_188_cast_i_read"   --->   Operation 517 'sext' 'coeffs_188_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%coeffs_187_cast_i_cast = sext i16 %coeffs_187_cast_i_read"   --->   Operation 518 'sext' 'coeffs_187_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%coeffs_186_cast_i_cast = sext i16 %coeffs_186_cast_i_read"   --->   Operation 519 'sext' 'coeffs_186_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%coeffs_185_cast_i_cast = sext i16 %coeffs_185_cast_i_read"   --->   Operation 520 'sext' 'coeffs_185_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%coeffs_184_cast_i_cast = sext i16 %coeffs_184_cast_i_read"   --->   Operation 521 'sext' 'coeffs_184_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%coeffs_183_cast_i_cast = sext i16 %coeffs_183_cast_i_read"   --->   Operation 522 'sext' 'coeffs_183_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%coeffs_182_cast_i_cast = sext i16 %coeffs_182_cast_i_read"   --->   Operation 523 'sext' 'coeffs_182_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%coeffs_181_cast_i_cast = sext i16 %coeffs_181_cast_i_read"   --->   Operation 524 'sext' 'coeffs_181_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%coeffs_180_cast_i_cast = sext i16 %coeffs_180_cast_i_read"   --->   Operation 525 'sext' 'coeffs_180_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%coeffs_179_cast_i_cast = sext i16 %coeffs_179_cast_i_read"   --->   Operation 526 'sext' 'coeffs_179_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%coeffs_178_cast_i_cast = sext i16 %coeffs_178_cast_i_read"   --->   Operation 527 'sext' 'coeffs_178_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%coeffs_177_cast_i_cast = sext i16 %coeffs_177_cast_i_read"   --->   Operation 528 'sext' 'coeffs_177_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%coeffs_176_cast_i_cast = sext i16 %coeffs_176_cast_i_read"   --->   Operation 529 'sext' 'coeffs_176_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%coeffs_175_cast_i_cast = sext i16 %coeffs_175_cast_i_read"   --->   Operation 530 'sext' 'coeffs_175_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%coeffs_174_cast_i_cast = sext i16 %coeffs_174_cast_i_read"   --->   Operation 531 'sext' 'coeffs_174_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%coeffs_173_cast_i_cast = sext i16 %coeffs_173_cast_i_read"   --->   Operation 532 'sext' 'coeffs_173_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%coeffs_172_cast_i_cast = sext i16 %coeffs_172_cast_i_read"   --->   Operation 533 'sext' 'coeffs_172_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%coeffs_171_cast_i_cast = sext i16 %coeffs_171_cast_i_read"   --->   Operation 534 'sext' 'coeffs_171_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%coeffs_170_cast_i_cast = sext i16 %coeffs_170_cast_i_read"   --->   Operation 535 'sext' 'coeffs_170_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%coeffs_169_cast_i_cast = sext i16 %coeffs_169_cast_i_read"   --->   Operation 536 'sext' 'coeffs_169_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%coeffs_168_cast_i_cast = sext i16 %coeffs_168_cast_i_read"   --->   Operation 537 'sext' 'coeffs_168_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%coeffs_167_cast_i_cast = sext i16 %coeffs_167_cast_i_read"   --->   Operation 538 'sext' 'coeffs_167_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%coeffs_166_cast_i_cast = sext i16 %coeffs_166_cast_i_read"   --->   Operation 539 'sext' 'coeffs_166_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%coeffs_165_cast_i_cast = sext i16 %coeffs_165_cast_i_read"   --->   Operation 540 'sext' 'coeffs_165_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%coeffs_164_cast_i_cast = sext i16 %coeffs_164_cast_i_read"   --->   Operation 541 'sext' 'coeffs_164_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%coeffs_163_cast_i_cast = sext i16 %coeffs_163_cast_i_read"   --->   Operation 542 'sext' 'coeffs_163_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%coeffs_162_cast_i_cast = sext i16 %coeffs_162_cast_i_read"   --->   Operation 543 'sext' 'coeffs_162_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%coeffs_161_cast_i_cast = sext i16 %coeffs_161_cast_i_read"   --->   Operation 544 'sext' 'coeffs_161_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%coeffs_160_cast_i_cast = sext i16 %coeffs_160_cast_i_read"   --->   Operation 545 'sext' 'coeffs_160_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%coeffs_159_cast_i_cast = sext i16 %coeffs_159_cast_i_read"   --->   Operation 546 'sext' 'coeffs_159_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%coeffs_158_cast_i_cast = sext i16 %coeffs_158_cast_i_read"   --->   Operation 547 'sext' 'coeffs_158_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%coeffs_157_cast_i_cast = sext i16 %coeffs_157_cast_i_read"   --->   Operation 548 'sext' 'coeffs_157_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%coeffs_156_cast_i_cast = sext i16 %coeffs_156_cast_i_read"   --->   Operation 549 'sext' 'coeffs_156_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%coeffs_155_cast_i_cast = sext i16 %coeffs_155_cast_i_read"   --->   Operation 550 'sext' 'coeffs_155_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%coeffs_154_cast_i_cast = sext i16 %coeffs_154_cast_i_read"   --->   Operation 551 'sext' 'coeffs_154_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%coeffs_153_cast_i_cast = sext i16 %coeffs_153_cast_i_read"   --->   Operation 552 'sext' 'coeffs_153_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%coeffs_152_cast_i_cast = sext i16 %coeffs_152_cast_i_read"   --->   Operation 553 'sext' 'coeffs_152_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%coeffs_151_cast_i_cast = sext i16 %coeffs_151_cast_i_read"   --->   Operation 554 'sext' 'coeffs_151_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%coeffs_150_cast_i_cast = sext i16 %coeffs_150_cast_i_read"   --->   Operation 555 'sext' 'coeffs_150_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%coeffs_149_cast_i_cast = sext i16 %coeffs_149_cast_i_read"   --->   Operation 556 'sext' 'coeffs_149_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%coeffs_148_cast_i_cast = sext i16 %coeffs_148_cast_i_read"   --->   Operation 557 'sext' 'coeffs_148_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%coeffs_147_cast_i_cast = sext i16 %coeffs_147_cast_i_read"   --->   Operation 558 'sext' 'coeffs_147_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%coeffs_146_cast_i_cast = sext i16 %coeffs_146_cast_i_read"   --->   Operation 559 'sext' 'coeffs_146_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%coeffs_145_cast_i_cast = sext i16 %coeffs_145_cast_i_read"   --->   Operation 560 'sext' 'coeffs_145_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%coeffs_144_cast_i_cast = sext i16 %coeffs_144_cast_i_read"   --->   Operation 561 'sext' 'coeffs_144_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%coeffs_143_cast_i_cast = sext i16 %coeffs_143_cast_i_read"   --->   Operation 562 'sext' 'coeffs_143_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%coeffs_142_cast_i_cast = sext i16 %coeffs_142_cast_i_read"   --->   Operation 563 'sext' 'coeffs_142_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%coeffs_141_cast_i_cast = sext i16 %coeffs_141_cast_i_read"   --->   Operation 564 'sext' 'coeffs_141_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%coeffs_140_cast_i_cast = sext i16 %coeffs_140_cast_i_read"   --->   Operation 565 'sext' 'coeffs_140_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%coeffs_139_cast_i_cast = sext i16 %coeffs_139_cast_i_read"   --->   Operation 566 'sext' 'coeffs_139_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%coeffs_138_cast_i_cast = sext i16 %coeffs_138_cast_i_read"   --->   Operation 567 'sext' 'coeffs_138_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%coeffs_137_cast_i_cast = sext i16 %coeffs_137_cast_i_read"   --->   Operation 568 'sext' 'coeffs_137_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%coeffs_136_cast_i_cast = sext i16 %coeffs_136_cast_i_read"   --->   Operation 569 'sext' 'coeffs_136_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%coeffs_135_cast_i_cast = sext i16 %coeffs_135_cast_i_read"   --->   Operation 570 'sext' 'coeffs_135_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%coeffs_134_cast_i_cast = sext i16 %coeffs_134_cast_i_read"   --->   Operation 571 'sext' 'coeffs_134_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%coeffs_133_cast_i_cast = sext i16 %coeffs_133_cast_i_read"   --->   Operation 572 'sext' 'coeffs_133_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%coeffs_132_cast_i_cast = sext i16 %coeffs_132_cast_i_read"   --->   Operation 573 'sext' 'coeffs_132_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%coeffs_131_cast_i_cast = sext i16 %coeffs_131_cast_i_read"   --->   Operation 574 'sext' 'coeffs_131_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%coeffs_130_cast_i_cast = sext i16 %coeffs_130_cast_i_read"   --->   Operation 575 'sext' 'coeffs_130_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%coeffs_129_cast_i_cast = sext i16 %coeffs_129_cast_i_read"   --->   Operation 576 'sext' 'coeffs_129_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%coeffs_128_cast_i_cast = sext i16 %coeffs_128_cast_i_read"   --->   Operation 577 'sext' 'coeffs_128_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%coeffs_127_cast_i_cast = sext i16 %coeffs_127_cast_i_read"   --->   Operation 578 'sext' 'coeffs_127_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%coeffs_126_cast_i_cast = sext i16 %coeffs_126_cast_i_read"   --->   Operation 579 'sext' 'coeffs_126_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%coeffs_125_cast_i_cast = sext i16 %coeffs_125_cast_i_read"   --->   Operation 580 'sext' 'coeffs_125_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%coeffs_124_cast_i_cast = sext i16 %coeffs_124_cast_i_read"   --->   Operation 581 'sext' 'coeffs_124_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%coeffs_123_cast_i_cast = sext i16 %coeffs_123_cast_i_read"   --->   Operation 582 'sext' 'coeffs_123_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%coeffs_122_cast_i_cast = sext i16 %coeffs_122_cast_i_read"   --->   Operation 583 'sext' 'coeffs_122_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%coeffs_121_cast_i_cast = sext i16 %coeffs_121_cast_i_read"   --->   Operation 584 'sext' 'coeffs_121_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%coeffs_120_cast_i_cast = sext i16 %coeffs_120_cast_i_read"   --->   Operation 585 'sext' 'coeffs_120_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%coeffs_119_cast_i_cast = sext i16 %coeffs_119_cast_i_read"   --->   Operation 586 'sext' 'coeffs_119_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%coeffs_118_cast_i_cast = sext i16 %coeffs_118_cast_i_read"   --->   Operation 587 'sext' 'coeffs_118_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%coeffs_117_cast_i_cast = sext i16 %coeffs_117_cast_i_read"   --->   Operation 588 'sext' 'coeffs_117_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%coeffs_116_cast_i_cast = sext i16 %coeffs_116_cast_i_read"   --->   Operation 589 'sext' 'coeffs_116_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%coeffs_115_cast_i_cast = sext i16 %coeffs_115_cast_i_read"   --->   Operation 590 'sext' 'coeffs_115_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%coeffs_114_cast_i_cast = sext i16 %coeffs_114_cast_i_read"   --->   Operation 591 'sext' 'coeffs_114_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%coeffs_113_cast_i_cast = sext i16 %coeffs_113_cast_i_read"   --->   Operation 592 'sext' 'coeffs_113_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%coeffs_112_cast_i_cast = sext i16 %coeffs_112_cast_i_read"   --->   Operation 593 'sext' 'coeffs_112_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%coeffs_111_cast_i_cast = sext i16 %coeffs_111_cast_i_read"   --->   Operation 594 'sext' 'coeffs_111_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%coeffs_110_cast_i_cast = sext i16 %coeffs_110_cast_i_read"   --->   Operation 595 'sext' 'coeffs_110_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%coeffs_109_cast_i_cast = sext i16 %coeffs_109_cast_i_read"   --->   Operation 596 'sext' 'coeffs_109_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%coeffs_108_cast_i_cast = sext i16 %coeffs_108_cast_i_read"   --->   Operation 597 'sext' 'coeffs_108_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%coeffs_107_cast_i_cast = sext i16 %coeffs_107_cast_i_read"   --->   Operation 598 'sext' 'coeffs_107_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%coeffs_106_cast_i_cast = sext i16 %coeffs_106_cast_i_read"   --->   Operation 599 'sext' 'coeffs_106_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%coeffs_105_cast_i_cast = sext i16 %coeffs_105_cast_i_read"   --->   Operation 600 'sext' 'coeffs_105_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%coeffs_104_cast_i_cast = sext i16 %coeffs_104_cast_i_read"   --->   Operation 601 'sext' 'coeffs_104_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%coeffs_103_cast_i_cast = sext i16 %coeffs_103_cast_i_read"   --->   Operation 602 'sext' 'coeffs_103_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%coeffs_102_cast_i_cast = sext i16 %coeffs_102_cast_i_read"   --->   Operation 603 'sext' 'coeffs_102_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%coeffs_101_cast_i_cast = sext i16 %coeffs_101_cast_i_read"   --->   Operation 604 'sext' 'coeffs_101_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%coeffs_100_cast_i_cast = sext i16 %coeffs_100_cast_i_read"   --->   Operation 605 'sext' 'coeffs_100_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%coeffs_99_cast_i_cast = sext i16 %coeffs_99_cast_i_read"   --->   Operation 606 'sext' 'coeffs_99_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%coeffs_98_cast_i_cast = sext i16 %coeffs_98_cast_i_read"   --->   Operation 607 'sext' 'coeffs_98_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%coeffs_97_cast_i_cast = sext i16 %coeffs_97_cast_i_read"   --->   Operation 608 'sext' 'coeffs_97_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%coeffs_96_cast_i_cast = sext i16 %coeffs_96_cast_i_read"   --->   Operation 609 'sext' 'coeffs_96_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%coeffs_95_cast_i_cast = sext i16 %coeffs_95_cast_i_read"   --->   Operation 610 'sext' 'coeffs_95_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%coeffs_94_cast_i_cast = sext i16 %coeffs_94_cast_i_read"   --->   Operation 611 'sext' 'coeffs_94_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%coeffs_93_cast_i_cast = sext i16 %coeffs_93_cast_i_read"   --->   Operation 612 'sext' 'coeffs_93_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%coeffs_92_cast_i_cast = sext i16 %coeffs_92_cast_i_read"   --->   Operation 613 'sext' 'coeffs_92_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%coeffs_91_cast_i_cast = sext i16 %coeffs_91_cast_i_read"   --->   Operation 614 'sext' 'coeffs_91_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%coeffs_90_cast_i_cast = sext i16 %coeffs_90_cast_i_read"   --->   Operation 615 'sext' 'coeffs_90_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%coeffs_89_cast_i_cast = sext i16 %coeffs_89_cast_i_read"   --->   Operation 616 'sext' 'coeffs_89_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%coeffs_88_cast_i_cast = sext i16 %coeffs_88_cast_i_read"   --->   Operation 617 'sext' 'coeffs_88_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%coeffs_87_cast_i_cast = sext i16 %coeffs_87_cast_i_read"   --->   Operation 618 'sext' 'coeffs_87_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%coeffs_86_cast_i_cast = sext i16 %coeffs_86_cast_i_read"   --->   Operation 619 'sext' 'coeffs_86_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%coeffs_85_cast_i_cast = sext i16 %coeffs_85_cast_i_read"   --->   Operation 620 'sext' 'coeffs_85_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%coeffs_84_cast_i_cast = sext i16 %coeffs_84_cast_i_read"   --->   Operation 621 'sext' 'coeffs_84_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%coeffs_83_cast_i_cast = sext i16 %coeffs_83_cast_i_read"   --->   Operation 622 'sext' 'coeffs_83_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%coeffs_82_cast_i_cast = sext i16 %coeffs_82_cast_i_read"   --->   Operation 623 'sext' 'coeffs_82_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%coeffs_81_cast_i_cast = sext i16 %coeffs_81_cast_i_read"   --->   Operation 624 'sext' 'coeffs_81_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%coeffs_80_cast_i_cast = sext i16 %coeffs_80_cast_i_read"   --->   Operation 625 'sext' 'coeffs_80_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%coeffs_79_cast_i_cast = sext i16 %coeffs_79_cast_i_read"   --->   Operation 626 'sext' 'coeffs_79_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%coeffs_78_cast_i_cast = sext i16 %coeffs_78_cast_i_read"   --->   Operation 627 'sext' 'coeffs_78_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%coeffs_77_cast_i_cast = sext i16 %coeffs_77_cast_i_read"   --->   Operation 628 'sext' 'coeffs_77_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%coeffs_76_cast_i_cast = sext i16 %coeffs_76_cast_i_read"   --->   Operation 629 'sext' 'coeffs_76_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%coeffs_75_cast_i_cast = sext i16 %coeffs_75_cast_i_read"   --->   Operation 630 'sext' 'coeffs_75_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%coeffs_74_cast_i_cast = sext i16 %coeffs_74_cast_i_read"   --->   Operation 631 'sext' 'coeffs_74_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%coeffs_73_cast_i_cast = sext i16 %coeffs_73_cast_i_read"   --->   Operation 632 'sext' 'coeffs_73_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%coeffs_72_cast_i_cast = sext i16 %coeffs_72_cast_i_read"   --->   Operation 633 'sext' 'coeffs_72_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%coeffs_71_cast_i_cast = sext i16 %coeffs_71_cast_i_read"   --->   Operation 634 'sext' 'coeffs_71_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%coeffs_70_cast_i_cast = sext i16 %coeffs_70_cast_i_read"   --->   Operation 635 'sext' 'coeffs_70_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%coeffs_69_cast_i_cast = sext i16 %coeffs_69_cast_i_read"   --->   Operation 636 'sext' 'coeffs_69_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%coeffs_68_cast_i_cast = sext i16 %coeffs_68_cast_i_read"   --->   Operation 637 'sext' 'coeffs_68_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%coeffs_67_cast_i_cast = sext i16 %coeffs_67_cast_i_read"   --->   Operation 638 'sext' 'coeffs_67_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%coeffs_66_cast_i_cast = sext i16 %coeffs_66_cast_i_read"   --->   Operation 639 'sext' 'coeffs_66_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%coeffs_65_cast_i_cast = sext i16 %coeffs_65_cast_i_read"   --->   Operation 640 'sext' 'coeffs_65_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%coeffs_64_cast_i_cast = sext i16 %coeffs_64_cast_i_read"   --->   Operation 641 'sext' 'coeffs_64_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%coeffs_63_cast_i_cast = sext i16 %coeffs_63_cast_i_read"   --->   Operation 642 'sext' 'coeffs_63_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%coeffs_62_cast_i_cast = sext i16 %coeffs_62_cast_i_read"   --->   Operation 643 'sext' 'coeffs_62_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%coeffs_61_cast_i_cast = sext i16 %coeffs_61_cast_i_read"   --->   Operation 644 'sext' 'coeffs_61_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%coeffs_60_cast_i_cast = sext i16 %coeffs_60_cast_i_read"   --->   Operation 645 'sext' 'coeffs_60_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%coeffs_59_cast_i_cast = sext i16 %coeffs_59_cast_i_read"   --->   Operation 646 'sext' 'coeffs_59_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%coeffs_58_cast_i_cast = sext i16 %coeffs_58_cast_i_read"   --->   Operation 647 'sext' 'coeffs_58_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%coeffs_57_cast_i_cast = sext i16 %coeffs_57_cast_i_read"   --->   Operation 648 'sext' 'coeffs_57_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%coeffs_56_cast_i_cast = sext i16 %coeffs_56_cast_i_read"   --->   Operation 649 'sext' 'coeffs_56_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%coeffs_55_cast_i_cast = sext i16 %coeffs_55_cast_i_read"   --->   Operation 650 'sext' 'coeffs_55_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%coeffs_54_cast_i_cast = sext i16 %coeffs_54_cast_i_read"   --->   Operation 651 'sext' 'coeffs_54_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%coeffs_53_cast_i_cast = sext i16 %coeffs_53_cast_i_read"   --->   Operation 652 'sext' 'coeffs_53_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%coeffs_52_cast_i_cast = sext i16 %coeffs_52_cast_i_read"   --->   Operation 653 'sext' 'coeffs_52_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%coeffs_51_cast_i_cast = sext i16 %coeffs_51_cast_i_read"   --->   Operation 654 'sext' 'coeffs_51_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%coeffs_50_cast_i_cast = sext i16 %coeffs_50_cast_i_read"   --->   Operation 655 'sext' 'coeffs_50_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%coeffs_49_cast_i_cast = sext i16 %coeffs_49_cast_i_read"   --->   Operation 656 'sext' 'coeffs_49_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%coeffs_48_cast_i_cast = sext i16 %coeffs_48_cast_i_read"   --->   Operation 657 'sext' 'coeffs_48_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%coeffs_47_cast_i_cast = sext i16 %coeffs_47_cast_i_read"   --->   Operation 658 'sext' 'coeffs_47_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%coeffs_46_cast_i_cast = sext i16 %coeffs_46_cast_i_read"   --->   Operation 659 'sext' 'coeffs_46_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%coeffs_45_cast_i_cast = sext i16 %coeffs_45_cast_i_read"   --->   Operation 660 'sext' 'coeffs_45_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%coeffs_44_cast_i_cast = sext i16 %coeffs_44_cast_i_read"   --->   Operation 661 'sext' 'coeffs_44_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%coeffs_43_cast_i_cast = sext i16 %coeffs_43_cast_i_read"   --->   Operation 662 'sext' 'coeffs_43_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%coeffs_42_cast_i_cast = sext i16 %coeffs_42_cast_i_read"   --->   Operation 663 'sext' 'coeffs_42_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%coeffs_41_cast_i_cast = sext i16 %coeffs_41_cast_i_read"   --->   Operation 664 'sext' 'coeffs_41_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%coeffs_40_cast_i_cast = sext i16 %coeffs_40_cast_i_read"   --->   Operation 665 'sext' 'coeffs_40_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%coeffs_39_cast_i_cast = sext i16 %coeffs_39_cast_i_read"   --->   Operation 666 'sext' 'coeffs_39_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%coeffs_38_cast_i_cast = sext i16 %coeffs_38_cast_i_read"   --->   Operation 667 'sext' 'coeffs_38_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%coeffs_37_cast_i_cast = sext i16 %coeffs_37_cast_i_read"   --->   Operation 668 'sext' 'coeffs_37_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%coeffs_36_cast_i_cast = sext i16 %coeffs_36_cast_i_read"   --->   Operation 669 'sext' 'coeffs_36_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%coeffs_35_cast_i_cast = sext i16 %coeffs_35_cast_i_read"   --->   Operation 670 'sext' 'coeffs_35_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%coeffs_34_cast_i_cast = sext i16 %coeffs_34_cast_i_read"   --->   Operation 671 'sext' 'coeffs_34_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%coeffs_33_cast_i_cast = sext i16 %coeffs_33_cast_i_read"   --->   Operation 672 'sext' 'coeffs_33_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%coeffs_32_cast_i_cast = sext i16 %coeffs_32_cast_i_read"   --->   Operation 673 'sext' 'coeffs_32_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%coeffs_31_cast_i_cast = sext i16 %coeffs_31_cast_i_read"   --->   Operation 674 'sext' 'coeffs_31_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%coeffs_30_cast_i_cast = sext i16 %coeffs_30_cast_i_read"   --->   Operation 675 'sext' 'coeffs_30_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%coeffs_29_cast_i_cast = sext i16 %coeffs_29_cast_i_read"   --->   Operation 676 'sext' 'coeffs_29_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%coeffs_28_cast_i_cast = sext i16 %coeffs_28_cast_i_read"   --->   Operation 677 'sext' 'coeffs_28_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%coeffs_27_cast_i_cast = sext i16 %coeffs_27_cast_i_read"   --->   Operation 678 'sext' 'coeffs_27_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%coeffs_26_cast_i_cast = sext i16 %coeffs_26_cast_i_read"   --->   Operation 679 'sext' 'coeffs_26_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%coeffs_25_cast_i_cast = sext i16 %coeffs_25_cast_i_read"   --->   Operation 680 'sext' 'coeffs_25_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%coeffs_24_cast_i_cast = sext i16 %coeffs_24_cast_i_read"   --->   Operation 681 'sext' 'coeffs_24_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%coeffs_23_cast_i_cast = sext i16 %coeffs_23_cast_i_read"   --->   Operation 682 'sext' 'coeffs_23_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%coeffs_22_cast_i_cast = sext i16 %coeffs_22_cast_i_read"   --->   Operation 683 'sext' 'coeffs_22_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%coeffs_21_cast_i_cast = sext i16 %coeffs_21_cast_i_read"   --->   Operation 684 'sext' 'coeffs_21_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%coeffs_20_cast_i_cast = sext i16 %coeffs_20_cast_i_read"   --->   Operation 685 'sext' 'coeffs_20_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%coeffs_19_cast_i_cast = sext i16 %coeffs_19_cast_i_read"   --->   Operation 686 'sext' 'coeffs_19_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%coeffs_18_cast_i_cast = sext i16 %coeffs_18_cast_i_read"   --->   Operation 687 'sext' 'coeffs_18_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%coeffs_17_cast_i_cast = sext i16 %coeffs_17_cast_i_read"   --->   Operation 688 'sext' 'coeffs_17_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%coeffs_16_cast_i_cast = sext i16 %coeffs_16_cast_i_read"   --->   Operation 689 'sext' 'coeffs_16_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%coeffs_15_cast_i_cast = sext i16 %coeffs_15_cast_i_read"   --->   Operation 690 'sext' 'coeffs_15_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln17_cast = zext i16 %zext_ln17_read"   --->   Operation 691 'zext' 'zext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln18_cast = zext i16 %zext_ln18_read"   --->   Operation 692 'zext' 'zext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 693 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 695 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 696 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %y"   --->   Operation 696 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 697 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %xoffset"   --->   Operation 697 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i"   --->   Operation 698 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%xoffset_1 = load i15 %xoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 699 'load' 'xoffset_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%y_4 = load i15 %y" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 700 'load' 'y_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 701 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i15 %y_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 702 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.67ns)   --->   "%cmp3_i_i = icmp_ult  i16 %zext_ln30_1, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 703 'icmp' 'cmp3_i_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.66ns)   --->   "%cmp35_i_i = icmp_ugt  i15 %y_4, i15 6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 704 'icmp' 'cmp35_i_i' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.77ns)   --->   "%yoffset = add i16 %zext_ln30_1, i16 65522" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 705 'add' 'yoffset' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%yoffset_cast_i = sext i16 %yoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 706 'sext' 'yoffset_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.77ns)   --->   "%yoffset_1 = add i16 %zext_ln30_1, i16 65523" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 707 'add' 'yoffset_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%yoffset_1_cast_i = sext i16 %yoffset_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 708 'sext' 'yoffset_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.77ns)   --->   "%yoffset_2 = add i16 %zext_ln30_1, i16 65524" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 709 'add' 'yoffset_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%yoffset_2_cast_i = sext i16 %yoffset_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 710 'sext' 'yoffset_2_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.77ns)   --->   "%yoffset_3 = add i16 %zext_ln30_1, i16 65525" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 711 'add' 'yoffset_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%yoffset_3_cast_i = sext i16 %yoffset_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 712 'sext' 'yoffset_3_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.77ns)   --->   "%yoffset_4 = add i16 %zext_ln30_1, i16 65526" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 713 'add' 'yoffset_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%yoffset_4_cast_i = sext i16 %yoffset_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 714 'sext' 'yoffset_4_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.77ns)   --->   "%yoffset_5 = add i16 %zext_ln30_1, i16 65527" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 715 'add' 'yoffset_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%yoffset_5_cast_i = sext i16 %yoffset_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 716 'sext' 'yoffset_5_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.77ns)   --->   "%yoffset_6 = add i16 %zext_ln30_1, i16 65528" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 717 'add' 'yoffset_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%yoffset_6_cast_i = sext i16 %yoffset_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 718 'sext' 'yoffset_6_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.77ns)   --->   "%yoffset_7 = add i16 %zext_ln30_1, i16 65529" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 719 'add' 'yoffset_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%yoffset_7_cast_i = sext i16 %yoffset_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 720 'sext' 'yoffset_7_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.77ns)   --->   "%yoffset_8 = add i16 %zext_ln30_1, i16 65530" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 721 'add' 'yoffset_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%yoffset_8_cast_i = sext i16 %yoffset_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 722 'sext' 'yoffset_8_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.77ns)   --->   "%yoffset_9 = add i16 %zext_ln30_1, i16 65531" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 723 'add' 'yoffset_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%yoffset_9_cast_i = sext i16 %yoffset_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 724 'sext' 'yoffset_9_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.77ns)   --->   "%yoffset_10 = add i16 %zext_ln30_1, i16 65532" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 725 'add' 'yoffset_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%yoffset_10_cast_i = sext i16 %yoffset_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 726 'sext' 'yoffset_10_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.77ns)   --->   "%yoffset_11 = add i16 %zext_ln30_1, i16 65533" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 727 'add' 'yoffset_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%yoffset_11_cast_i = sext i16 %yoffset_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 728 'sext' 'yoffset_11_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.77ns)   --->   "%yoffset_12 = add i16 %zext_ln30_1, i16 65534" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 729 'add' 'yoffset_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%yoffset_12_cast_i = sext i16 %yoffset_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 730 'sext' 'yoffset_12_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.77ns)   --->   "%yoffset_13 = add i16 %zext_ln30_1, i16 65535" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 731 'add' 'yoffset_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %yoffset_13, i32 15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 732 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.67ns)   --->   "%cmp28_i_13_i = icmp_ugt  i16 %zext_ln30_1, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 733 'icmp' 'cmp28_i_13_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.67ns)   --->   "%ult = icmp_ult  i16 %zext_ln30_1, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 734 'icmp' 'ult' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.12ns)   --->   "%rev558 = xor i1 %ult, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 735 'xor' 'rev558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.67ns)   --->   "%ult559 = icmp_ult  i17 %yoffset_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 736 'icmp' 'ult559' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.12ns)   --->   "%rev560 = xor i1 %ult559, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 737 'xor' 'rev560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.67ns)   --->   "%ult561 = icmp_ult  i17 %yoffset_1_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 738 'icmp' 'ult561' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.12ns)   --->   "%rev562 = xor i1 %ult561, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 739 'xor' 'rev562' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.67ns)   --->   "%ult563 = icmp_ult  i17 %yoffset_2_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 740 'icmp' 'ult563' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.12ns)   --->   "%rev564 = xor i1 %ult563, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 741 'xor' 'rev564' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.67ns)   --->   "%ult565 = icmp_ult  i17 %yoffset_3_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 742 'icmp' 'ult565' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%rev566 = xor i1 %ult565, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 743 'xor' 'rev566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.67ns)   --->   "%ult567 = icmp_ult  i17 %yoffset_4_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 744 'icmp' 'ult567' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.12ns)   --->   "%rev568 = xor i1 %ult567, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 745 'xor' 'rev568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.67ns)   --->   "%ult569 = icmp_ult  i17 %yoffset_5_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 746 'icmp' 'ult569' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.12ns)   --->   "%rev570 = xor i1 %ult569, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 747 'xor' 'rev570' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.67ns)   --->   "%ult571 = icmp_ult  i17 %yoffset_6_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 748 'icmp' 'ult571' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%rev572 = xor i1 %ult571, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 749 'xor' 'rev572' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.67ns)   --->   "%ult573 = icmp_ult  i17 %yoffset_7_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 750 'icmp' 'ult573' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.12ns)   --->   "%rev574 = xor i1 %ult573, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 751 'xor' 'rev574' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.67ns)   --->   "%ult575 = icmp_ult  i17 %yoffset_8_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 752 'icmp' 'ult575' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.12ns)   --->   "%rev576 = xor i1 %ult575, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 753 'xor' 'rev576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.67ns)   --->   "%ult577 = icmp_ult  i17 %yoffset_9_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 754 'icmp' 'ult577' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.12ns)   --->   "%rev578 = xor i1 %ult577, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 755 'xor' 'rev578' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.67ns)   --->   "%ult579 = icmp_ult  i17 %yoffset_10_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 756 'icmp' 'ult579' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.12ns)   --->   "%rev580 = xor i1 %ult579, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 757 'xor' 'rev580' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.67ns)   --->   "%ult581 = icmp_ult  i17 %yoffset_11_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 758 'icmp' 'ult581' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%rev582 = xor i1 %ult581, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 759 'xor' 'rev582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.67ns)   --->   "%ult583 = icmp_ult  i17 %yoffset_12_cast_i, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 760 'icmp' 'ult583' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.12ns)   --->   "%rev584 = xor i1 %ult583, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 761 'xor' 'rev584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.12ns)   --->   "%or_ln61_196 = or i1 %tmp, i1 %cmp28_i_13_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 762 'or' 'or_ln61_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i15 %xoffset_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 763 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.67ns)   --->   "%icmp_ln32 = icmp_slt  i16 %zext_ln32_1, i16 %add_ln18_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 764 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.85ns)   --->   "%icmp_ln30 = icmp_eq  i32 %indvar_flatten_load, i32 %mul_ln18_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 765 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.88ns)   --->   "%add_ln30 = add i32 %indvar_flatten_load, i32 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 766 'add' 'add_ln30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc35.loopexit.i, void %Filter2D.exit.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 767 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.77ns)   --->   "%add_ln30_1 = add i15 %y_4, i15 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 768 'add' 'add_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i15 %add_ln30_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 769 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.29ns)   --->   "%select_ln30 = select i1 %icmp_ln32, i15 %xoffset_1, i15 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 770 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.67ns)   --->   "%cmp3_i_i_mid1 = icmp_ult  i16 %zext_ln30, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 771 'icmp' 'cmp3_i_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.27ns)   --->   "%select_ln30_1 = select i1 %icmp_ln32, i1 %cmp3_i_i, i1 %cmp3_i_i_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 772 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.66ns)   --->   "%cmp35_i_i_mid1 = icmp_ugt  i15 %add_ln30_1, i15 6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 773 'icmp' 'cmp35_i_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.27ns)   --->   "%select_ln30_2 = select i1 %icmp_ln32, i1 %cmp35_i_i, i1 %cmp35_i_i_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 774 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.77ns)   --->   "%yoffset_mid1 = add i16 %zext_ln30, i16 65522" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 775 'add' 'yoffset_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%yoffset_cast_i_mid1 = sext i16 %yoffset_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 776 'sext' 'yoffset_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.77ns)   --->   "%yoffset_1_mid1 = add i16 %zext_ln30, i16 65523" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 777 'add' 'yoffset_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%yoffset_1_cast_i_mid1 = sext i16 %yoffset_1_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 778 'sext' 'yoffset_1_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.77ns)   --->   "%yoffset_2_mid1 = add i16 %zext_ln30, i16 65524" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 779 'add' 'yoffset_2_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%yoffset_2_cast_i_mid1 = sext i16 %yoffset_2_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 780 'sext' 'yoffset_2_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.77ns)   --->   "%yoffset_3_mid1 = add i16 %zext_ln30, i16 65525" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 781 'add' 'yoffset_3_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%yoffset_3_cast_i_mid1 = sext i16 %yoffset_3_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 782 'sext' 'yoffset_3_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.77ns)   --->   "%yoffset_4_mid1 = add i16 %zext_ln30, i16 65526" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 783 'add' 'yoffset_4_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%yoffset_4_cast_i_mid1 = sext i16 %yoffset_4_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 784 'sext' 'yoffset_4_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.77ns)   --->   "%yoffset_5_mid1 = add i16 %zext_ln30, i16 65527" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 785 'add' 'yoffset_5_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%yoffset_5_cast_i_mid1 = sext i16 %yoffset_5_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 786 'sext' 'yoffset_5_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.77ns)   --->   "%yoffset_6_mid1 = add i16 %zext_ln30, i16 65528" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 787 'add' 'yoffset_6_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%yoffset_6_cast_i_mid1 = sext i16 %yoffset_6_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 788 'sext' 'yoffset_6_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.77ns)   --->   "%yoffset_7_mid1 = add i16 %zext_ln30, i16 65529" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 789 'add' 'yoffset_7_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%yoffset_7_cast_i_mid1 = sext i16 %yoffset_7_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 790 'sext' 'yoffset_7_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.77ns)   --->   "%yoffset_8_mid1 = add i16 %zext_ln30, i16 65530" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 791 'add' 'yoffset_8_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%yoffset_8_cast_i_mid1 = sext i16 %yoffset_8_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 792 'sext' 'yoffset_8_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.77ns)   --->   "%yoffset_9_mid1 = add i16 %zext_ln30, i16 65531" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 793 'add' 'yoffset_9_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%yoffset_9_cast_i_mid1 = sext i16 %yoffset_9_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 794 'sext' 'yoffset_9_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.77ns)   --->   "%yoffset_10_mid1 = add i16 %zext_ln30, i16 65532" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 795 'add' 'yoffset_10_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%yoffset_10_cast_i_mid1 = sext i16 %yoffset_10_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 796 'sext' 'yoffset_10_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.77ns)   --->   "%yoffset_11_mid1 = add i16 %zext_ln30, i16 65533" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 797 'add' 'yoffset_11_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%yoffset_11_cast_i_mid1 = sext i16 %yoffset_11_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 798 'sext' 'yoffset_11_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.77ns)   --->   "%yoffset_12_mid1 = add i16 %zext_ln30, i16 65534" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 799 'add' 'yoffset_12_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%yoffset_12_cast_i_mid1 = sext i16 %yoffset_12_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 800 'sext' 'yoffset_12_cast_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.77ns)   --->   "%yoffset_13_mid1 = add i16 %zext_ln30, i16 65535" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 801 'add' 'yoffset_13_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_17)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %yoffset_13_mid1, i32 15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 802 'bitselect' 'tmp_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.67ns)   --->   "%cmp28_i_13_i_mid1 = icmp_ugt  i16 %zext_ln30, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 803 'icmp' 'cmp28_i_13_i_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.67ns)   --->   "%ult613 = icmp_ult  i16 %zext_ln30, i16 %trunc_ln90_3_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 804 'icmp' 'ult613' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_3)   --->   "%rev614 = xor i1 %ult613, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 805 'xor' 'rev614' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_3 = select i1 %icmp_ln32, i1 %rev558, i1 %rev614" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 806 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.67ns)   --->   "%ult615 = icmp_ult  i17 %yoffset_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 807 'icmp' 'ult615' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.67ns)   --->   "%ult617 = icmp_ult  i17 %yoffset_1_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 808 'icmp' 'ult617' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.67ns)   --->   "%ult619 = icmp_ult  i17 %yoffset_2_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 809 'icmp' 'ult619' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.67ns)   --->   "%ult621 = icmp_ult  i17 %yoffset_3_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 810 'icmp' 'ult621' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.67ns)   --->   "%ult623 = icmp_ult  i17 %yoffset_4_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 811 'icmp' 'ult623' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.67ns)   --->   "%ult625 = icmp_ult  i17 %yoffset_5_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 812 'icmp' 'ult625' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.67ns)   --->   "%ult627 = icmp_ult  i17 %yoffset_6_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 813 'icmp' 'ult627' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.67ns)   --->   "%ult629 = icmp_ult  i17 %yoffset_7_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 814 'icmp' 'ult629' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.67ns)   --->   "%ult631 = icmp_ult  i17 %yoffset_8_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 815 'icmp' 'ult631' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.67ns)   --->   "%ult633 = icmp_ult  i17 %yoffset_9_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 816 'icmp' 'ult633' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.67ns)   --->   "%ult635 = icmp_ult  i17 %yoffset_10_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 817 'icmp' 'ult635' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.67ns)   --->   "%ult637 = icmp_ult  i17 %yoffset_11_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 818 'icmp' 'ult637' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.67ns)   --->   "%ult639 = icmp_ult  i17 %yoffset_12_cast_i_mid1, i17 %zext_ln18_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 819 'icmp' 'ult639' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_17)   --->   "%or_ln61_227 = or i1 %tmp_4, i1 %cmp28_i_13_i_mid1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 820 'or' 'or_ln61_227' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_17 = select i1 %icmp_ln32, i1 %or_ln61_196, i1 %or_ln61_227" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 821 'select' 'select_ln30_17' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i15 %select_ln30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 822 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.29ns)   --->   "%select_ln30_18 = select i1 %icmp_ln32, i15 %y_4, i15 %add_ln30_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 823 'select' 'select_ln30_18' <Predicate = (!icmp_ln30)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i15 %select_ln30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 824 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.67ns)   --->   "%icmp_ln37 = icmp_ult  i16 %zext_ln30_2, i16 %trunc_ln_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:37]   --->   Operation 825 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_15_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_15, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 826 'getelementptr' 'pixelWindow_mLineBuffer_val_15_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_addr = getelementptr i8 %pixelWindow_mLineBuffer_val, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 827 'getelementptr' 'pixelWindow_mLineBuffer_val_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_16_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_16, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 828 'getelementptr' 'pixelWindow_mLineBuffer_val_16_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_17_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_17, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 829 'getelementptr' 'pixelWindow_mLineBuffer_val_17_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_18_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_18, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 830 'getelementptr' 'pixelWindow_mLineBuffer_val_18_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_19_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_19, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 831 'getelementptr' 'pixelWindow_mLineBuffer_val_19_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_20_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_20, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 832 'getelementptr' 'pixelWindow_mLineBuffer_val_20_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_21_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_21, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 833 'getelementptr' 'pixelWindow_mLineBuffer_val_21_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_22_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_22, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 834 'getelementptr' 'pixelWindow_mLineBuffer_val_22_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_23_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_23, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 835 'getelementptr' 'pixelWindow_mLineBuffer_val_23_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_24_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_24, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 836 'getelementptr' 'pixelWindow_mLineBuffer_val_24_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_25_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_25, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 837 'getelementptr' 'pixelWindow_mLineBuffer_val_25_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_26_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_26, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 838 'getelementptr' 'pixelWindow_mLineBuffer_val_26_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_27_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_27, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 839 'getelementptr' 'pixelWindow_mLineBuffer_val_27_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%pixelWindow_mLineBuffer_val_28_addr = getelementptr i8 %pixelWindow_mLineBuffer_val_28, i64 0, i64 %zext_ln32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 840 'getelementptr' 'pixelWindow_mLineBuffer_val_28_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 841 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_15_load = load i11 %pixelWindow_mLineBuffer_val_15_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 841 'load' 'pixelWindow_mLineBuffer_val_15_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 842 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_16_load = load i11 %pixelWindow_mLineBuffer_val_16_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 842 'load' 'pixelWindow_mLineBuffer_val_16_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 843 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_17_load = load i11 %pixelWindow_mLineBuffer_val_17_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 843 'load' 'pixelWindow_mLineBuffer_val_17_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 844 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_18_load = load i11 %pixelWindow_mLineBuffer_val_18_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 844 'load' 'pixelWindow_mLineBuffer_val_18_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 845 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_19_load = load i11 %pixelWindow_mLineBuffer_val_19_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 845 'load' 'pixelWindow_mLineBuffer_val_19_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 846 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_20_load = load i11 %pixelWindow_mLineBuffer_val_20_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 846 'load' 'pixelWindow_mLineBuffer_val_20_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 847 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_21_load = load i11 %pixelWindow_mLineBuffer_val_21_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 847 'load' 'pixelWindow_mLineBuffer_val_21_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 848 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_22_load = load i11 %pixelWindow_mLineBuffer_val_22_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 848 'load' 'pixelWindow_mLineBuffer_val_22_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 849 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_23_load = load i11 %pixelWindow_mLineBuffer_val_23_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 849 'load' 'pixelWindow_mLineBuffer_val_23_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 850 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_24_load = load i11 %pixelWindow_mLineBuffer_val_24_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 850 'load' 'pixelWindow_mLineBuffer_val_24_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 851 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_25_load = load i11 %pixelWindow_mLineBuffer_val_25_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 851 'load' 'pixelWindow_mLineBuffer_val_25_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 852 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_26_load = load i11 %pixelWindow_mLineBuffer_val_26_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 852 'load' 'pixelWindow_mLineBuffer_val_26_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 853 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_27_load = load i11 %pixelWindow_mLineBuffer_val_27_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 853 'load' 'pixelWindow_mLineBuffer_val_27_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 854 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_28_load = load i11 %pixelWindow_mLineBuffer_val_28_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 854 'load' 'pixelWindow_mLineBuffer_val_28_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_2 : Operation 855 [1/1] (0.77ns)   --->   "%add_ln61 = add i16 %zext_ln30_2, i16 65522" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 855 'add' 'add_ln61' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %add_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 856 'sext' 'sext_ln61' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.67ns)   --->   "%icmp_ln61 = icmp_ult  i17 %sext_ln61, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 857 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.77ns)   --->   "%add_ln58 = add i15 %select_ln30, i15 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:58]   --->   Operation 858 'add' 'add_ln58' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.77ns)   --->   "%add_ln61_1 = add i16 %zext_ln30_2, i16 65523" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 859 'add' 'add_ln61_1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i16 %add_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 860 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.67ns)   --->   "%icmp_ln61_1 = icmp_ult  i17 %sext_ln61_1, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 861 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.77ns)   --->   "%add_ln61_2 = add i16 %zext_ln30_2, i16 65524" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 862 'add' 'add_ln61_2' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i16 %add_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 863 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.67ns)   --->   "%icmp_ln61_2 = icmp_ult  i17 %sext_ln61_2, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 864 'icmp' 'icmp_ln61_2' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.77ns)   --->   "%add_ln61_3 = add i16 %zext_ln30_2, i16 65525" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 865 'add' 'add_ln61_3' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i16 %add_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 866 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.67ns)   --->   "%icmp_ln61_3 = icmp_ult  i17 %sext_ln61_3, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 867 'icmp' 'icmp_ln61_3' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.77ns)   --->   "%add_ln61_4 = add i16 %zext_ln30_2, i16 65526" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 868 'add' 'add_ln61_4' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i16 %add_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 869 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.67ns)   --->   "%icmp_ln61_4 = icmp_ult  i17 %sext_ln61_4, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 870 'icmp' 'icmp_ln61_4' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.77ns)   --->   "%add_ln61_5 = add i16 %zext_ln30_2, i16 65527" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 871 'add' 'add_ln61_5' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i16 %add_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 872 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.67ns)   --->   "%icmp_ln61_5 = icmp_ult  i17 %sext_ln61_5, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 873 'icmp' 'icmp_ln61_5' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.77ns)   --->   "%add_ln61_6 = add i16 %zext_ln30_2, i16 65528" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 874 'add' 'add_ln61_6' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i16 %add_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 875 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.67ns)   --->   "%icmp_ln61_6 = icmp_ult  i17 %sext_ln61_6, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 876 'icmp' 'icmp_ln61_6' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.77ns)   --->   "%add_ln61_7 = add i16 %zext_ln30_2, i16 65529" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 877 'add' 'add_ln61_7' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i16 %add_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 878 'sext' 'sext_ln61_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.67ns)   --->   "%icmp_ln61_7 = icmp_ult  i17 %sext_ln61_7, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 879 'icmp' 'icmp_ln61_7' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.77ns)   --->   "%add_ln61_8 = add i16 %zext_ln30_2, i16 65530" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 880 'add' 'add_ln61_8' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i16 %add_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 881 'sext' 'sext_ln61_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.67ns)   --->   "%icmp_ln61_8 = icmp_ult  i17 %sext_ln61_8, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 882 'icmp' 'icmp_ln61_8' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.77ns)   --->   "%add_ln61_9 = add i16 %zext_ln30_2, i16 65531" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 883 'add' 'add_ln61_9' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i16 %add_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 884 'sext' 'sext_ln61_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.67ns)   --->   "%icmp_ln61_9 = icmp_ult  i17 %sext_ln61_9, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 885 'icmp' 'icmp_ln61_9' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.77ns)   --->   "%add_ln61_10 = add i16 %zext_ln30_2, i16 65532" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 886 'add' 'add_ln61_10' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i16 %add_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 887 'sext' 'sext_ln61_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.67ns)   --->   "%icmp_ln61_10 = icmp_ult  i17 %sext_ln61_10, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 888 'icmp' 'icmp_ln61_10' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.77ns)   --->   "%add_ln61_11 = add i16 %zext_ln30_2, i16 65533" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 889 'add' 'add_ln61_11' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i16 %add_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 890 'sext' 'sext_ln61_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.67ns)   --->   "%icmp_ln61_11 = icmp_ult  i17 %sext_ln61_11, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 891 'icmp' 'icmp_ln61_11' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.77ns)   --->   "%add_ln61_12 = add i16 %zext_ln30_2, i16 65534" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 892 'add' 'add_ln61_12' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i16 %add_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 893 'sext' 'sext_ln61_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.67ns)   --->   "%icmp_ln61_12 = icmp_ult  i17 %sext_ln61_12, i17 %zext_ln17_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 894 'icmp' 'icmp_ln61_12' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.77ns)   --->   "%add_ln58_1 = add i16 %zext_ln30_2, i16 65535" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:58]   --->   Operation 895 'add' 'add_ln58_1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_1, i32 15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 896 'bitselect' 'tmp_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.67ns)   --->   "%icmp_ln61_13 = icmp_ugt  i16 %zext_ln30_2, i16 %trunc_ln_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 897 'icmp' 'icmp_ln61_13' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.12ns)   --->   "%or_ln61_13 = or i1 %tmp_5, i1 %icmp_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 898 'or' 'or_ln61_13' <Predicate = (!icmp_ln30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.67ns)   --->   "%icmp_ln61_14 = icmp_ult  i16 %zext_ln30_2, i16 %trunc_ln_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 899 'icmp' 'icmp_ln61_14' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.66ns)   --->   "%icmp_ln68 = icmp_ugt  i15 %select_ln30, i15 6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:68]   --->   Operation 900 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln30)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.12ns)   --->   "%is_valid = and i1 %select_ln30_2, i1 %icmp_ln68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:68]   --->   Operation 901 'and' 'is_valid' <Predicate = (!icmp_ln30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %is_valid, void %for.inc32.i, void %if.then.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 902 'br' 'br_ln52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.38ns)   --->   "%store_ln32 = store i32 %add_ln30, i32 %indvar_flatten" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 903 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.38>
ST_2 : Operation 904 [1/1] (0.38ns)   --->   "%store_ln32 = store i15 %select_ln30_18, i15 %y" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 904 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.38>
ST_2 : Operation 905 [1/1] (0.38ns)   --->   "%store_ln32 = store i15 %add_ln58, i15 %xoffset" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 905 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_32_2_str"   --->   Operation 906 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073676289, i64 0"   --->   Operation 907 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_4)   --->   "%rev616 = xor i1 %ult615, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 908 'xor' 'rev616' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_4 = select i1 %icmp_ln32, i1 %rev560, i1 %rev616" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 909 'select' 'select_ln30_4' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_5)   --->   "%rev618 = xor i1 %ult617, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 910 'xor' 'rev618' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_5 = select i1 %icmp_ln32, i1 %rev562, i1 %rev618" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 911 'select' 'select_ln30_5' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%rev620 = xor i1 %ult619, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 912 'xor' 'rev620' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %icmp_ln32, i1 %rev564, i1 %rev620" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 913 'select' 'select_ln30_6' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_7)   --->   "%rev622 = xor i1 %ult621, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 914 'xor' 'rev622' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_7 = select i1 %icmp_ln32, i1 %rev566, i1 %rev622" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 915 'select' 'select_ln30_7' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_8)   --->   "%rev624 = xor i1 %ult623, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 916 'xor' 'rev624' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_8 = select i1 %icmp_ln32, i1 %rev568, i1 %rev624" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 917 'select' 'select_ln30_8' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%rev626 = xor i1 %ult625, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 918 'xor' 'rev626' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %icmp_ln32, i1 %rev570, i1 %rev626" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 919 'select' 'select_ln30_9' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_10)   --->   "%rev628 = xor i1 %ult627, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 920 'xor' 'rev628' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_10 = select i1 %icmp_ln32, i1 %rev572, i1 %rev628" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 921 'select' 'select_ln30_10' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_11)   --->   "%rev630 = xor i1 %ult629, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 922 'xor' 'rev630' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_11 = select i1 %icmp_ln32, i1 %rev574, i1 %rev630" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 923 'select' 'select_ln30_11' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_12)   --->   "%rev632 = xor i1 %ult631, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 924 'xor' 'rev632' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_12 = select i1 %icmp_ln32, i1 %rev576, i1 %rev632" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 925 'select' 'select_ln30_12' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_13)   --->   "%rev634 = xor i1 %ult633, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 926 'xor' 'rev634' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_13 = select i1 %icmp_ln32, i1 %rev578, i1 %rev634" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 927 'select' 'select_ln30_13' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_14)   --->   "%rev636 = xor i1 %ult635, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 928 'xor' 'rev636' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_14 = select i1 %icmp_ln32, i1 %rev580, i1 %rev636" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 929 'select' 'select_ln30_14' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_15)   --->   "%rev638 = xor i1 %ult637, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 930 'xor' 'rev638' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_15 = select i1 %icmp_ln32, i1 %rev582, i1 %rev638" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 931 'select' 'select_ln30_15' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_16)   --->   "%rev640 = xor i1 %ult639, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 932 'xor' 'rev640' <Predicate = (!icmp_ln30 & !icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_16 = select i1 %icmp_ln32, i1 %rev584, i1 %rev640" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 933 'select' 'select_ln30_16' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:34->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 934 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 935 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 936 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_15_load = load i11 %pixelWindow_mLineBuffer_val_15_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 936 'load' 'pixelWindow_mLineBuffer_val_15_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 937 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_16_load = load i11 %pixelWindow_mLineBuffer_val_16_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 937 'load' 'pixelWindow_mLineBuffer_val_16_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 938 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_17_load = load i11 %pixelWindow_mLineBuffer_val_17_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 938 'load' 'pixelWindow_mLineBuffer_val_17_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 939 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_18_load = load i11 %pixelWindow_mLineBuffer_val_18_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 939 'load' 'pixelWindow_mLineBuffer_val_18_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 940 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_19_load = load i11 %pixelWindow_mLineBuffer_val_19_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 940 'load' 'pixelWindow_mLineBuffer_val_19_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 941 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_20_load = load i11 %pixelWindow_mLineBuffer_val_20_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 941 'load' 'pixelWindow_mLineBuffer_val_20_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 942 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_21_load = load i11 %pixelWindow_mLineBuffer_val_21_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 942 'load' 'pixelWindow_mLineBuffer_val_21_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 943 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_22_load = load i11 %pixelWindow_mLineBuffer_val_22_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 943 'load' 'pixelWindow_mLineBuffer_val_22_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 944 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_23_load = load i11 %pixelWindow_mLineBuffer_val_23_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 944 'load' 'pixelWindow_mLineBuffer_val_23_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 945 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_24_load = load i11 %pixelWindow_mLineBuffer_val_24_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 945 'load' 'pixelWindow_mLineBuffer_val_24_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 946 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_25_load = load i11 %pixelWindow_mLineBuffer_val_25_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 946 'load' 'pixelWindow_mLineBuffer_val_25_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 947 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_26_load = load i11 %pixelWindow_mLineBuffer_val_26_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 947 'load' 'pixelWindow_mLineBuffer_val_26_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 948 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_27_load = load i11 %pixelWindow_mLineBuffer_val_27_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 948 'load' 'pixelWindow_mLineBuffer_val_27_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 949 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_28_load = load i11 %pixelWindow_mLineBuffer_val_28_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 949 'load' 'pixelWindow_mLineBuffer_val_28_load' <Predicate = (!icmp_ln30)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 950 [1/1] (0.38ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body14.i.i, void %for.body.i.i.i.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:37]   --->   Operation 950 'br' 'br_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.38>
ST_3 : Operation 951 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_15_load, i11 %pixelWindow_mLineBuffer_val_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 951 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 952 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_16_load, i11 %pixelWindow_mLineBuffer_val_15_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 952 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 953 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_17_load, i11 %pixelWindow_mLineBuffer_val_16_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 953 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 954 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_18_load, i11 %pixelWindow_mLineBuffer_val_17_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 954 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 955 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_19_load, i11 %pixelWindow_mLineBuffer_val_18_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 955 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 956 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_20_load, i11 %pixelWindow_mLineBuffer_val_19_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 956 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 957 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_21_load, i11 %pixelWindow_mLineBuffer_val_20_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 957 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 958 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_22_load, i11 %pixelWindow_mLineBuffer_val_21_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 958 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 959 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_23_load, i11 %pixelWindow_mLineBuffer_val_22_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 959 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 960 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_24_load, i11 %pixelWindow_mLineBuffer_val_23_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 960 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 961 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_25_load, i11 %pixelWindow_mLineBuffer_val_24_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 961 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 962 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_26_load, i11 %pixelWindow_mLineBuffer_val_25_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 962 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 963 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_27_load, i11 %pixelWindow_mLineBuffer_val_26_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 963 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 964 [1/1] (1.17ns)   --->   "%store_ln708 = store i8 %pixelWindow_mLineBuffer_val_28_load, i11 %pixelWindow_mLineBuffer_val_27_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 964 'store' 'store_ln708' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 965 [1/1] (0.38ns)   --->   "%br_ln41 = br i1 %select_ln30_1, void %for.body14.i.i, void %if.then4.i.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:41]   --->   Operation 965 'br' 'br_ln41' <Predicate = (!icmp_ln30 & icmp_ln37)> <Delay = 0.38>
ST_3 : Operation 966 [1/1] (1.21ns)   --->   "%pix = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %src_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:43]   --->   Operation 966 'read' 'pix' <Predicate = (!icmp_ln30 & icmp_ln37 & select_ln30_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 967 [1/1] (1.17ns)   --->   "%store_ln744 = store i8 %pix, i11 %pixelWindow_mLineBuffer_val_28_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:744]   --->   Operation 967 'store' 'store_ln744' <Predicate = (!icmp_ln30 & icmp_ln37 & select_ln30_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_3 : Operation 968 [1/1] (0.38ns)   --->   "%br_ln45 = br void %for.body14.i.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:45]   --->   Operation 968 'br' 'br_ln45' <Predicate = (!icmp_ln30 & icmp_ln37 & select_ln30_1)> <Delay = 0.38>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%this_val_13_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_28_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_28_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_27_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 969 'phi' 'this_val_13_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%this_val_14_addr_loc_1_i = phi i8 %pix, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_28_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_28_load, void %for.inc35.loopexit.i"   --->   Operation 970 'phi' 'this_val_14_addr_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_194_load = load i8 %pixelWindow_mPixelWindow_val_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 971 'load' 'pixelWindow_mPixelWindow_val_194_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_195_load = load i8 %pixelWindow_mPixelWindow_val_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 972 'load' 'pixelWindow_mPixelWindow_val_195_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_202_load = load i8 %pixelWindow_mPixelWindow_val_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 973 'load' 'pixelWindow_mPixelWindow_val_202_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_203_load = load i8 %pixelWindow_mPixelWindow_val_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 974 'load' 'pixelWindow_mPixelWindow_val_203_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_204_load = load i8 %pixelWindow_mPixelWindow_val_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 975 'load' 'pixelWindow_mPixelWindow_val_204_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_205_load = load i8 %pixelWindow_mPixelWindow_val_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 976 'load' 'pixelWindow_mPixelWindow_val_205_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_206_load = load i8 %pixelWindow_mPixelWindow_val_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 977 'load' 'pixelWindow_mPixelWindow_val_206_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_207_load = load i8 %pixelWindow_mPixelWindow_val_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 978 'load' 'pixelWindow_mPixelWindow_val_207_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_208_load = load i8 %pixelWindow_mPixelWindow_val_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 979 'load' 'pixelWindow_mPixelWindow_val_208_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_209_load = load i8 %pixelWindow_mPixelWindow_val_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 980 'load' 'pixelWindow_mPixelWindow_val_209_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.12ns)   --->   "%xor_ln61_3 = xor i1 %icmp_ln61_3, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 981 'xor' 'xor_ln61_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.12ns)   --->   "%xor_ln61_5 = xor i1 %icmp_ln61_5, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 982 'xor' 'xor_ln61_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.12ns)   --->   "%xor_ln61_7 = xor i1 %icmp_ln61_7, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 983 'xor' 'xor_ln61_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.12ns)   --->   "%xor_ln61_8 = xor i1 %icmp_ln61_8, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 984 'xor' 'xor_ln61_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.12ns)   --->   "%xor_ln61_9 = xor i1 %icmp_ln61_9, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 985 'xor' 'xor_ln61_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.12ns)   --->   "%xor_ln61_10 = xor i1 %icmp_ln61_10, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 986 'xor' 'xor_ln61_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.12ns)   --->   "%xor_ln61_11 = xor i1 %icmp_ln61_11, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 987 'xor' 'xor_ln61_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.12ns)   --->   "%xor_ln61_12 = xor i1 %icmp_ln61_12, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 988 'xor' 'xor_ln61_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.12ns)   --->   "%xor_ln61_13 = xor i1 %icmp_ln61_14, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 989 'xor' 'xor_ln61_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_208)   --->   "%or_ln61_210 = or i1 %select_ln30_17, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 990 'or' 'or_ln61_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_208 = select i1 %or_ln61_210, i8 0, i8 %pixelWindow_mPixelWindow_val_195_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 991 'select' 'select_ln61_208' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_209)   --->   "%or_ln61_211 = or i1 %select_ln30_17, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 992 'or' 'or_ln61_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_209 = select i1 %or_ln61_211, i8 0, i8 %this_val_13_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 993 'select' 'select_ln61_209' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_217)   --->   "%or_ln61_219 = or i1 %xor_ln61_7, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 994 'or' 'or_ln61_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_217 = select i1 %or_ln61_219, i8 0, i8 %pixelWindow_mPixelWindow_val_203_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 995 'select' 'select_ln61_217' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_218)   --->   "%or_ln61_220 = or i1 %xor_ln61_8, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 996 'or' 'or_ln61_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_218 = select i1 %or_ln61_220, i8 0, i8 %pixelWindow_mPixelWindow_val_204_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 997 'select' 'select_ln61_218' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_219)   --->   "%or_ln61_221 = or i1 %xor_ln61_9, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 998 'or' 'or_ln61_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_219 = select i1 %or_ln61_221, i8 0, i8 %pixelWindow_mPixelWindow_val_205_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 999 'select' 'select_ln61_219' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_220)   --->   "%or_ln61_222 = or i1 %xor_ln61_10, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1000 'or' 'or_ln61_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_220 = select i1 %or_ln61_222, i8 0, i8 %pixelWindow_mPixelWindow_val_206_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1001 'select' 'select_ln61_220' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_221)   --->   "%or_ln61_223 = or i1 %xor_ln61_11, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1002 'or' 'or_ln61_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_221 = select i1 %or_ln61_223, i8 0, i8 %pixelWindow_mPixelWindow_val_207_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1003 'select' 'select_ln61_221' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_222)   --->   "%or_ln61_224 = or i1 %xor_ln61_12, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1004 'or' 'or_ln61_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_222 = select i1 %or_ln61_224, i8 0, i8 %pixelWindow_mPixelWindow_val_208_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1005 'select' 'select_ln61_222' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_223)   --->   "%or_ln61_225 = or i1 %or_ln61_13, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1006 'or' 'or_ln61_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_223 = select i1 %or_ln61_225, i8 0, i8 %pixelWindow_mPixelWindow_val_209_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1007 'select' 'select_ln61_223' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_224)   --->   "%or_ln61_226 = or i1 %xor_ln61_13, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1008 'or' 'or_ln61_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_224 = select i1 %or_ln61_226, i8 0, i8 %this_val_14_addr_loc_1_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1009 'select' 'select_ln61_224' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln43_208 = zext i8 %select_ln61_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1010 'zext' 'zext_ln43_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_207 = mul i24 %coeffs_223_cast_i_cast, i24 %zext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1011 'mul' 'mul_ln43_207' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln43_217 = zext i8 %select_ln61_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1012 'zext' 'zext_ln43_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1013 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_216 = mul i24 %coeffs_7_cast_i_cast, i24 %zext_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1013 'mul' 'mul_ln43_216' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln43_221 = zext i8 %select_ln61_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1014 'zext' 'zext_ln43_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_220 = mul i24 %coeffs_3_cast_i_cast, i24 %zext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1015 'mul' 'mul_ln43_220' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln43_223 = zext i8 %select_ln61_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1016 'zext' 'zext_ln43_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_222 = mul i24 %coeffs_1_cast_i_cast, i24 %zext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1017 'mul' 'mul_ln43_222' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1018 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_224, i8 %pixelWindow_mPixelWindow_val_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1018 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_223, i8 %pixelWindow_mPixelWindow_val_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1019 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_222, i8 %pixelWindow_mPixelWindow_val_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1020 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_221, i8 %pixelWindow_mPixelWindow_val_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1021 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_220, i8 %pixelWindow_mPixelWindow_val_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1022 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_219, i8 %pixelWindow_mPixelWindow_val_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1023 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_218, i8 %pixelWindow_mPixelWindow_val_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1024 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_217, i8 %pixelWindow_mPixelWindow_val_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1025 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_209, i8 %pixelWindow_mPixelWindow_val_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1026 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_208, i8 %pixelWindow_mPixelWindow_val_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1027 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%this_val_1_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_16_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_16_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_15_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1028 'phi' 'this_val_1_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%this_val_2_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_17_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_17_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_16_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1029 'phi' 'this_val_2_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%this_val_3_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_18_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_18_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_17_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1030 'phi' 'this_val_3_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%this_val_4_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_19_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_19_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_18_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1031 'phi' 'this_val_4_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%this_val_5_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_20_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_20_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_19_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1032 'phi' 'this_val_5_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%this_val_6_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_21_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_21_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_20_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1033 'phi' 'this_val_6_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%this_val_7_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_22_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_22_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_21_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1034 'phi' 'this_val_7_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%this_val_8_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_23_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_23_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_22_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1035 'phi' 'this_val_8_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%this_val_9_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_24_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_24_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_23_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1036 'phi' 'this_val_9_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%this_val_10_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_25_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_25_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_24_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1037 'phi' 'this_val_10_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%this_val_11_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_26_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_26_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_25_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1038 'phi' 'this_val_11_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%this_val_12_addr_loc_0_i = phi i8 %pixelWindow_mLineBuffer_val_27_load, void %if.then4.i.i, i8 %pixelWindow_mLineBuffer_val_27_load, void %for.body.i.i.i.i, i8 %pixelWindow_mLineBuffer_val_26_load, void %for.inc35.loopexit.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:708]   --->   Operation 1039 'phi' 'this_val_12_addr_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_55_load = load i8 %pixelWindow_mPixelWindow_val_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1040 'load' 'pixelWindow_mPixelWindow_val_55_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_139_load = load i8 %pixelWindow_mPixelWindow_val_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1041 'load' 'pixelWindow_mPixelWindow_val_139_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_167_load = load i8 %pixelWindow_mPixelWindow_val_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1042 'load' 'pixelWindow_mPixelWindow_val_167_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_193_load = load i8 %pixelWindow_mPixelWindow_val_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1043 'load' 'pixelWindow_mPixelWindow_val_193_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_197_load = load i8 %pixelWindow_mPixelWindow_val_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1044 'load' 'pixelWindow_mPixelWindow_val_197_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_198_load = load i8 %pixelWindow_mPixelWindow_val_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1045 'load' 'pixelWindow_mPixelWindow_val_198_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_199_load = load i8 %pixelWindow_mPixelWindow_val_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1046 'load' 'pixelWindow_mPixelWindow_val_199_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_200_load = load i8 %pixelWindow_mPixelWindow_val_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1047 'load' 'pixelWindow_mPixelWindow_val_200_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_201_load = load i8 %pixelWindow_mPixelWindow_val_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1048 'load' 'pixelWindow_mPixelWindow_val_201_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [2/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_load = load i11 %pixelWindow_mLineBuffer_val_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 1049 'load' 'pixelWindow_mLineBuffer_val_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_4 : Operation 1050 [1/1] (0.12ns)   --->   "%xor_ln61_2 = xor i1 %icmp_ln61_2, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1050 'xor' 'xor_ln61_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.12ns)   --->   "%xor_ln61_4 = xor i1 %icmp_ln61_4, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1051 'xor' 'xor_ln61_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.12ns)   --->   "%xor_ln61_6 = xor i1 %icmp_ln61_6, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1052 'xor' 'xor_ln61_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_58)   --->   "%or_ln61_59 = or i1 %select_ln30_7, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1053 'or' 'or_ln61_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_58 = select i1 %or_ln61_59, i8 0, i8 %pixelWindow_mPixelWindow_val_55_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1054 'select' 'select_ln61_58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_59)   --->   "%or_ln61_60 = or i1 %select_ln30_7, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1055 'or' 'or_ln61_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_59 = select i1 %or_ln61_60, i8 0, i8 %this_val_3_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1056 'select' 'select_ln61_59' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_89)   --->   "%or_ln61_90 = or i1 %select_ln30_9, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1057 'or' 'or_ln61_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_89 = select i1 %or_ln61_90, i8 0, i8 %this_val_5_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1058 'select' 'select_ln61_89' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_104)   --->   "%or_ln61_105 = or i1 %select_ln30_10, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1059 'or' 'or_ln61_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_104 = select i1 %or_ln61_105, i8 0, i8 %this_val_6_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1060 'select' 'select_ln61_104' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_148)   --->   "%or_ln61_149 = or i1 %select_ln30_13, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1061 'or' 'or_ln61_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_148 = select i1 %or_ln61_149, i8 0, i8 %pixelWindow_mPixelWindow_val_139_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1062 'select' 'select_ln61_148' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_149)   --->   "%or_ln61_150 = or i1 %select_ln30_13, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1063 'or' 'or_ln61_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_149 = select i1 %or_ln61_150, i8 0, i8 %this_val_9_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1064 'select' 'select_ln61_149' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_178)   --->   "%or_ln61_179 = or i1 %select_ln30_15, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1065 'or' 'or_ln61_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_178 = select i1 %or_ln61_179, i8 0, i8 %pixelWindow_mPixelWindow_val_167_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1066 'select' 'select_ln61_178' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_179)   --->   "%or_ln61_180 = or i1 %select_ln30_15, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1067 'or' 'or_ln61_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_179 = select i1 %or_ln61_180, i8 0, i8 %this_val_11_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1068 'select' 'select_ln61_179' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_194)   --->   "%or_ln61_195 = or i1 %select_ln30_16, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1069 'or' 'or_ln61_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_194 = select i1 %or_ln61_195, i8 0, i8 %this_val_12_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1070 'select' 'select_ln61_194' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_206)   --->   "%or_ln61_208 = or i1 %select_ln30_17, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1071 'or' 'or_ln61_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_206 = select i1 %or_ln61_208, i8 0, i8 %pixelWindow_mPixelWindow_val_193_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1072 'select' 'select_ln61_206' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_207)   --->   "%or_ln61_209 = or i1 %select_ln30_17, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1073 'or' 'or_ln61_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_207 = select i1 %or_ln61_209, i8 0, i8 %pixelWindow_mPixelWindow_val_194_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1074 'select' 'select_ln61_207' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_212)   --->   "%or_ln61_214 = or i1 %xor_ln61_2, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1075 'or' 'or_ln61_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_212 = select i1 %or_ln61_214, i8 0, i8 %pixelWindow_mPixelWindow_val_198_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1076 'select' 'select_ln61_212' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_213)   --->   "%or_ln61_215 = or i1 %xor_ln61_3, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1077 'or' 'or_ln61_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_213 = select i1 %or_ln61_215, i8 0, i8 %pixelWindow_mPixelWindow_val_199_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1078 'select' 'select_ln61_213' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_214)   --->   "%or_ln61_216 = or i1 %xor_ln61_4, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1079 'or' 'or_ln61_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_214 = select i1 %or_ln61_216, i8 0, i8 %pixelWindow_mPixelWindow_val_200_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1080 'select' 'select_ln61_214' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_215)   --->   "%or_ln61_217 = or i1 %xor_ln61_5, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1081 'or' 'or_ln61_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_215 = select i1 %or_ln61_217, i8 0, i8 %pixelWindow_mPixelWindow_val_201_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1082 'select' 'select_ln61_215' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_216)   --->   "%or_ln61_218 = or i1 %xor_ln61_6, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1083 'or' 'or_ln61_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_216 = select i1 %or_ln61_218, i8 0, i8 %pixelWindow_mPixelWindow_val_202_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1084 'select' 'select_ln61_216' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln43_59 = zext i8 %select_ln61_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1085 'zext' 'zext_ln43_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1086 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_58 = mul i24 %coeffs_74_cast_i_cast, i24 %zext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1086 'mul' 'mul_ln43_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln43_104 = zext i8 %select_ln61_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1087 'zext' 'zext_ln43_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_103 = mul i24 %coeffs_119_cast_i_cast, i24 %zext_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1088 'mul' 'mul_ln43_103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln43_149 = zext i8 %select_ln61_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1089 'zext' 'zext_ln43_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1090 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_148 = mul i24 %coeffs_164_cast_i_cast, i24 %zext_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1090 'mul' 'mul_ln43_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln43_179 = zext i8 %select_ln61_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1091 'zext' 'zext_ln43_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1092 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_178 = mul i24 %coeffs_194_cast_i_cast, i24 %zext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1092 'mul' 'mul_ln43_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln43_207 = zext i8 %select_ln61_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1093 'zext' 'zext_ln43_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_11)   --->   "%mul_ln43_206 = mul i24 %coeffs_222_cast_i_cast, i24 %zext_ln43_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1094 'mul' 'mul_ln43_206' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1095 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_207 = mul i24 %coeffs_223_cast_i_cast, i24 %zext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1095 'mul' 'mul_ln43_207' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln43_209 = zext i8 %select_ln61_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1096 'zext' 'zext_ln43_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_208 = mul i24 %coeffs_224_cast_i_cast, i24 %zext_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1097 'mul' 'mul_ln43_208' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln43_212 = zext i8 %select_ln61_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1098 'zext' 'zext_ln43_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1099 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_211 = mul i24 %coeffs_12_cast_i_cast, i24 %zext_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1099 'mul' 'mul_ln43_211' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln43_216 = zext i8 %select_ln61_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1100 'zext' 'zext_ln43_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_4)   --->   "%mul_ln43_215 = mul i24 %coeffs_8_cast_i_cast, i24 %zext_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1101 'mul' 'mul_ln43_215' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1102 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_216 = mul i24 %coeffs_7_cast_i_cast, i24 %zext_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1102 'mul' 'mul_ln43_216' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln43_220 = zext i8 %select_ln61_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1103 'zext' 'zext_ln43_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1104 [3/3] (0.99ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_219 = mul i24 %coeffs_4_cast_i_cast, i24 %zext_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1104 'mul' 'mul_ln43_219' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_220 = mul i24 %coeffs_3_cast_i_cast, i24 %zext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1105 'mul' 'mul_ln43_220' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln43_222 = zext i8 %select_ln61_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1106 'zext' 'zext_ln43_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_221 = mul i24 %coeffs_2_cast_i_cast, i24 %zext_ln43_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1107 'mul' 'mul_ln43_221' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1108 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_222 = mul i24 %coeffs_1_cast_i_cast, i24 %zext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1108 'mul' 'mul_ln43_222' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_216, i8 %pixelWindow_mPixelWindow_val_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1109 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_215, i8 %pixelWindow_mPixelWindow_val_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1110 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_214, i8 %pixelWindow_mPixelWindow_val_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1111 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_213, i8 %pixelWindow_mPixelWindow_val_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1112 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_212, i8 %pixelWindow_mPixelWindow_val_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1113 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_207, i8 %pixelWindow_mPixelWindow_val_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1114 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_179, i8 %pixelWindow_mPixelWindow_val_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1115 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_149, i8 %pixelWindow_mPixelWindow_val_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1116 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_59, i8 %pixelWindow_mPixelWindow_val_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1117 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_1_load = load i8 %pixelWindow_mPixelWindow_val_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1118 'load' 'pixelWindow_mPixelWindow_val_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_2_load = load i8 %pixelWindow_mPixelWindow_val_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1119 'load' 'pixelWindow_mPixelWindow_val_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1120 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_3_load = load i8 %pixelWindow_mPixelWindow_val_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1120 'load' 'pixelWindow_mPixelWindow_val_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_4_load = load i8 %pixelWindow_mPixelWindow_val_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1121 'load' 'pixelWindow_mPixelWindow_val_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_5_load = load i8 %pixelWindow_mPixelWindow_val_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1122 'load' 'pixelWindow_mPixelWindow_val_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_6_load = load i8 %pixelWindow_mPixelWindow_val_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1123 'load' 'pixelWindow_mPixelWindow_val_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_7_load = load i8 %pixelWindow_mPixelWindow_val_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1124 'load' 'pixelWindow_mPixelWindow_val_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_8_load = load i8 %pixelWindow_mPixelWindow_val_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1125 'load' 'pixelWindow_mPixelWindow_val_8_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1126 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_9_load = load i8 %pixelWindow_mPixelWindow_val_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1126 'load' 'pixelWindow_mPixelWindow_val_9_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1127 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_10_load = load i8 %pixelWindow_mPixelWindow_val_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1127 'load' 'pixelWindow_mPixelWindow_val_10_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1128 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_11_load = load i8 %pixelWindow_mPixelWindow_val_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1128 'load' 'pixelWindow_mPixelWindow_val_11_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1129 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_12_load = load i8 %pixelWindow_mPixelWindow_val_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1129 'load' 'pixelWindow_mPixelWindow_val_12_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1130 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_13_load = load i8 %pixelWindow_mPixelWindow_val_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1130 'load' 'pixelWindow_mPixelWindow_val_13_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1131 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_14_load = load i8 %pixelWindow_mPixelWindow_val_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1131 'load' 'pixelWindow_mPixelWindow_val_14_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1132 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_15_load = load i8 %pixelWindow_mPixelWindow_val_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1132 'load' 'pixelWindow_mPixelWindow_val_15_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_16_load = load i8 %pixelWindow_mPixelWindow_val_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1133 'load' 'pixelWindow_mPixelWindow_val_16_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_17_load = load i8 %pixelWindow_mPixelWindow_val_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1134 'load' 'pixelWindow_mPixelWindow_val_17_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_18_load = load i8 %pixelWindow_mPixelWindow_val_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1135 'load' 'pixelWindow_mPixelWindow_val_18_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_19_load = load i8 %pixelWindow_mPixelWindow_val_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1136 'load' 'pixelWindow_mPixelWindow_val_19_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_20_load = load i8 %pixelWindow_mPixelWindow_val_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1137 'load' 'pixelWindow_mPixelWindow_val_20_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_21_load = load i8 %pixelWindow_mPixelWindow_val_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1138 'load' 'pixelWindow_mPixelWindow_val_21_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_22_load = load i8 %pixelWindow_mPixelWindow_val_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1139 'load' 'pixelWindow_mPixelWindow_val_22_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1140 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_23_load = load i8 %pixelWindow_mPixelWindow_val_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1140 'load' 'pixelWindow_mPixelWindow_val_23_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1141 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_24_load = load i8 %pixelWindow_mPixelWindow_val_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1141 'load' 'pixelWindow_mPixelWindow_val_24_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1142 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_25_load = load i8 %pixelWindow_mPixelWindow_val_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1142 'load' 'pixelWindow_mPixelWindow_val_25_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1143 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_26_load = load i8 %pixelWindow_mPixelWindow_val_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1143 'load' 'pixelWindow_mPixelWindow_val_26_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1144 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_27_load = load i8 %pixelWindow_mPixelWindow_val_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1144 'load' 'pixelWindow_mPixelWindow_val_27_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1145 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_28_load = load i8 %pixelWindow_mPixelWindow_val_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1145 'load' 'pixelWindow_mPixelWindow_val_28_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1146 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_29_load = load i8 %pixelWindow_mPixelWindow_val_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1146 'load' 'pixelWindow_mPixelWindow_val_29_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1147 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_30_load = load i8 %pixelWindow_mPixelWindow_val_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1147 'load' 'pixelWindow_mPixelWindow_val_30_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_31_load = load i8 %pixelWindow_mPixelWindow_val_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1148 'load' 'pixelWindow_mPixelWindow_val_31_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_32_load = load i8 %pixelWindow_mPixelWindow_val_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1149 'load' 'pixelWindow_mPixelWindow_val_32_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_33_load = load i8 %pixelWindow_mPixelWindow_val_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1150 'load' 'pixelWindow_mPixelWindow_val_33_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_34_load = load i8 %pixelWindow_mPixelWindow_val_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1151 'load' 'pixelWindow_mPixelWindow_val_34_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1152 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_35_load = load i8 %pixelWindow_mPixelWindow_val_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1152 'load' 'pixelWindow_mPixelWindow_val_35_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_36_load = load i8 %pixelWindow_mPixelWindow_val_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1153 'load' 'pixelWindow_mPixelWindow_val_36_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_37_load = load i8 %pixelWindow_mPixelWindow_val_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1154 'load' 'pixelWindow_mPixelWindow_val_37_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_38_load = load i8 %pixelWindow_mPixelWindow_val_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1155 'load' 'pixelWindow_mPixelWindow_val_38_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1156 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_39_load = load i8 %pixelWindow_mPixelWindow_val_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1156 'load' 'pixelWindow_mPixelWindow_val_39_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1157 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_40_load = load i8 %pixelWindow_mPixelWindow_val_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1157 'load' 'pixelWindow_mPixelWindow_val_40_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1158 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_41_load = load i8 %pixelWindow_mPixelWindow_val_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1158 'load' 'pixelWindow_mPixelWindow_val_41_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1159 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_69_load = load i8 %pixelWindow_mPixelWindow_val_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1159 'load' 'pixelWindow_mPixelWindow_val_69_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1160 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_82_load = load i8 %pixelWindow_mPixelWindow_val_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1160 'load' 'pixelWindow_mPixelWindow_val_82_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1161 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_83_load = load i8 %pixelWindow_mPixelWindow_val_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1161 'load' 'pixelWindow_mPixelWindow_val_83_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1162 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_111_load = load i8 %pixelWindow_mPixelWindow_val_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1162 'load' 'pixelWindow_mPixelWindow_val_111_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1163 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_153_load = load i8 %pixelWindow_mPixelWindow_val_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1163 'load' 'pixelWindow_mPixelWindow_val_153_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1164 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_178_load = load i8 %pixelWindow_mPixelWindow_val_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1164 'load' 'pixelWindow_mPixelWindow_val_178_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_179_load = load i8 %pixelWindow_mPixelWindow_val_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1165 'load' 'pixelWindow_mPixelWindow_val_179_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_180_load = load i8 %pixelWindow_mPixelWindow_val_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1166 'load' 'pixelWindow_mPixelWindow_val_180_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_181_load = load i8 %pixelWindow_mPixelWindow_val_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1167 'load' 'pixelWindow_mPixelWindow_val_181_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1168 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_196_load = load i8 %pixelWindow_mPixelWindow_val_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1168 'load' 'pixelWindow_mPixelWindow_val_196_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1169 [1/2] (1.17ns)   --->   "%pixelWindow_mLineBuffer_val_load = load i11 %pixelWindow_mLineBuffer_val_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804]   --->   Operation 1169 'load' 'pixelWindow_mLineBuffer_val_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1935> <RAM>
ST_5 : Operation 1170 [1/1] (0.12ns)   --->   "%xor_ln61 = xor i1 %icmp_ln61, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1170 'xor' 'xor_ln61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1171 [1/1] (0.12ns)   --->   "%xor_ln61_1 = xor i1 %icmp_ln61_1, i1 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1171 'xor' 'xor_ln61_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_2)   --->   "%or_ln61_2 = or i1 %select_ln30_4, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1172 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_2 = select i1 %or_ln61_2, i8 0, i8 %pixelWindow_mPixelWindow_val_2_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1173 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_3)   --->   "%or_ln61_3 = or i1 %select_ln30_4, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1174 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_3 = select i1 %or_ln61_3, i8 0, i8 %pixelWindow_mPixelWindow_val_3_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1175 'select' 'select_ln61_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_4)   --->   "%or_ln61_4 = or i1 %select_ln30_4, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1176 'or' 'or_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_4 = select i1 %or_ln61_4, i8 0, i8 %pixelWindow_mPixelWindow_val_4_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1177 'select' 'select_ln61_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_5)   --->   "%or_ln61_5 = or i1 %select_ln30_4, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1178 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_5 = select i1 %or_ln61_5, i8 0, i8 %pixelWindow_mPixelWindow_val_5_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1179 'select' 'select_ln61_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_6)   --->   "%or_ln61_6 = or i1 %select_ln30_4, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1180 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_6 = select i1 %or_ln61_6, i8 0, i8 %pixelWindow_mPixelWindow_val_6_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1181 'select' 'select_ln61_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_7)   --->   "%or_ln61_7 = or i1 %select_ln30_4, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1182 'or' 'or_ln61_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1183 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_7 = select i1 %or_ln61_7, i8 0, i8 %pixelWindow_mPixelWindow_val_7_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1183 'select' 'select_ln61_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_8)   --->   "%or_ln61_8 = or i1 %select_ln30_4, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1184 'or' 'or_ln61_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_8 = select i1 %or_ln61_8, i8 0, i8 %pixelWindow_mPixelWindow_val_8_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1185 'select' 'select_ln61_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_9)   --->   "%or_ln61_9 = or i1 %select_ln30_4, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1186 'or' 'or_ln61_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1187 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_9 = select i1 %or_ln61_9, i8 0, i8 %pixelWindow_mPixelWindow_val_9_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1187 'select' 'select_ln61_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_10)   --->   "%or_ln61_10 = or i1 %select_ln30_4, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1188 'or' 'or_ln61_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_10 = select i1 %or_ln61_10, i8 0, i8 %pixelWindow_mPixelWindow_val_10_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1189 'select' 'select_ln61_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_11)   --->   "%or_ln61_11 = or i1 %select_ln30_4, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1190 'or' 'or_ln61_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_11 = select i1 %or_ln61_11, i8 0, i8 %pixelWindow_mPixelWindow_val_11_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1191 'select' 'select_ln61_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_12)   --->   "%or_ln61_12 = or i1 %select_ln30_4, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1192 'or' 'or_ln61_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_12 = select i1 %or_ln61_12, i8 0, i8 %pixelWindow_mPixelWindow_val_12_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1193 'select' 'select_ln61_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_13)   --->   "%or_ln61_14 = or i1 %select_ln30_4, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1194 'or' 'or_ln61_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_13 = select i1 %or_ln61_14, i8 0, i8 %pixelWindow_mPixelWindow_val_13_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1195 'select' 'select_ln61_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_14)   --->   "%or_ln61_15 = or i1 %select_ln30_4, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1196 'or' 'or_ln61_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_14 = select i1 %or_ln61_15, i8 0, i8 %pixelWindow_mLineBuffer_val_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1197 'select' 'select_ln61_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_15)   --->   "%or_ln61_16 = or i1 %select_ln30_5, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1198 'or' 'or_ln61_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1199 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_15 = select i1 %or_ln61_16, i8 0, i8 %pixelWindow_mPixelWindow_val_14_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1199 'select' 'select_ln61_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_16)   --->   "%or_ln61_17 = or i1 %select_ln30_5, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1200 'or' 'or_ln61_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1201 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_16 = select i1 %or_ln61_17, i8 0, i8 %pixelWindow_mPixelWindow_val_15_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1201 'select' 'select_ln61_16' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_17)   --->   "%or_ln61_18 = or i1 %select_ln30_5, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1202 'or' 'or_ln61_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1203 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_17 = select i1 %or_ln61_18, i8 0, i8 %pixelWindow_mPixelWindow_val_16_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1203 'select' 'select_ln61_17' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_18)   --->   "%or_ln61_19 = or i1 %select_ln30_5, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1204 'or' 'or_ln61_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1205 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_18 = select i1 %or_ln61_19, i8 0, i8 %pixelWindow_mPixelWindow_val_17_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1205 'select' 'select_ln61_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_19)   --->   "%or_ln61_20 = or i1 %select_ln30_5, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1206 'or' 'or_ln61_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1207 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_19 = select i1 %or_ln61_20, i8 0, i8 %pixelWindow_mPixelWindow_val_18_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1207 'select' 'select_ln61_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_20)   --->   "%or_ln61_21 = or i1 %select_ln30_5, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1208 'or' 'or_ln61_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1209 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_20 = select i1 %or_ln61_21, i8 0, i8 %pixelWindow_mPixelWindow_val_19_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1209 'select' 'select_ln61_20' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_21)   --->   "%or_ln61_22 = or i1 %select_ln30_5, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1210 'or' 'or_ln61_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1211 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_21 = select i1 %or_ln61_22, i8 0, i8 %pixelWindow_mPixelWindow_val_20_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1211 'select' 'select_ln61_21' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_22)   --->   "%or_ln61_23 = or i1 %select_ln30_5, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1212 'or' 'or_ln61_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1213 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_22 = select i1 %or_ln61_23, i8 0, i8 %pixelWindow_mPixelWindow_val_21_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1213 'select' 'select_ln61_22' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_23)   --->   "%or_ln61_24 = or i1 %select_ln30_5, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1214 'or' 'or_ln61_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1215 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_23 = select i1 %or_ln61_24, i8 0, i8 %pixelWindow_mPixelWindow_val_22_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1215 'select' 'select_ln61_23' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_24)   --->   "%or_ln61_25 = or i1 %select_ln30_5, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1216 'or' 'or_ln61_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1217 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_24 = select i1 %or_ln61_25, i8 0, i8 %pixelWindow_mPixelWindow_val_23_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1217 'select' 'select_ln61_24' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_25)   --->   "%or_ln61_26 = or i1 %select_ln30_5, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1218 'or' 'or_ln61_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1219 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_25 = select i1 %or_ln61_26, i8 0, i8 %pixelWindow_mPixelWindow_val_24_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1219 'select' 'select_ln61_25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_26)   --->   "%or_ln61_27 = or i1 %select_ln30_5, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1220 'or' 'or_ln61_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1221 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_26 = select i1 %or_ln61_27, i8 0, i8 %pixelWindow_mPixelWindow_val_25_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1221 'select' 'select_ln61_26' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_27)   --->   "%or_ln61_28 = or i1 %select_ln30_5, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1222 'or' 'or_ln61_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1223 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_27 = select i1 %or_ln61_28, i8 0, i8 %pixelWindow_mPixelWindow_val_26_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1223 'select' 'select_ln61_27' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_28)   --->   "%or_ln61_29 = or i1 %select_ln30_5, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1224 'or' 'or_ln61_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1225 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_28 = select i1 %or_ln61_29, i8 0, i8 %pixelWindow_mPixelWindow_val_27_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1225 'select' 'select_ln61_28' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_29)   --->   "%or_ln61_30 = or i1 %select_ln30_5, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1226 'or' 'or_ln61_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1227 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_29 = select i1 %or_ln61_30, i8 0, i8 %this_val_1_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1227 'select' 'select_ln61_29' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_30)   --->   "%or_ln61_31 = or i1 %select_ln30_6, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1228 'or' 'or_ln61_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1229 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_30 = select i1 %or_ln61_31, i8 0, i8 %pixelWindow_mPixelWindow_val_28_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1229 'select' 'select_ln61_30' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_31)   --->   "%or_ln61_32 = or i1 %select_ln30_6, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1230 'or' 'or_ln61_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1231 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_31 = select i1 %or_ln61_32, i8 0, i8 %pixelWindow_mPixelWindow_val_29_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1231 'select' 'select_ln61_31' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_32)   --->   "%or_ln61_33 = or i1 %select_ln30_6, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1232 'or' 'or_ln61_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1233 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_32 = select i1 %or_ln61_33, i8 0, i8 %pixelWindow_mPixelWindow_val_30_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1233 'select' 'select_ln61_32' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_33)   --->   "%or_ln61_34 = or i1 %select_ln30_6, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1234 'or' 'or_ln61_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1235 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_33 = select i1 %or_ln61_34, i8 0, i8 %pixelWindow_mPixelWindow_val_31_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1235 'select' 'select_ln61_33' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_34)   --->   "%or_ln61_35 = or i1 %select_ln30_6, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1236 'or' 'or_ln61_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1237 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_34 = select i1 %or_ln61_35, i8 0, i8 %pixelWindow_mPixelWindow_val_32_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1237 'select' 'select_ln61_34' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_35)   --->   "%or_ln61_36 = or i1 %select_ln30_6, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1238 'or' 'or_ln61_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1239 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_35 = select i1 %or_ln61_36, i8 0, i8 %pixelWindow_mPixelWindow_val_33_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1239 'select' 'select_ln61_35' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_36)   --->   "%or_ln61_37 = or i1 %select_ln30_6, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1240 'or' 'or_ln61_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1241 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_36 = select i1 %or_ln61_37, i8 0, i8 %pixelWindow_mPixelWindow_val_34_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1241 'select' 'select_ln61_36' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_37)   --->   "%or_ln61_38 = or i1 %select_ln30_6, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1242 'or' 'or_ln61_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1243 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_37 = select i1 %or_ln61_38, i8 0, i8 %pixelWindow_mPixelWindow_val_35_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1243 'select' 'select_ln61_37' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_38)   --->   "%or_ln61_39 = or i1 %select_ln30_6, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1244 'or' 'or_ln61_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1245 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_38 = select i1 %or_ln61_39, i8 0, i8 %pixelWindow_mPixelWindow_val_36_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1245 'select' 'select_ln61_38' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_39)   --->   "%or_ln61_40 = or i1 %select_ln30_6, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1246 'or' 'or_ln61_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1247 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_39 = select i1 %or_ln61_40, i8 0, i8 %pixelWindow_mPixelWindow_val_37_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1247 'select' 'select_ln61_39' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_40)   --->   "%or_ln61_41 = or i1 %select_ln30_6, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1248 'or' 'or_ln61_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1249 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_40 = select i1 %or_ln61_41, i8 0, i8 %pixelWindow_mPixelWindow_val_38_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1249 'select' 'select_ln61_40' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_41)   --->   "%or_ln61_42 = or i1 %select_ln30_6, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1250 'or' 'or_ln61_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1251 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_41 = select i1 %or_ln61_42, i8 0, i8 %pixelWindow_mPixelWindow_val_39_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1251 'select' 'select_ln61_41' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_42)   --->   "%or_ln61_43 = or i1 %select_ln30_6, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1252 'or' 'or_ln61_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_42 = select i1 %or_ln61_43, i8 0, i8 %pixelWindow_mPixelWindow_val_40_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1253 'select' 'select_ln61_42' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_43)   --->   "%or_ln61_44 = or i1 %select_ln30_6, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1254 'or' 'or_ln61_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1255 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_43 = select i1 %or_ln61_44, i8 0, i8 %pixelWindow_mPixelWindow_val_41_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1255 'select' 'select_ln61_43' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_44)   --->   "%or_ln61_45 = or i1 %select_ln30_6, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1256 'or' 'or_ln61_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1257 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_44 = select i1 %or_ln61_45, i8 0, i8 %this_val_2_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1257 'select' 'select_ln61_44' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_74)   --->   "%or_ln61_75 = or i1 %select_ln30_8, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1258 'or' 'or_ln61_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1259 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_74 = select i1 %or_ln61_75, i8 0, i8 %this_val_4_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1259 'select' 'select_ln61_74' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_88)   --->   "%or_ln61_89 = or i1 %select_ln30_9, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1260 'or' 'or_ln61_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1261 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_88 = select i1 %or_ln61_89, i8 0, i8 %pixelWindow_mPixelWindow_val_83_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1261 'select' 'select_ln61_88' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_118)   --->   "%or_ln61_119 = or i1 %select_ln30_11, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1262 'or' 'or_ln61_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1263 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_118 = select i1 %or_ln61_119, i8 0, i8 %pixelWindow_mPixelWindow_val_111_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1263 'select' 'select_ln61_118' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_119)   --->   "%or_ln61_120 = or i1 %select_ln30_11, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1264 'or' 'or_ln61_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1265 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_119 = select i1 %or_ln61_120, i8 0, i8 %this_val_7_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1265 'select' 'select_ln61_119' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_134)   --->   "%or_ln61_135 = or i1 %select_ln30_12, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1266 'or' 'or_ln61_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1267 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_134 = select i1 %or_ln61_135, i8 0, i8 %this_val_8_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1267 'select' 'select_ln61_134' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_163)   --->   "%or_ln61_164 = or i1 %select_ln30_14, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1268 'or' 'or_ln61_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1269 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_163 = select i1 %or_ln61_164, i8 0, i8 %pixelWindow_mPixelWindow_val_153_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1269 'select' 'select_ln61_163' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_164)   --->   "%or_ln61_165 = or i1 %select_ln30_14, i1 %xor_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1270 'or' 'or_ln61_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1271 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_164 = select i1 %or_ln61_165, i8 0, i8 %this_val_10_addr_loc_0_i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1271 'select' 'select_ln61_164' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_191)   --->   "%or_ln61_192 = or i1 %select_ln30_16, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1272 'or' 'or_ln61_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1273 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_191 = select i1 %or_ln61_192, i8 0, i8 %pixelWindow_mPixelWindow_val_179_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1273 'select' 'select_ln61_191' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_192)   --->   "%or_ln61_193 = or i1 %select_ln30_16, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1274 'or' 'or_ln61_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1275 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_192 = select i1 %or_ln61_193, i8 0, i8 %pixelWindow_mPixelWindow_val_180_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1275 'select' 'select_ln61_192' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_193)   --->   "%or_ln61_194 = or i1 %select_ln30_16, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1276 'or' 'or_ln61_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1277 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_193 = select i1 %or_ln61_194, i8 0, i8 %pixelWindow_mPixelWindow_val_181_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1277 'select' 'select_ln61_193' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_210)   --->   "%or_ln61_212 = or i1 %xor_ln61, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1278 'or' 'or_ln61_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1279 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_210 = select i1 %or_ln61_212, i8 0, i8 %pixelWindow_mPixelWindow_val_196_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1279 'select' 'select_ln61_210' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_211)   --->   "%or_ln61_213 = or i1 %xor_ln61_1, i1 %select_ln30_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1280 'or' 'or_ln61_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1281 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_211 = select i1 %or_ln61_213, i8 0, i8 %pixelWindow_mPixelWindow_val_197_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1281 'select' 'select_ln61_211' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i8 %select_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1282 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1283 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i24 %coeffs_17_cast_i_cast, i24 %zext_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1283 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i8 %select_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1284 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1285 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_4 = mul i24 %coeffs_20_cast_i_cast, i24 %zext_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1285 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i8 %select_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1286 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1287 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_7 = mul i24 %coeffs_23_cast_i_cast, i24 %zext_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1287 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i8 %select_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1288 'zext' 'zext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1289 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_10 = mul i24 %coeffs_26_cast_i_cast, i24 %zext_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1289 'mul' 'mul_ln43_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i8 %select_ln61_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1290 'zext' 'zext_ln43_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1291 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_13 = mul i24 %coeffs_29_cast_i_cast, i24 %zext_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1291 'mul' 'mul_ln43_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i8 %select_ln61_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1292 'zext' 'zext_ln43_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1293 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_14 = mul i24 %coeffs_30_cast_i_cast, i24 %zext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1293 'mul' 'mul_ln43_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln43_18 = zext i8 %select_ln61_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1294 'zext' 'zext_ln43_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1295 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_17 = mul i24 %coeffs_33_cast_i_cast, i24 %zext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1295 'mul' 'mul_ln43_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln43_21 = zext i8 %select_ln61_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1296 'zext' 'zext_ln43_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1297 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_20 = mul i24 %coeffs_36_cast_i_cast, i24 %zext_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1297 'mul' 'mul_ln43_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln43_24 = zext i8 %select_ln61_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1298 'zext' 'zext_ln43_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1299 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_23 = mul i24 %coeffs_39_cast_i_cast, i24 %zext_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1299 'mul' 'mul_ln43_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln43_27 = zext i8 %select_ln61_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1300 'zext' 'zext_ln43_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1301 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_26 = mul i24 %coeffs_42_cast_i_cast, i24 %zext_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1301 'mul' 'mul_ln43_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln43_31 = zext i8 %select_ln61_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1302 'zext' 'zext_ln43_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1303 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_30 = mul i24 %coeffs_46_cast_i_cast, i24 %zext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1303 'mul' 'mul_ln43_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln43_34 = zext i8 %select_ln61_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1304 'zext' 'zext_ln43_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1305 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_33 = mul i24 %coeffs_49_cast_i_cast, i24 %zext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1305 'mul' 'mul_ln43_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln43_37 = zext i8 %select_ln61_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1306 'zext' 'zext_ln43_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1307 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_36 = mul i24 %coeffs_52_cast_i_cast, i24 %zext_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1307 'mul' 'mul_ln43_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln43_39 = zext i8 %select_ln61_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1308 'zext' 'zext_ln43_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1309 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_38 = mul i24 %coeffs_54_cast_i_cast, i24 %zext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1309 'mul' 'mul_ln43_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln43_41 = zext i8 %select_ln61_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1310 'zext' 'zext_ln43_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1311 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_40 = mul i24 %coeffs_56_cast_i_cast, i24 %zext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1311 'mul' 'mul_ln43_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1312 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_58 = mul i24 %coeffs_74_cast_i_cast, i24 %zext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1312 'mul' 'mul_ln43_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln43_74 = zext i8 %select_ln61_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1313 'zext' 'zext_ln43_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1314 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_209)   --->   "%mul_ln43_73 = mul i24 %coeffs_89_cast_i_cast, i24 %zext_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1314 'mul' 'mul_ln43_73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln43_88 = zext i8 %select_ln61_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1315 'zext' 'zext_ln43_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1316 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_87 = mul i24 %coeffs_103_cast_i_cast, i24 %zext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1316 'mul' 'mul_ln43_87' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1317 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_103 = mul i24 %coeffs_119_cast_i_cast, i24 %zext_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1317 'mul' 'mul_ln43_103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln43_119 = zext i8 %select_ln61_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1318 'zext' 'zext_ln43_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1319 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_211)   --->   "%mul_ln43_118 = mul i24 %coeffs_134_cast_i_cast, i24 %zext_ln43_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1319 'mul' 'mul_ln43_118' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1320 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_148 = mul i24 %coeffs_164_cast_i_cast, i24 %zext_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1320 'mul' 'mul_ln43_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln43_164 = zext i8 %select_ln61_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1321 'zext' 'zext_ln43_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1322 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_214)   --->   "%mul_ln43_163 = mul i24 %coeffs_179_cast_i_cast, i24 %zext_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1322 'mul' 'mul_ln43_163' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1323 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_178 = mul i24 %coeffs_194_cast_i_cast, i24 %zext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1323 'mul' 'mul_ln43_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln43_191 = zext i8 %select_ln61_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1324 'zext' 'zext_ln43_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1325 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_190 = mul i24 %coeffs_206_cast_i_cast, i24 %zext_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1325 'mul' 'mul_ln43_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln43_194 = zext i8 %select_ln61_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1326 'zext' 'zext_ln43_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1327 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_216)   --->   "%mul_ln43_193 = mul i24 %coeffs_209_cast_i_cast, i24 %zext_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1327 'mul' 'mul_ln43_193' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1328 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_11)   --->   "%mul_ln43_206 = mul i24 %coeffs_222_cast_i_cast, i24 %zext_ln43_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1328 'mul' 'mul_ln43_206' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1329 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_207 = mul i24 %coeffs_223_cast_i_cast, i24 %zext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1329 'mul' 'mul_ln43_207' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1330 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_208 = mul i24 %coeffs_224_cast_i_cast, i24 %zext_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1330 'mul' 'mul_ln43_208' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln43_210 = zext i8 %select_ln61_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1331 'zext' 'zext_ln43_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1332 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_12)   --->   "%mul_ln43_209 = mul i24 %coeffs_14_cast_i_cast, i24 %zext_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1332 'mul' 'mul_ln43_209' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln43_211 = zext i8 %select_ln61_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1333 'zext' 'zext_ln43_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1334 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_10)   --->   "%mul_ln43_210 = mul i24 %coeffs_13_cast_i_cast, i24 %zext_ln43_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1334 'mul' 'mul_ln43_210' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1335 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_211 = mul i24 %coeffs_12_cast_i_cast, i24 %zext_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1335 'mul' 'mul_ln43_211' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln43_214 = zext i8 %select_ln61_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1336 'zext' 'zext_ln43_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1337 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_213 = mul i24 %coeffs_10_cast_i_cast, i24 %zext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1337 'mul' 'mul_ln43_213' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1338 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_4)   --->   "%mul_ln43_215 = mul i24 %coeffs_8_cast_i_cast, i24 %zext_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1338 'mul' 'mul_ln43_215' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1339 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_216 = mul i24 %coeffs_7_cast_i_cast, i24 %zext_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1339 'mul' 'mul_ln43_216' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln43_218 = zext i8 %select_ln61_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1340 'zext' 'zext_ln43_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1341 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_5)   --->   "%mul_ln43_217 = mul i24 %coeffs_6_cast_i_cast, i24 %zext_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1341 'mul' 'mul_ln43_217' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln43_219 = zext i8 %select_ln61_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1342 'zext' 'zext_ln43_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1343 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_3)   --->   "%mul_ln43_218 = mul i24 %coeffs_5_cast_i_cast, i24 %zext_ln43_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1343 'mul' 'mul_ln43_218' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1344 [2/3] (0.99ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_219 = mul i24 %coeffs_4_cast_i_cast, i24 %zext_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1344 'mul' 'mul_ln43_219' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1345 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_220 = mul i24 %coeffs_3_cast_i_cast, i24 %zext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1345 'mul' 'mul_ln43_220' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1346 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_221 = mul i24 %coeffs_2_cast_i_cast, i24 %zext_ln43_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1346 'mul' 'mul_ln43_221' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1347 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_222 = mul i24 %coeffs_1_cast_i_cast, i24 %zext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1347 'mul' 'mul_ln43_222' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln43_224 = zext i8 %select_ln61_224" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1348 'zext' 'zext_ln43_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1349 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_217)   --->   "%mul_ln43_223 = mul i24 %sext_ln30_cast, i24 %zext_ln43_224" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1349 'mul' 'mul_ln43_223' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1350 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_211, i8 %pixelWindow_mPixelWindow_val_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1350 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1351 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_194, i8 %pixelWindow_mPixelWindow_val_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1351 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1352 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_193, i8 %pixelWindow_mPixelWindow_val_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1352 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1353 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_192, i8 %pixelWindow_mPixelWindow_val_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1353 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1354 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_191, i8 %pixelWindow_mPixelWindow_val_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1354 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1355 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_164, i8 %pixelWindow_mPixelWindow_val_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1355 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1356 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_119, i8 %pixelWindow_mPixelWindow_val_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1356 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1357 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_89, i8 %pixelWindow_mPixelWindow_val_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1357 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1358 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_88, i8 %pixelWindow_mPixelWindow_val_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1358 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1359 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_74, i8 %pixelWindow_mPixelWindow_val_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1359 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1360 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_44, i8 %pixelWindow_mPixelWindow_val_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1360 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1361 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_43, i8 %pixelWindow_mPixelWindow_val_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1361 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1362 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_42, i8 %pixelWindow_mPixelWindow_val_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1362 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1363 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_41, i8 %pixelWindow_mPixelWindow_val_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1363 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1364 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_40, i8 %pixelWindow_mPixelWindow_val_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1364 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1365 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_39, i8 %pixelWindow_mPixelWindow_val_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1365 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1366 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_38, i8 %pixelWindow_mPixelWindow_val_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1366 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1367 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_37, i8 %pixelWindow_mPixelWindow_val_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1367 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1368 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_36, i8 %pixelWindow_mPixelWindow_val_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1368 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1369 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_35, i8 %pixelWindow_mPixelWindow_val_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1369 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1370 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_34, i8 %pixelWindow_mPixelWindow_val_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1370 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1371 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_33, i8 %pixelWindow_mPixelWindow_val_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1371 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1372 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_32, i8 %pixelWindow_mPixelWindow_val_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1372 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1373 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_31, i8 %pixelWindow_mPixelWindow_val_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1373 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1374 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_29, i8 %pixelWindow_mPixelWindow_val_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1374 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1375 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_28, i8 %pixelWindow_mPixelWindow_val_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1375 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1376 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_27, i8 %pixelWindow_mPixelWindow_val_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1376 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1377 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_26, i8 %pixelWindow_mPixelWindow_val_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1377 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1378 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_25, i8 %pixelWindow_mPixelWindow_val_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1378 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1379 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_24, i8 %pixelWindow_mPixelWindow_val_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1379 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1380 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_23, i8 %pixelWindow_mPixelWindow_val_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1380 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1381 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_22, i8 %pixelWindow_mPixelWindow_val_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1381 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1382 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_21, i8 %pixelWindow_mPixelWindow_val_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1382 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1383 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_20, i8 %pixelWindow_mPixelWindow_val_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1383 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1384 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_19, i8 %pixelWindow_mPixelWindow_val_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1384 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1385 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_18, i8 %pixelWindow_mPixelWindow_val_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1385 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1386 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_17, i8 %pixelWindow_mPixelWindow_val_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1386 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1387 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_16, i8 %pixelWindow_mPixelWindow_val_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1387 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1388 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_14, i8 %pixelWindow_mPixelWindow_val_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1388 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1389 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_13, i8 %pixelWindow_mPixelWindow_val_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1389 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1390 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_12, i8 %pixelWindow_mPixelWindow_val_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1390 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1391 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_11, i8 %pixelWindow_mPixelWindow_val_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1391 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1392 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_10, i8 %pixelWindow_mPixelWindow_val_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1392 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1393 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_9, i8 %pixelWindow_mPixelWindow_val_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1393 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1394 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_8, i8 %pixelWindow_mPixelWindow_val_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1394 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1395 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_7, i8 %pixelWindow_mPixelWindow_val_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1395 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1396 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_6, i8 %pixelWindow_mPixelWindow_val_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1396 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1397 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_5, i8 %pixelWindow_mPixelWindow_val_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1397 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1398 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_4, i8 %pixelWindow_mPixelWindow_val_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1398 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1399 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_3, i8 %pixelWindow_mPixelWindow_val_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1399 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1400 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_2, i8 %pixelWindow_mPixelWindow_val_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1400 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 1401 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_load = load i8 %pixelWindow_mPixelWindow_val" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1401 'load' 'pixelWindow_mPixelWindow_val_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1402 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_81_load = load i8 %pixelWindow_mPixelWindow_val_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1402 'load' 'pixelWindow_mPixelWindow_val_81_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1403 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_85_load = load i8 %pixelWindow_mPixelWindow_val_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1403 'load' 'pixelWindow_mPixelWindow_val_85_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1404 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_86_load = load i8 %pixelWindow_mPixelWindow_val_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1404 'load' 'pixelWindow_mPixelWindow_val_86_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1405 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_87_load = load i8 %pixelWindow_mPixelWindow_val_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1405 'load' 'pixelWindow_mPixelWindow_val_87_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1406 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_88_load = load i8 %pixelWindow_mPixelWindow_val_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1406 'load' 'pixelWindow_mPixelWindow_val_88_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1407 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_89_load = load i8 %pixelWindow_mPixelWindow_val_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1407 'load' 'pixelWindow_mPixelWindow_val_89_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1408 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_90_load = load i8 %pixelWindow_mPixelWindow_val_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1408 'load' 'pixelWindow_mPixelWindow_val_90_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1409 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_91_load = load i8 %pixelWindow_mPixelWindow_val_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1409 'load' 'pixelWindow_mPixelWindow_val_91_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1410 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_92_load = load i8 %pixelWindow_mPixelWindow_val_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1410 'load' 'pixelWindow_mPixelWindow_val_92_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_93_load = load i8 %pixelWindow_mPixelWindow_val_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1411 'load' 'pixelWindow_mPixelWindow_val_93_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_94_load = load i8 %pixelWindow_mPixelWindow_val_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1412 'load' 'pixelWindow_mPixelWindow_val_94_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1413 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_95_load = load i8 %pixelWindow_mPixelWindow_val_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1413 'load' 'pixelWindow_mPixelWindow_val_95_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1414 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_96_load = load i8 %pixelWindow_mPixelWindow_val_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1414 'load' 'pixelWindow_mPixelWindow_val_96_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1415 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_97_load = load i8 %pixelWindow_mPixelWindow_val_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1415 'load' 'pixelWindow_mPixelWindow_val_97_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1416 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_98_load = load i8 %pixelWindow_mPixelWindow_val_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1416 'load' 'pixelWindow_mPixelWindow_val_98_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1417 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_99_load = load i8 %pixelWindow_mPixelWindow_val_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1417 'load' 'pixelWindow_mPixelWindow_val_99_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1418 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_100_load = load i8 %pixelWindow_mPixelWindow_val_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1418 'load' 'pixelWindow_mPixelWindow_val_100_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1419 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_101_load = load i8 %pixelWindow_mPixelWindow_val_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1419 'load' 'pixelWindow_mPixelWindow_val_101_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1420 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_102_load = load i8 %pixelWindow_mPixelWindow_val_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1420 'load' 'pixelWindow_mPixelWindow_val_102_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1421 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_103_load = load i8 %pixelWindow_mPixelWindow_val_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1421 'load' 'pixelWindow_mPixelWindow_val_103_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1422 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_104_load = load i8 %pixelWindow_mPixelWindow_val_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1422 'load' 'pixelWindow_mPixelWindow_val_104_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1423 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_105_load = load i8 %pixelWindow_mPixelWindow_val_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1423 'load' 'pixelWindow_mPixelWindow_val_105_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1424 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_106_load = load i8 %pixelWindow_mPixelWindow_val_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1424 'load' 'pixelWindow_mPixelWindow_val_106_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1425 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_107_load = load i8 %pixelWindow_mPixelWindow_val_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1425 'load' 'pixelWindow_mPixelWindow_val_107_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1426 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_108_load = load i8 %pixelWindow_mPixelWindow_val_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1426 'load' 'pixelWindow_mPixelWindow_val_108_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1427 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_109_load = load i8 %pixelWindow_mPixelWindow_val_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1427 'load' 'pixelWindow_mPixelWindow_val_109_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_110_load = load i8 %pixelWindow_mPixelWindow_val_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1428 'load' 'pixelWindow_mPixelWindow_val_110_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_112_load = load i8 %pixelWindow_mPixelWindow_val_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1429 'load' 'pixelWindow_mPixelWindow_val_112_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_113_load = load i8 %pixelWindow_mPixelWindow_val_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1430 'load' 'pixelWindow_mPixelWindow_val_113_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_114_load = load i8 %pixelWindow_mPixelWindow_val_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1431 'load' 'pixelWindow_mPixelWindow_val_114_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_115_load = load i8 %pixelWindow_mPixelWindow_val_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1432 'load' 'pixelWindow_mPixelWindow_val_115_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_116_load = load i8 %pixelWindow_mPixelWindow_val_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1433 'load' 'pixelWindow_mPixelWindow_val_116_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1434 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_117_load = load i8 %pixelWindow_mPixelWindow_val_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1434 'load' 'pixelWindow_mPixelWindow_val_117_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1435 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_118_load = load i8 %pixelWindow_mPixelWindow_val_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1435 'load' 'pixelWindow_mPixelWindow_val_118_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1436 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_119_load = load i8 %pixelWindow_mPixelWindow_val_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1436 'load' 'pixelWindow_mPixelWindow_val_119_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1437 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_120_load = load i8 %pixelWindow_mPixelWindow_val_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1437 'load' 'pixelWindow_mPixelWindow_val_120_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1438 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_121_load = load i8 %pixelWindow_mPixelWindow_val_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1438 'load' 'pixelWindow_mPixelWindow_val_121_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1439 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_122_load = load i8 %pixelWindow_mPixelWindow_val_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1439 'load' 'pixelWindow_mPixelWindow_val_122_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_123_load = load i8 %pixelWindow_mPixelWindow_val_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1440 'load' 'pixelWindow_mPixelWindow_val_123_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1441 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_124_load = load i8 %pixelWindow_mPixelWindow_val_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1441 'load' 'pixelWindow_mPixelWindow_val_124_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1442 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_125_load = load i8 %pixelWindow_mPixelWindow_val_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1442 'load' 'pixelWindow_mPixelWindow_val_125_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1443 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_126_load = load i8 %pixelWindow_mPixelWindow_val_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1443 'load' 'pixelWindow_mPixelWindow_val_126_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_127_load = load i8 %pixelWindow_mPixelWindow_val_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1444 'load' 'pixelWindow_mPixelWindow_val_127_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_128_load = load i8 %pixelWindow_mPixelWindow_val_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1445 'load' 'pixelWindow_mPixelWindow_val_128_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_129_load = load i8 %pixelWindow_mPixelWindow_val_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1446 'load' 'pixelWindow_mPixelWindow_val_129_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1447 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_130_load = load i8 %pixelWindow_mPixelWindow_val_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1447 'load' 'pixelWindow_mPixelWindow_val_130_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1448 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_131_load = load i8 %pixelWindow_mPixelWindow_val_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1448 'load' 'pixelWindow_mPixelWindow_val_131_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_132_load = load i8 %pixelWindow_mPixelWindow_val_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1449 'load' 'pixelWindow_mPixelWindow_val_132_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1450 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_133_load = load i8 %pixelWindow_mPixelWindow_val_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1450 'load' 'pixelWindow_mPixelWindow_val_133_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1451 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_134_load = load i8 %pixelWindow_mPixelWindow_val_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1451 'load' 'pixelWindow_mPixelWindow_val_134_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1452 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_135_load = load i8 %pixelWindow_mPixelWindow_val_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1452 'load' 'pixelWindow_mPixelWindow_val_135_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1453 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_136_load = load i8 %pixelWindow_mPixelWindow_val_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1453 'load' 'pixelWindow_mPixelWindow_val_136_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1454 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_137_load = load i8 %pixelWindow_mPixelWindow_val_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1454 'load' 'pixelWindow_mPixelWindow_val_137_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1455 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_138_load = load i8 %pixelWindow_mPixelWindow_val_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1455 'load' 'pixelWindow_mPixelWindow_val_138_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1456 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_146_load = load i8 %pixelWindow_mPixelWindow_val_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1456 'load' 'pixelWindow_mPixelWindow_val_146_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1457 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_147_load = load i8 %pixelWindow_mPixelWindow_val_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1457 'load' 'pixelWindow_mPixelWindow_val_147_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1458 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_148_load = load i8 %pixelWindow_mPixelWindow_val_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1458 'load' 'pixelWindow_mPixelWindow_val_148_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1459 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_149_load = load i8 %pixelWindow_mPixelWindow_val_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1459 'load' 'pixelWindow_mPixelWindow_val_149_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1460 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_150_load = load i8 %pixelWindow_mPixelWindow_val_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1460 'load' 'pixelWindow_mPixelWindow_val_150_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1461 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_151_load = load i8 %pixelWindow_mPixelWindow_val_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1461 'load' 'pixelWindow_mPixelWindow_val_151_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1462 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_152_load = load i8 %pixelWindow_mPixelWindow_val_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1462 'load' 'pixelWindow_mPixelWindow_val_152_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1463 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_177_load = load i8 %pixelWindow_mPixelWindow_val_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1463 'load' 'pixelWindow_mPixelWindow_val_177_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1464 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_182_load = load i8 %pixelWindow_mPixelWindow_val_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1464 'load' 'pixelWindow_mPixelWindow_val_182_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1465 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_183_load = load i8 %pixelWindow_mPixelWindow_val_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1465 'load' 'pixelWindow_mPixelWindow_val_183_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1466 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_184_load = load i8 %pixelWindow_mPixelWindow_val_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1466 'load' 'pixelWindow_mPixelWindow_val_184_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1467 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_185_load = load i8 %pixelWindow_mPixelWindow_val_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1467 'load' 'pixelWindow_mPixelWindow_val_185_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1468 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_186_load = load i8 %pixelWindow_mPixelWindow_val_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1468 'load' 'pixelWindow_mPixelWindow_val_186_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1469 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_187_load = load i8 %pixelWindow_mPixelWindow_val_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1469 'load' 'pixelWindow_mPixelWindow_val_187_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1470 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_188_load = load i8 %pixelWindow_mPixelWindow_val_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1470 'load' 'pixelWindow_mPixelWindow_val_188_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1471 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_189_load = load i8 %pixelWindow_mPixelWindow_val_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1471 'load' 'pixelWindow_mPixelWindow_val_189_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1472 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_190_load = load i8 %pixelWindow_mPixelWindow_val_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1472 'load' 'pixelWindow_mPixelWindow_val_190_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1473 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_191_load = load i8 %pixelWindow_mPixelWindow_val_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1473 'load' 'pixelWindow_mPixelWindow_val_191_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1474 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_192_load = load i8 %pixelWindow_mPixelWindow_val_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1474 'load' 'pixelWindow_mPixelWindow_val_192_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %select_ln30_4, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1475 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1476 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %or_ln61, i8 0, i8 %pixelWindow_mPixelWindow_val_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1476 'select' 'select_ln61' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%or_ln61_1 = or i1 %select_ln30_4, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1477 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1478 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %or_ln61_1, i8 0, i8 %pixelWindow_mPixelWindow_val_1_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1478 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_73)   --->   "%or_ln61_74 = or i1 %select_ln30_8, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1479 'or' 'or_ln61_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1480 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_73 = select i1 %or_ln61_74, i8 0, i8 %pixelWindow_mPixelWindow_val_69_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1480 'select' 'select_ln61_73' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_86)   --->   "%or_ln61_87 = or i1 %select_ln30_9, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1481 'or' 'or_ln61_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1482 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_86 = select i1 %or_ln61_87, i8 0, i8 %pixelWindow_mPixelWindow_val_81_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1482 'select' 'select_ln61_86' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_87)   --->   "%or_ln61_88 = or i1 %select_ln30_9, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1483 'or' 'or_ln61_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1484 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_87 = select i1 %or_ln61_88, i8 0, i8 %pixelWindow_mPixelWindow_val_82_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1484 'select' 'select_ln61_87' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_91)   --->   "%or_ln61_92 = or i1 %select_ln30_10, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1485 'or' 'or_ln61_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1486 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_91 = select i1 %or_ln61_92, i8 0, i8 %pixelWindow_mPixelWindow_val_85_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1486 'select' 'select_ln61_91' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_92)   --->   "%or_ln61_93 = or i1 %select_ln30_10, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1487 'or' 'or_ln61_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1488 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_92 = select i1 %or_ln61_93, i8 0, i8 %pixelWindow_mPixelWindow_val_86_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1488 'select' 'select_ln61_92' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_93)   --->   "%or_ln61_94 = or i1 %select_ln30_10, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1489 'or' 'or_ln61_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1490 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_93 = select i1 %or_ln61_94, i8 0, i8 %pixelWindow_mPixelWindow_val_87_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1490 'select' 'select_ln61_93' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_94)   --->   "%or_ln61_95 = or i1 %select_ln30_10, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1491 'or' 'or_ln61_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1492 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_94 = select i1 %or_ln61_95, i8 0, i8 %pixelWindow_mPixelWindow_val_88_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1492 'select' 'select_ln61_94' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_95)   --->   "%or_ln61_96 = or i1 %select_ln30_10, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1493 'or' 'or_ln61_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1494 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_95 = select i1 %or_ln61_96, i8 0, i8 %pixelWindow_mPixelWindow_val_89_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1494 'select' 'select_ln61_95' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_96)   --->   "%or_ln61_97 = or i1 %select_ln30_10, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1495 'or' 'or_ln61_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1496 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_96 = select i1 %or_ln61_97, i8 0, i8 %pixelWindow_mPixelWindow_val_90_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1496 'select' 'select_ln61_96' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_97)   --->   "%or_ln61_98 = or i1 %select_ln30_10, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1497 'or' 'or_ln61_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1498 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_97 = select i1 %or_ln61_98, i8 0, i8 %pixelWindow_mPixelWindow_val_91_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1498 'select' 'select_ln61_97' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_98)   --->   "%or_ln61_99 = or i1 %select_ln30_10, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1499 'or' 'or_ln61_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1500 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_98 = select i1 %or_ln61_99, i8 0, i8 %pixelWindow_mPixelWindow_val_92_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1500 'select' 'select_ln61_98' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_99)   --->   "%or_ln61_100 = or i1 %select_ln30_10, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1501 'or' 'or_ln61_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1502 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_99 = select i1 %or_ln61_100, i8 0, i8 %pixelWindow_mPixelWindow_val_93_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1502 'select' 'select_ln61_99' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_100)   --->   "%or_ln61_101 = or i1 %select_ln30_10, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1503 'or' 'or_ln61_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1504 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_100 = select i1 %or_ln61_101, i8 0, i8 %pixelWindow_mPixelWindow_val_94_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1504 'select' 'select_ln61_100' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_101)   --->   "%or_ln61_102 = or i1 %select_ln30_10, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1505 'or' 'or_ln61_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1506 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_101 = select i1 %or_ln61_102, i8 0, i8 %pixelWindow_mPixelWindow_val_95_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1506 'select' 'select_ln61_101' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_102)   --->   "%or_ln61_103 = or i1 %select_ln30_10, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1507 'or' 'or_ln61_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1508 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_102 = select i1 %or_ln61_103, i8 0, i8 %pixelWindow_mPixelWindow_val_96_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1508 'select' 'select_ln61_102' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_103)   --->   "%or_ln61_104 = or i1 %select_ln30_10, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1509 'or' 'or_ln61_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1510 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_103 = select i1 %or_ln61_104, i8 0, i8 %pixelWindow_mPixelWindow_val_97_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1510 'select' 'select_ln61_103' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_105)   --->   "%or_ln61_106 = or i1 %select_ln30_11, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1511 'or' 'or_ln61_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1512 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_105 = select i1 %or_ln61_106, i8 0, i8 %pixelWindow_mPixelWindow_val_98_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1512 'select' 'select_ln61_105' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_106)   --->   "%or_ln61_107 = or i1 %select_ln30_11, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1513 'or' 'or_ln61_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1514 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_106 = select i1 %or_ln61_107, i8 0, i8 %pixelWindow_mPixelWindow_val_99_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1514 'select' 'select_ln61_106' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_107)   --->   "%or_ln61_108 = or i1 %select_ln30_11, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1515 'or' 'or_ln61_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1516 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_107 = select i1 %or_ln61_108, i8 0, i8 %pixelWindow_mPixelWindow_val_100_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1516 'select' 'select_ln61_107' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_108)   --->   "%or_ln61_109 = or i1 %select_ln30_11, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1517 'or' 'or_ln61_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1518 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_108 = select i1 %or_ln61_109, i8 0, i8 %pixelWindow_mPixelWindow_val_101_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1518 'select' 'select_ln61_108' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_109)   --->   "%or_ln61_110 = or i1 %select_ln30_11, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1519 'or' 'or_ln61_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1520 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_109 = select i1 %or_ln61_110, i8 0, i8 %pixelWindow_mPixelWindow_val_102_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1520 'select' 'select_ln61_109' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_110)   --->   "%or_ln61_111 = or i1 %select_ln30_11, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1521 'or' 'or_ln61_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1522 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_110 = select i1 %or_ln61_111, i8 0, i8 %pixelWindow_mPixelWindow_val_103_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1522 'select' 'select_ln61_110' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_111)   --->   "%or_ln61_112 = or i1 %select_ln30_11, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1523 'or' 'or_ln61_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1524 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_111 = select i1 %or_ln61_112, i8 0, i8 %pixelWindow_mPixelWindow_val_104_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1524 'select' 'select_ln61_111' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_112)   --->   "%or_ln61_113 = or i1 %select_ln30_11, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1525 'or' 'or_ln61_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1526 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_112 = select i1 %or_ln61_113, i8 0, i8 %pixelWindow_mPixelWindow_val_105_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1526 'select' 'select_ln61_112' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_113)   --->   "%or_ln61_114 = or i1 %select_ln30_11, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1527 'or' 'or_ln61_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1528 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_113 = select i1 %or_ln61_114, i8 0, i8 %pixelWindow_mPixelWindow_val_106_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1528 'select' 'select_ln61_113' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_114)   --->   "%or_ln61_115 = or i1 %select_ln30_11, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1529 'or' 'or_ln61_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1530 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_114 = select i1 %or_ln61_115, i8 0, i8 %pixelWindow_mPixelWindow_val_107_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1530 'select' 'select_ln61_114' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_115)   --->   "%or_ln61_116 = or i1 %select_ln30_11, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1531 'or' 'or_ln61_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1532 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_115 = select i1 %or_ln61_116, i8 0, i8 %pixelWindow_mPixelWindow_val_108_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1532 'select' 'select_ln61_115' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_116)   --->   "%or_ln61_117 = or i1 %select_ln30_11, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1533 'or' 'or_ln61_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1534 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_116 = select i1 %or_ln61_117, i8 0, i8 %pixelWindow_mPixelWindow_val_109_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1534 'select' 'select_ln61_116' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_117)   --->   "%or_ln61_118 = or i1 %select_ln30_11, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1535 'or' 'or_ln61_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1536 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_117 = select i1 %or_ln61_118, i8 0, i8 %pixelWindow_mPixelWindow_val_110_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1536 'select' 'select_ln61_117' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_120)   --->   "%or_ln61_121 = or i1 %select_ln30_12, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1537 'or' 'or_ln61_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1538 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_120 = select i1 %or_ln61_121, i8 0, i8 %pixelWindow_mPixelWindow_val_112_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1538 'select' 'select_ln61_120' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_121)   --->   "%or_ln61_122 = or i1 %select_ln30_12, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1539 'or' 'or_ln61_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1540 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_121 = select i1 %or_ln61_122, i8 0, i8 %pixelWindow_mPixelWindow_val_113_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1540 'select' 'select_ln61_121' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_122)   --->   "%or_ln61_123 = or i1 %select_ln30_12, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1541 'or' 'or_ln61_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1542 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_122 = select i1 %or_ln61_123, i8 0, i8 %pixelWindow_mPixelWindow_val_114_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1542 'select' 'select_ln61_122' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_123)   --->   "%or_ln61_124 = or i1 %select_ln30_12, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1543 'or' 'or_ln61_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1544 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_123 = select i1 %or_ln61_124, i8 0, i8 %pixelWindow_mPixelWindow_val_115_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1544 'select' 'select_ln61_123' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_124)   --->   "%or_ln61_125 = or i1 %select_ln30_12, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1545 'or' 'or_ln61_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1546 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_124 = select i1 %or_ln61_125, i8 0, i8 %pixelWindow_mPixelWindow_val_116_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1546 'select' 'select_ln61_124' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_125)   --->   "%or_ln61_126 = or i1 %select_ln30_12, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1547 'or' 'or_ln61_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1548 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_125 = select i1 %or_ln61_126, i8 0, i8 %pixelWindow_mPixelWindow_val_117_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1548 'select' 'select_ln61_125' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_126)   --->   "%or_ln61_127 = or i1 %select_ln30_12, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1549 'or' 'or_ln61_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1550 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_126 = select i1 %or_ln61_127, i8 0, i8 %pixelWindow_mPixelWindow_val_118_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1550 'select' 'select_ln61_126' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_127)   --->   "%or_ln61_128 = or i1 %select_ln30_12, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1551 'or' 'or_ln61_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1552 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_127 = select i1 %or_ln61_128, i8 0, i8 %pixelWindow_mPixelWindow_val_119_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1552 'select' 'select_ln61_127' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_128)   --->   "%or_ln61_129 = or i1 %select_ln30_12, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1553 'or' 'or_ln61_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1554 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_128 = select i1 %or_ln61_129, i8 0, i8 %pixelWindow_mPixelWindow_val_120_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1554 'select' 'select_ln61_128' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_129)   --->   "%or_ln61_130 = or i1 %select_ln30_12, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1555 'or' 'or_ln61_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1556 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_129 = select i1 %or_ln61_130, i8 0, i8 %pixelWindow_mPixelWindow_val_121_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1556 'select' 'select_ln61_129' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_130)   --->   "%or_ln61_131 = or i1 %select_ln30_12, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1557 'or' 'or_ln61_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1558 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_130 = select i1 %or_ln61_131, i8 0, i8 %pixelWindow_mPixelWindow_val_122_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1558 'select' 'select_ln61_130' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_131)   --->   "%or_ln61_132 = or i1 %select_ln30_12, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1559 'or' 'or_ln61_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1560 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_131 = select i1 %or_ln61_132, i8 0, i8 %pixelWindow_mPixelWindow_val_123_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1560 'select' 'select_ln61_131' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_132)   --->   "%or_ln61_133 = or i1 %select_ln30_12, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1561 'or' 'or_ln61_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1562 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_132 = select i1 %or_ln61_133, i8 0, i8 %pixelWindow_mPixelWindow_val_124_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1562 'select' 'select_ln61_132' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_133)   --->   "%or_ln61_134 = or i1 %select_ln30_12, i1 %or_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1563 'or' 'or_ln61_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1564 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_133 = select i1 %or_ln61_134, i8 0, i8 %pixelWindow_mPixelWindow_val_125_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1564 'select' 'select_ln61_133' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_135)   --->   "%or_ln61_136 = or i1 %select_ln30_13, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1565 'or' 'or_ln61_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1566 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_135 = select i1 %or_ln61_136, i8 0, i8 %pixelWindow_mPixelWindow_val_126_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1566 'select' 'select_ln61_135' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_136)   --->   "%or_ln61_137 = or i1 %select_ln30_13, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1567 'or' 'or_ln61_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1568 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_136 = select i1 %or_ln61_137, i8 0, i8 %pixelWindow_mPixelWindow_val_127_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1568 'select' 'select_ln61_136' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_137)   --->   "%or_ln61_138 = or i1 %select_ln30_13, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1569 'or' 'or_ln61_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1570 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_137 = select i1 %or_ln61_138, i8 0, i8 %pixelWindow_mPixelWindow_val_128_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1570 'select' 'select_ln61_137' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_138)   --->   "%or_ln61_139 = or i1 %select_ln30_13, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1571 'or' 'or_ln61_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1572 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_138 = select i1 %or_ln61_139, i8 0, i8 %pixelWindow_mPixelWindow_val_129_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1572 'select' 'select_ln61_138' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_139)   --->   "%or_ln61_140 = or i1 %select_ln30_13, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1573 'or' 'or_ln61_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1574 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_139 = select i1 %or_ln61_140, i8 0, i8 %pixelWindow_mPixelWindow_val_130_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1574 'select' 'select_ln61_139' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_140)   --->   "%or_ln61_141 = or i1 %select_ln30_13, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1575 'or' 'or_ln61_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1576 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_140 = select i1 %or_ln61_141, i8 0, i8 %pixelWindow_mPixelWindow_val_131_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1576 'select' 'select_ln61_140' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_141)   --->   "%or_ln61_142 = or i1 %select_ln30_13, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1577 'or' 'or_ln61_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1578 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_141 = select i1 %or_ln61_142, i8 0, i8 %pixelWindow_mPixelWindow_val_132_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1578 'select' 'select_ln61_141' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_142)   --->   "%or_ln61_143 = or i1 %select_ln30_13, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1579 'or' 'or_ln61_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1580 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_142 = select i1 %or_ln61_143, i8 0, i8 %pixelWindow_mPixelWindow_val_133_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1580 'select' 'select_ln61_142' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_143)   --->   "%or_ln61_144 = or i1 %select_ln30_13, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1581 'or' 'or_ln61_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1582 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_143 = select i1 %or_ln61_144, i8 0, i8 %pixelWindow_mPixelWindow_val_134_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1582 'select' 'select_ln61_143' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_144)   --->   "%or_ln61_145 = or i1 %select_ln30_13, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1583 'or' 'or_ln61_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1584 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_144 = select i1 %or_ln61_145, i8 0, i8 %pixelWindow_mPixelWindow_val_135_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1584 'select' 'select_ln61_144' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_145)   --->   "%or_ln61_146 = or i1 %select_ln30_13, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1585 'or' 'or_ln61_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1586 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_145 = select i1 %or_ln61_146, i8 0, i8 %pixelWindow_mPixelWindow_val_136_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1586 'select' 'select_ln61_145' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_146)   --->   "%or_ln61_147 = or i1 %select_ln30_13, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1587 'or' 'or_ln61_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1588 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_146 = select i1 %or_ln61_147, i8 0, i8 %pixelWindow_mPixelWindow_val_137_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1588 'select' 'select_ln61_146' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_147)   --->   "%or_ln61_148 = or i1 %select_ln30_13, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1589 'or' 'or_ln61_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1590 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_147 = select i1 %or_ln61_148, i8 0, i8 %pixelWindow_mPixelWindow_val_138_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1590 'select' 'select_ln61_147' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_157)   --->   "%or_ln61_158 = or i1 %select_ln30_14, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1591 'or' 'or_ln61_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1592 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_157 = select i1 %or_ln61_158, i8 0, i8 %pixelWindow_mPixelWindow_val_147_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1592 'select' 'select_ln61_157' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_158)   --->   "%or_ln61_159 = or i1 %select_ln30_14, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1593 'or' 'or_ln61_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1594 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_158 = select i1 %or_ln61_159, i8 0, i8 %pixelWindow_mPixelWindow_val_148_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1594 'select' 'select_ln61_158' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_159)   --->   "%or_ln61_160 = or i1 %select_ln30_14, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1595 'or' 'or_ln61_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1596 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_159 = select i1 %or_ln61_160, i8 0, i8 %pixelWindow_mPixelWindow_val_149_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1596 'select' 'select_ln61_159' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_160)   --->   "%or_ln61_161 = or i1 %select_ln30_14, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1597 'or' 'or_ln61_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1598 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_160 = select i1 %or_ln61_161, i8 0, i8 %pixelWindow_mPixelWindow_val_150_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1598 'select' 'select_ln61_160' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_161)   --->   "%or_ln61_162 = or i1 %select_ln30_14, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1599 'or' 'or_ln61_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1600 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_161 = select i1 %or_ln61_162, i8 0, i8 %pixelWindow_mPixelWindow_val_151_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1600 'select' 'select_ln61_161' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_162)   --->   "%or_ln61_163 = or i1 %select_ln30_14, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1601 'or' 'or_ln61_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1602 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_162 = select i1 %or_ln61_163, i8 0, i8 %pixelWindow_mPixelWindow_val_152_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1602 'select' 'select_ln61_162' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_189)   --->   "%or_ln61_190 = or i1 %select_ln30_16, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1603 'or' 'or_ln61_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1604 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_189 = select i1 %or_ln61_190, i8 0, i8 %pixelWindow_mPixelWindow_val_177_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1604 'select' 'select_ln61_189' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_190)   --->   "%or_ln61_191 = or i1 %select_ln30_16, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1605 'or' 'or_ln61_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1606 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_190 = select i1 %or_ln61_191, i8 0, i8 %pixelWindow_mPixelWindow_val_178_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1606 'select' 'select_ln61_190' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_195)   --->   "%or_ln61_197 = or i1 %select_ln30_17, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1607 'or' 'or_ln61_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1608 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_195 = select i1 %or_ln61_197, i8 0, i8 %pixelWindow_mPixelWindow_val_182_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1608 'select' 'select_ln61_195' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_196)   --->   "%or_ln61_198 = or i1 %select_ln30_17, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1609 'or' 'or_ln61_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1610 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_196 = select i1 %or_ln61_198, i8 0, i8 %pixelWindow_mPixelWindow_val_183_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1610 'select' 'select_ln61_196' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_197)   --->   "%or_ln61_199 = or i1 %select_ln30_17, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1611 'or' 'or_ln61_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1612 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_197 = select i1 %or_ln61_199, i8 0, i8 %pixelWindow_mPixelWindow_val_184_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1612 'select' 'select_ln61_197' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_198)   --->   "%or_ln61_200 = or i1 %select_ln30_17, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1613 'or' 'or_ln61_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1614 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_198 = select i1 %or_ln61_200, i8 0, i8 %pixelWindow_mPixelWindow_val_185_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1614 'select' 'select_ln61_198' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_199)   --->   "%or_ln61_201 = or i1 %select_ln30_17, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1615 'or' 'or_ln61_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1616 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_199 = select i1 %or_ln61_201, i8 0, i8 %pixelWindow_mPixelWindow_val_186_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1616 'select' 'select_ln61_199' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_200)   --->   "%or_ln61_202 = or i1 %select_ln30_17, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1617 'or' 'or_ln61_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1618 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_200 = select i1 %or_ln61_202, i8 0, i8 %pixelWindow_mPixelWindow_val_187_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1618 'select' 'select_ln61_200' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_201)   --->   "%or_ln61_203 = or i1 %select_ln30_17, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1619 'or' 'or_ln61_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1620 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_201 = select i1 %or_ln61_203, i8 0, i8 %pixelWindow_mPixelWindow_val_188_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1620 'select' 'select_ln61_201' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_202)   --->   "%or_ln61_204 = or i1 %select_ln30_17, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1621 'or' 'or_ln61_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1622 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_202 = select i1 %or_ln61_204, i8 0, i8 %pixelWindow_mPixelWindow_val_189_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1622 'select' 'select_ln61_202' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_203)   --->   "%or_ln61_205 = or i1 %select_ln30_17, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1623 'or' 'or_ln61_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1624 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_203 = select i1 %or_ln61_205, i8 0, i8 %pixelWindow_mPixelWindow_val_190_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1624 'select' 'select_ln61_203' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_204)   --->   "%or_ln61_206 = or i1 %select_ln30_17, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1625 'or' 'or_ln61_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1626 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_204 = select i1 %or_ln61_206, i8 0, i8 %pixelWindow_mPixelWindow_val_191_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1626 'select' 'select_ln61_204' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_205)   --->   "%or_ln61_207 = or i1 %select_ln30_17, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1627 'or' 'or_ln61_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1628 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_205 = select i1 %or_ln61_207, i8 0, i8 %pixelWindow_mPixelWindow_val_192_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1628 'select' 'select_ln61_205' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i8 %select_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1629 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1630 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_203)   --->   "%mul_ln43 = mul i24 %coeffs_16_cast_i_cast, i24 %zext_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1630 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1631 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i24 %coeffs_17_cast_i_cast, i24 %zext_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1631 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i8 %select_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1632 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1633 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_200)   --->   "%mul_ln43_3 = mul i24 %coeffs_19_cast_i_cast, i24 %zext_ln43_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1633 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1634 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_4 = mul i24 %coeffs_20_cast_i_cast, i24 %zext_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1634 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i8 %select_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1635 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1636 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_198)   --->   "%mul_ln43_6 = mul i24 %coeffs_22_cast_i_cast, i24 %zext_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1636 'mul' 'mul_ln43_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1637 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_7 = mul i24 %coeffs_23_cast_i_cast, i24 %zext_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1637 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i8 %select_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1638 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1639 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_193)   --->   "%mul_ln43_9 = mul i24 %coeffs_25_cast_i_cast, i24 %zext_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1639 'mul' 'mul_ln43_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1640 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_10 = mul i24 %coeffs_26_cast_i_cast, i24 %zext_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1640 'mul' 'mul_ln43_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i8 %select_ln61_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1641 'zext' 'zext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1642 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_191)   --->   "%mul_ln43_12 = mul i24 %coeffs_28_cast_i_cast, i24 %zext_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1642 'mul' 'mul_ln43_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1643 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_13 = mul i24 %coeffs_29_cast_i_cast, i24 %zext_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1643 'mul' 'mul_ln43_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1644 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_14 = mul i24 %coeffs_30_cast_i_cast, i24 %zext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1644 'mul' 'mul_ln43_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln43_17 = zext i8 %select_ln61_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1645 'zext' 'zext_ln43_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1646 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_188)   --->   "%mul_ln43_16 = mul i24 %coeffs_32_cast_i_cast, i24 %zext_ln43_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1646 'mul' 'mul_ln43_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1647 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_17 = mul i24 %coeffs_33_cast_i_cast, i24 %zext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1647 'mul' 'mul_ln43_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln43_20 = zext i8 %select_ln61_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1648 'zext' 'zext_ln43_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1649 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_186)   --->   "%mul_ln43_19 = mul i24 %coeffs_35_cast_i_cast, i24 %zext_ln43_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1649 'mul' 'mul_ln43_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1650 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_20 = mul i24 %coeffs_36_cast_i_cast, i24 %zext_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1650 'mul' 'mul_ln43_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln43_23 = zext i8 %select_ln61_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1651 'zext' 'zext_ln43_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1652 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_182)   --->   "%mul_ln43_22 = mul i24 %coeffs_38_cast_i_cast, i24 %zext_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1652 'mul' 'mul_ln43_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1653 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_23 = mul i24 %coeffs_39_cast_i_cast, i24 %zext_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1653 'mul' 'mul_ln43_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln43_26 = zext i8 %select_ln61_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1654 'zext' 'zext_ln43_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1655 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_180)   --->   "%mul_ln43_25 = mul i24 %coeffs_41_cast_i_cast, i24 %zext_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1655 'mul' 'mul_ln43_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1656 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_26 = mul i24 %coeffs_42_cast_i_cast, i24 %zext_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1656 'mul' 'mul_ln43_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln43_29 = zext i8 %select_ln61_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1657 'zext' 'zext_ln43_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1658 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_205)   --->   "%mul_ln43_28 = mul i24 %coeffs_44_cast_i_cast, i24 %zext_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1658 'mul' 'mul_ln43_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln43_30 = zext i8 %select_ln61_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1659 'zext' 'zext_ln43_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1660 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_177)   --->   "%mul_ln43_29 = mul i24 %coeffs_45_cast_i_cast, i24 %zext_ln43_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1660 'mul' 'mul_ln43_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1661 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_30 = mul i24 %coeffs_46_cast_i_cast, i24 %zext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1661 'mul' 'mul_ln43_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln43_33 = zext i8 %select_ln61_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1662 'zext' 'zext_ln43_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1663 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_175)   --->   "%mul_ln43_32 = mul i24 %coeffs_48_cast_i_cast, i24 %zext_ln43_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1663 'mul' 'mul_ln43_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1664 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_33 = mul i24 %coeffs_49_cast_i_cast, i24 %zext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1664 'mul' 'mul_ln43_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln43_36 = zext i8 %select_ln61_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1665 'zext' 'zext_ln43_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1666 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_169)   --->   "%mul_ln43_35 = mul i24 %coeffs_51_cast_i_cast, i24 %zext_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1666 'mul' 'mul_ln43_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1667 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_36 = mul i24 %coeffs_52_cast_i_cast, i24 %zext_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1667 'mul' 'mul_ln43_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln43_38 = zext i8 %select_ln61_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1668 'zext' 'zext_ln43_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1669 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_168)   --->   "%mul_ln43_37 = mul i24 %coeffs_53_cast_i_cast, i24 %zext_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1669 'mul' 'mul_ln43_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1670 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_38 = mul i24 %coeffs_54_cast_i_cast, i24 %zext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1670 'mul' 'mul_ln43_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln43_40 = zext i8 %select_ln61_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1671 'zext' 'zext_ln43_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1672 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_166)   --->   "%mul_ln43_39 = mul i24 %coeffs_55_cast_i_cast, i24 %zext_ln43_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1672 'mul' 'mul_ln43_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1673 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_40 = mul i24 %coeffs_56_cast_i_cast, i24 %zext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1673 'mul' 'mul_ln43_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln43_44 = zext i8 %select_ln61_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1674 'zext' 'zext_ln43_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1675 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_210)   --->   "%mul_ln43_43 = mul i24 %coeffs_59_cast_i_cast, i24 %zext_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1675 'mul' 'mul_ln43_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1676 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_58 = mul i24 %coeffs_74_cast_i_cast, i24 %zext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1676 'mul' 'mul_ln43_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1677 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_209)   --->   "%mul_ln43_73 = mul i24 %coeffs_89_cast_i_cast, i24 %zext_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1677 'mul' 'mul_ln43_73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln43_87 = zext i8 %select_ln61_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1678 'zext' 'zext_ln43_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1679 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_120)   --->   "%mul_ln43_86 = mul i24 %coeffs_102_cast_i_cast, i24 %zext_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1679 'mul' 'mul_ln43_86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1680 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_87 = mul i24 %coeffs_103_cast_i_cast, i24 %zext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1680 'mul' 'mul_ln43_87' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln43_89 = zext i8 %select_ln61_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1681 'zext' 'zext_ln43_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1682 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_212)   --->   "%mul_ln43_88 = mul i24 %coeffs_104_cast_i_cast, i24 %zext_ln43_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1682 'mul' 'mul_ln43_88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln43_92 = zext i8 %select_ln61_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1683 'zext' 'zext_ln43_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1684 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_91 = mul i24 %coeffs_107_cast_i_cast, i24 %zext_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1684 'mul' 'mul_ln43_91' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln43_94 = zext i8 %select_ln61_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1685 'zext' 'zext_ln43_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1686 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_93 = mul i24 %coeffs_109_cast_i_cast, i24 %zext_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1686 'mul' 'mul_ln43_93' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln43_96 = zext i8 %select_ln61_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1687 'zext' 'zext_ln43_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1688 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_95 = mul i24 %coeffs_111_cast_i_cast, i24 %zext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1688 'mul' 'mul_ln43_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln43_98 = zext i8 %select_ln61_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1689 'zext' 'zext_ln43_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1690 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_97 = mul i24 %coeffs_113_cast_i_cast, i24 %zext_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1690 'mul' 'mul_ln43_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln43_100 = zext i8 %select_ln61_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1691 'zext' 'zext_ln43_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1692 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_99 = mul i24 %coeffs_115_cast_i_cast, i24 %zext_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1692 'mul' 'mul_ln43_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln43_102 = zext i8 %select_ln61_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1693 'zext' 'zext_ln43_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1694 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_101 = mul i24 %coeffs_117_cast_i_cast, i24 %zext_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1694 'mul' 'mul_ln43_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1695 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_103 = mul i24 %coeffs_119_cast_i_cast, i24 %zext_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1695 'mul' 'mul_ln43_103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln43_105 = zext i8 %select_ln61_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1696 'zext' 'zext_ln43_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1697 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_104 = mul i24 %coeffs_120_cast_i_cast, i24 %zext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1697 'mul' 'mul_ln43_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln43_107 = zext i8 %select_ln61_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1698 'zext' 'zext_ln43_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1699 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_106 = mul i24 %coeffs_122_cast_i_cast, i24 %zext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1699 'mul' 'mul_ln43_106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln43_109 = zext i8 %select_ln61_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1700 'zext' 'zext_ln43_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1701 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_108 = mul i24 %coeffs_124_cast_i_cast, i24 %zext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1701 'mul' 'mul_ln43_108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln43_111 = zext i8 %select_ln61_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1702 'zext' 'zext_ln43_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1703 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_110 = mul i24 %coeffs_126_cast_i_cast, i24 %zext_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1703 'mul' 'mul_ln43_110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln43_113 = zext i8 %select_ln61_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1704 'zext' 'zext_ln43_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1705 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_112 = mul i24 %coeffs_128_cast_i_cast, i24 %zext_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1705 'mul' 'mul_ln43_112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln43_115 = zext i8 %select_ln61_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1706 'zext' 'zext_ln43_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1707 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_114 = mul i24 %coeffs_130_cast_i_cast, i24 %zext_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1707 'mul' 'mul_ln43_114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln43_117 = zext i8 %select_ln61_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1708 'zext' 'zext_ln43_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1709 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_116 = mul i24 %coeffs_132_cast_i_cast, i24 %zext_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1709 'mul' 'mul_ln43_116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1710 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_211)   --->   "%mul_ln43_118 = mul i24 %coeffs_134_cast_i_cast, i24 %zext_ln43_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1710 'mul' 'mul_ln43_118' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln43_120 = zext i8 %select_ln61_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1711 'zext' 'zext_ln43_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1712 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_119 = mul i24 %coeffs_135_cast_i_cast, i24 %zext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1712 'mul' 'mul_ln43_119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln43_122 = zext i8 %select_ln61_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1713 'zext' 'zext_ln43_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1714 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_121 = mul i24 %coeffs_137_cast_i_cast, i24 %zext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1714 'mul' 'mul_ln43_121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln43_124 = zext i8 %select_ln61_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1715 'zext' 'zext_ln43_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1716 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_123 = mul i24 %coeffs_139_cast_i_cast, i24 %zext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1716 'mul' 'mul_ln43_123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln43_126 = zext i8 %select_ln61_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1717 'zext' 'zext_ln43_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1718 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_125 = mul i24 %coeffs_141_cast_i_cast, i24 %zext_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1718 'mul' 'mul_ln43_125' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln43_128 = zext i8 %select_ln61_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1719 'zext' 'zext_ln43_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1720 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_127 = mul i24 %coeffs_143_cast_i_cast, i24 %zext_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1720 'mul' 'mul_ln43_127' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln43_130 = zext i8 %select_ln61_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1721 'zext' 'zext_ln43_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1722 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_129 = mul i24 %coeffs_145_cast_i_cast, i24 %zext_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1722 'mul' 'mul_ln43_129' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln43_132 = zext i8 %select_ln61_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1723 'zext' 'zext_ln43_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1724 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_131 = mul i24 %coeffs_147_cast_i_cast, i24 %zext_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1724 'mul' 'mul_ln43_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln43_134 = zext i8 %select_ln61_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1725 'zext' 'zext_ln43_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1726 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_215)   --->   "%mul_ln43_133 = mul i24 %coeffs_149_cast_i_cast, i24 %zext_ln43_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1726 'mul' 'mul_ln43_133' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln43_135 = zext i8 %select_ln61_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1727 'zext' 'zext_ln43_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1728 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_134 = mul i24 %coeffs_150_cast_i_cast, i24 %zext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1728 'mul' 'mul_ln43_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln43_137 = zext i8 %select_ln61_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1729 'zext' 'zext_ln43_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1730 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_136 = mul i24 %coeffs_152_cast_i_cast, i24 %zext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1730 'mul' 'mul_ln43_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln43_139 = zext i8 %select_ln61_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1731 'zext' 'zext_ln43_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1732 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_138 = mul i24 %coeffs_154_cast_i_cast, i24 %zext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1732 'mul' 'mul_ln43_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln43_141 = zext i8 %select_ln61_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1733 'zext' 'zext_ln43_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1734 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_140 = mul i24 %coeffs_156_cast_i_cast, i24 %zext_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1734 'mul' 'mul_ln43_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln43_143 = zext i8 %select_ln61_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1735 'zext' 'zext_ln43_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1736 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_142 = mul i24 %coeffs_158_cast_i_cast, i24 %zext_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1736 'mul' 'mul_ln43_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln43_145 = zext i8 %select_ln61_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1737 'zext' 'zext_ln43_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1738 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_144 = mul i24 %coeffs_160_cast_i_cast, i24 %zext_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1738 'mul' 'mul_ln43_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln43_147 = zext i8 %select_ln61_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1739 'zext' 'zext_ln43_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_146 = mul i24 %coeffs_162_cast_i_cast, i24 %zext_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1740 'mul' 'mul_ln43_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1741 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_148 = mul i24 %coeffs_164_cast_i_cast, i24 %zext_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1741 'mul' 'mul_ln43_148' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln43_157 = zext i8 %select_ln61_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1742 'zext' 'zext_ln43_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1743 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_156 = mul i24 %coeffs_172_cast_i_cast, i24 %zext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1743 'mul' 'mul_ln43_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1744 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_214)   --->   "%mul_ln43_163 = mul i24 %coeffs_179_cast_i_cast, i24 %zext_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1744 'mul' 'mul_ln43_163' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1745 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_178 = mul i24 %coeffs_194_cast_i_cast, i24 %zext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1745 'mul' 'mul_ln43_178' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln43_190 = zext i8 %select_ln61_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1746 'zext' 'zext_ln43_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1747 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_26)   --->   "%mul_ln43_189 = mul i24 %coeffs_205_cast_i_cast, i24 %zext_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1747 'mul' 'mul_ln43_189' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1748 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_190 = mul i24 %coeffs_206_cast_i_cast, i24 %zext_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1748 'mul' 'mul_ln43_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1749 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_216)   --->   "%mul_ln43_193 = mul i24 %coeffs_209_cast_i_cast, i24 %zext_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1749 'mul' 'mul_ln43_193' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln43_195 = zext i8 %select_ln61_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1750 'zext' 'zext_ln43_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1751 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_194 = mul i24 %coeffs_210_cast_i_cast, i24 %zext_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1751 'mul' 'mul_ln43_194' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln43_197 = zext i8 %select_ln61_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1752 'zext' 'zext_ln43_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1753 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_196 = mul i24 %coeffs_212_cast_i_cast, i24 %zext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1753 'mul' 'mul_ln43_196' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln43_199 = zext i8 %select_ln61_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1754 'zext' 'zext_ln43_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1755 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_198 = mul i24 %coeffs_214_cast_i_cast, i24 %zext_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1755 'mul' 'mul_ln43_198' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln43_201 = zext i8 %select_ln61_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1756 'zext' 'zext_ln43_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1757 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_200 = mul i24 %coeffs_216_cast_i_cast, i24 %zext_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1757 'mul' 'mul_ln43_200' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln43_203 = zext i8 %select_ln61_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1758 'zext' 'zext_ln43_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1759 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_202 = mul i24 %coeffs_218_cast_i_cast, i24 %zext_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1759 'mul' 'mul_ln43_202' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln43_205 = zext i8 %select_ln61_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1760 'zext' 'zext_ln43_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1761 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_204 = mul i24 %coeffs_220_cast_i_cast, i24 %zext_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1761 'mul' 'mul_ln43_204' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1762 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_11)   --->   "%mul_ln43_206 = mul i24 %coeffs_222_cast_i_cast, i24 %zext_ln43_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1762 'mul' 'mul_ln43_206' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1763 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_11)   --->   "%sext_ln43_210 = sext i24 %mul_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1763 'sext' 'sext_ln43_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1764 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_207 = mul i24 %coeffs_223_cast_i_cast, i24 %zext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1764 'mul' 'mul_ln43_207' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln43_211 = sext i24 %mul_ln43_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1765 'sext' 'sext_ln43_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1766 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_208 = mul i24 %coeffs_224_cast_i_cast, i24 %zext_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1766 'mul' 'mul_ln43_208' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1767 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_12)   --->   "%mul_ln43_209 = mul i24 %coeffs_14_cast_i_cast, i24 %zext_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1767 'mul' 'mul_ln43_209' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1768 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_10)   --->   "%mul_ln43_210 = mul i24 %coeffs_13_cast_i_cast, i24 %zext_ln43_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1768 'mul' 'mul_ln43_210' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1769 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_211 = mul i24 %coeffs_12_cast_i_cast, i24 %zext_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1769 'mul' 'mul_ln43_211' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln43_213 = zext i8 %select_ln61_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1770 'zext' 'zext_ln43_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1771 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_8)   --->   "%mul_ln43_212 = mul i24 %coeffs_11_cast_i_cast, i24 %zext_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1771 'mul' 'mul_ln43_212' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1772 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_213 = mul i24 %coeffs_10_cast_i_cast, i24 %zext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1772 'mul' 'mul_ln43_213' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln43_215 = zext i8 %select_ln61_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1773 'zext' 'zext_ln43_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1774 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_7)   --->   "%mul_ln43_214 = mul i24 %coeffs_9_cast_i_cast, i24 %zext_ln43_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1774 'mul' 'mul_ln43_214' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1775 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_4)   --->   "%mul_ln43_215 = mul i24 %coeffs_8_cast_i_cast, i24 %zext_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1775 'mul' 'mul_ln43_215' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1776 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_4)   --->   "%sext_ln43_218 = sext i24 %mul_ln43_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1776 'sext' 'sext_ln43_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1777 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_216 = mul i24 %coeffs_7_cast_i_cast, i24 %zext_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1777 'mul' 'mul_ln43_216' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln43_219 = sext i24 %mul_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1778 'sext' 'sext_ln43_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1779 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_5)   --->   "%mul_ln43_217 = mul i24 %coeffs_6_cast_i_cast, i24 %zext_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1779 'mul' 'mul_ln43_217' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1780 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_3)   --->   "%mul_ln43_218 = mul i24 %coeffs_5_cast_i_cast, i24 %zext_ln43_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1780 'mul' 'mul_ln43_218' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1781 [1/3] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_219 = mul i24 %coeffs_4_cast_i_cast, i24 %zext_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1781 'mul' 'mul_ln43_219' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1782 [1/1] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%sext_ln40_6 = sext i24 %mul_ln43_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1782 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1783 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_220 = mul i24 %coeffs_3_cast_i_cast, i24 %zext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1783 'mul' 'mul_ln43_220' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i24 %mul_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1784 'sext' 'sext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1785 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_221 = mul i24 %coeffs_2_cast_i_cast, i24 %zext_ln43_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1785 'mul' 'mul_ln43_221' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1786 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_1)   --->   "%sext_ln43_221 = sext i24 %mul_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1786 'sext' 'sext_ln43_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1787 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_222 = mul i24 %coeffs_1_cast_i_cast, i24 %zext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1787 'mul' 'mul_ln43_222' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln43_222 = sext i24 %mul_ln43_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1788 'sext' 'sext_ln43_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1789 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_217)   --->   "%mul_ln43_223 = mul i24 %sext_ln30_cast, i24 %zext_ln43_224" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1789 'mul' 'mul_ln43_223' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1790 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43 = add i25 %sext_ln40_7, i25 %sext_ln40_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1790 'add' 'add_ln43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1791 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_1 = add i25 %sext_ln43_222, i25 %sext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1791 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1792 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_4 = add i25 %sext_ln43_219, i25 %sext_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1792 'add' 'add_ln43_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1793 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_11 = add i25 %sext_ln43_211, i25 %sext_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1793 'add' 'add_ln43_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1794 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_206, i8 %pixelWindow_mPixelWindow_val_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1794 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1795 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_205, i8 %pixelWindow_mPixelWindow_val_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1795 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1796 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_204, i8 %pixelWindow_mPixelWindow_val_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1796 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1797 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_203, i8 %pixelWindow_mPixelWindow_val_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1797 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1798 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_202, i8 %pixelWindow_mPixelWindow_val_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1798 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1799 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_201, i8 %pixelWindow_mPixelWindow_val_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1799 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1800 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_200, i8 %pixelWindow_mPixelWindow_val_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1800 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1801 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_199, i8 %pixelWindow_mPixelWindow_val_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1801 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1802 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_198, i8 %pixelWindow_mPixelWindow_val_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1802 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1803 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_197, i8 %pixelWindow_mPixelWindow_val_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1803 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1804 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_196, i8 %pixelWindow_mPixelWindow_val_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1804 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1805 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_190, i8 %pixelWindow_mPixelWindow_val_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1805 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1806 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_163, i8 %pixelWindow_mPixelWindow_val_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1806 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1807 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_162, i8 %pixelWindow_mPixelWindow_val_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1807 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1808 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_161, i8 %pixelWindow_mPixelWindow_val_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1808 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1809 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_160, i8 %pixelWindow_mPixelWindow_val_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1809 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1810 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_159, i8 %pixelWindow_mPixelWindow_val_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1810 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1811 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_158, i8 %pixelWindow_mPixelWindow_val_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1811 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1812 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_157, i8 %pixelWindow_mPixelWindow_val_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1812 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1813 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_148, i8 %pixelWindow_mPixelWindow_val_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1813 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1814 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_147, i8 %pixelWindow_mPixelWindow_val_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1814 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1815 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_146, i8 %pixelWindow_mPixelWindow_val_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1815 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1816 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_145, i8 %pixelWindow_mPixelWindow_val_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1816 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1817 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_144, i8 %pixelWindow_mPixelWindow_val_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1817 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1818 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_143, i8 %pixelWindow_mPixelWindow_val_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1818 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1819 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_142, i8 %pixelWindow_mPixelWindow_val_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1819 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1820 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_141, i8 %pixelWindow_mPixelWindow_val_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1820 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1821 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_140, i8 %pixelWindow_mPixelWindow_val_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1821 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1822 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_139, i8 %pixelWindow_mPixelWindow_val_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1822 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1823 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_138, i8 %pixelWindow_mPixelWindow_val_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1823 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1824 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_137, i8 %pixelWindow_mPixelWindow_val_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1824 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1825 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_136, i8 %pixelWindow_mPixelWindow_val_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1825 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1826 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_134, i8 %pixelWindow_mPixelWindow_val_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1826 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1827 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_133, i8 %pixelWindow_mPixelWindow_val_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1827 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1828 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_132, i8 %pixelWindow_mPixelWindow_val_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1828 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1829 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_131, i8 %pixelWindow_mPixelWindow_val_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1829 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1830 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_130, i8 %pixelWindow_mPixelWindow_val_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1830 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1831 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_129, i8 %pixelWindow_mPixelWindow_val_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1831 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1832 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_128, i8 %pixelWindow_mPixelWindow_val_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1832 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1833 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_127, i8 %pixelWindow_mPixelWindow_val_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1833 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1834 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_126, i8 %pixelWindow_mPixelWindow_val_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1834 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1835 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_125, i8 %pixelWindow_mPixelWindow_val_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1835 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1836 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_124, i8 %pixelWindow_mPixelWindow_val_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1836 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1837 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_123, i8 %pixelWindow_mPixelWindow_val_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1837 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1838 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_122, i8 %pixelWindow_mPixelWindow_val_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1838 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1839 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_121, i8 %pixelWindow_mPixelWindow_val_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1839 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1840 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_118, i8 %pixelWindow_mPixelWindow_val_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1840 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1841 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_117, i8 %pixelWindow_mPixelWindow_val_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1841 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1842 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_116, i8 %pixelWindow_mPixelWindow_val_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1842 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1843 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_115, i8 %pixelWindow_mPixelWindow_val_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1843 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1844 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_114, i8 %pixelWindow_mPixelWindow_val_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1844 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1845 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_113, i8 %pixelWindow_mPixelWindow_val_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1845 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1846 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_112, i8 %pixelWindow_mPixelWindow_val_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1846 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1847 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_111, i8 %pixelWindow_mPixelWindow_val_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1847 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1848 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_110, i8 %pixelWindow_mPixelWindow_val_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1848 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1849 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_109, i8 %pixelWindow_mPixelWindow_val_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1849 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1850 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_108, i8 %pixelWindow_mPixelWindow_val_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1850 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1851 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_107, i8 %pixelWindow_mPixelWindow_val_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1851 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1852 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_106, i8 %pixelWindow_mPixelWindow_val_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1852 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1853 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_104, i8 %pixelWindow_mPixelWindow_val_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1853 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1854 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_103, i8 %pixelWindow_mPixelWindow_val_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1854 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1855 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_102, i8 %pixelWindow_mPixelWindow_val_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1855 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1856 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_101, i8 %pixelWindow_mPixelWindow_val_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1856 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1857 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_100, i8 %pixelWindow_mPixelWindow_val_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1857 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1858 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_99, i8 %pixelWindow_mPixelWindow_val_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1858 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1859 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_98, i8 %pixelWindow_mPixelWindow_val_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1859 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1860 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_97, i8 %pixelWindow_mPixelWindow_val_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1860 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1861 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_96, i8 %pixelWindow_mPixelWindow_val_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1861 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1862 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_95, i8 %pixelWindow_mPixelWindow_val_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1862 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1863 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_94, i8 %pixelWindow_mPixelWindow_val_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1863 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1864 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_93, i8 %pixelWindow_mPixelWindow_val_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1864 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1865 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_92, i8 %pixelWindow_mPixelWindow_val_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1865 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1866 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_87, i8 %pixelWindow_mPixelWindow_val_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1866 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1867 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_1, i8 %pixelWindow_mPixelWindow_val" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1867 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.12>
ST_7 : Operation 1868 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_84_load = load i8 %pixelWindow_mPixelWindow_val_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1868 'load' 'pixelWindow_mPixelWindow_val_84_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1869 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_145_load = load i8 %pixelWindow_mPixelWindow_val_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1869 'load' 'pixelWindow_mPixelWindow_val_145_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1870 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_154_load = load i8 %pixelWindow_mPixelWindow_val_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1870 'load' 'pixelWindow_mPixelWindow_val_154_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1871 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_155_load = load i8 %pixelWindow_mPixelWindow_val_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1871 'load' 'pixelWindow_mPixelWindow_val_155_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1872 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_156_load = load i8 %pixelWindow_mPixelWindow_val_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1872 'load' 'pixelWindow_mPixelWindow_val_156_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1873 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_157_load = load i8 %pixelWindow_mPixelWindow_val_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1873 'load' 'pixelWindow_mPixelWindow_val_157_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1874 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_158_load = load i8 %pixelWindow_mPixelWindow_val_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1874 'load' 'pixelWindow_mPixelWindow_val_158_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1875 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_159_load = load i8 %pixelWindow_mPixelWindow_val_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1875 'load' 'pixelWindow_mPixelWindow_val_159_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1876 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_160_load = load i8 %pixelWindow_mPixelWindow_val_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1876 'load' 'pixelWindow_mPixelWindow_val_160_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1877 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_161_load = load i8 %pixelWindow_mPixelWindow_val_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1877 'load' 'pixelWindow_mPixelWindow_val_161_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1878 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_162_load = load i8 %pixelWindow_mPixelWindow_val_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1878 'load' 'pixelWindow_mPixelWindow_val_162_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1879 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_163_load = load i8 %pixelWindow_mPixelWindow_val_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1879 'load' 'pixelWindow_mPixelWindow_val_163_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1880 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_164_load = load i8 %pixelWindow_mPixelWindow_val_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1880 'load' 'pixelWindow_mPixelWindow_val_164_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1881 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_165_load = load i8 %pixelWindow_mPixelWindow_val_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1881 'load' 'pixelWindow_mPixelWindow_val_165_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1882 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_166_load = load i8 %pixelWindow_mPixelWindow_val_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1882 'load' 'pixelWindow_mPixelWindow_val_166_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1883 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_168_load = load i8 %pixelWindow_mPixelWindow_val_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1883 'load' 'pixelWindow_mPixelWindow_val_168_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1884 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_169_load = load i8 %pixelWindow_mPixelWindow_val_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1884 'load' 'pixelWindow_mPixelWindow_val_169_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1885 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_170_load = load i8 %pixelWindow_mPixelWindow_val_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1885 'load' 'pixelWindow_mPixelWindow_val_170_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1886 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_171_load = load i8 %pixelWindow_mPixelWindow_val_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1886 'load' 'pixelWindow_mPixelWindow_val_171_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1887 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_172_load = load i8 %pixelWindow_mPixelWindow_val_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1887 'load' 'pixelWindow_mPixelWindow_val_172_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1888 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_173_load = load i8 %pixelWindow_mPixelWindow_val_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1888 'load' 'pixelWindow_mPixelWindow_val_173_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1889 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_174_load = load i8 %pixelWindow_mPixelWindow_val_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1889 'load' 'pixelWindow_mPixelWindow_val_174_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1890 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_175_load = load i8 %pixelWindow_mPixelWindow_val_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1890 'load' 'pixelWindow_mPixelWindow_val_175_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1891 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_176_load = load i8 %pixelWindow_mPixelWindow_val_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1891 'load' 'pixelWindow_mPixelWindow_val_176_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_90)   --->   "%or_ln61_91 = or i1 %select_ln30_10, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1892 'or' 'or_ln61_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1893 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_90 = select i1 %or_ln61_91, i8 0, i8 %pixelWindow_mPixelWindow_val_84_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1893 'select' 'select_ln61_90' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_155)   --->   "%or_ln61_156 = or i1 %select_ln30_14, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1894 'or' 'or_ln61_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1895 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_155 = select i1 %or_ln61_156, i8 0, i8 %pixelWindow_mPixelWindow_val_145_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1895 'select' 'select_ln61_155' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_156)   --->   "%or_ln61_157 = or i1 %select_ln30_14, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1896 'or' 'or_ln61_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1897 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_156 = select i1 %or_ln61_157, i8 0, i8 %pixelWindow_mPixelWindow_val_146_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1897 'select' 'select_ln61_156' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_165)   --->   "%or_ln61_166 = or i1 %select_ln30_15, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1898 'or' 'or_ln61_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1899 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_165 = select i1 %or_ln61_166, i8 0, i8 %pixelWindow_mPixelWindow_val_154_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1899 'select' 'select_ln61_165' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_166)   --->   "%or_ln61_167 = or i1 %select_ln30_15, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1900 'or' 'or_ln61_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1901 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_166 = select i1 %or_ln61_167, i8 0, i8 %pixelWindow_mPixelWindow_val_155_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1901 'select' 'select_ln61_166' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_167)   --->   "%or_ln61_168 = or i1 %select_ln30_15, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1902 'or' 'or_ln61_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1903 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_167 = select i1 %or_ln61_168, i8 0, i8 %pixelWindow_mPixelWindow_val_156_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1903 'select' 'select_ln61_167' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_168)   --->   "%or_ln61_169 = or i1 %select_ln30_15, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1904 'or' 'or_ln61_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1905 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_168 = select i1 %or_ln61_169, i8 0, i8 %pixelWindow_mPixelWindow_val_157_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1905 'select' 'select_ln61_168' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_169)   --->   "%or_ln61_170 = or i1 %select_ln30_15, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1906 'or' 'or_ln61_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1907 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_169 = select i1 %or_ln61_170, i8 0, i8 %pixelWindow_mPixelWindow_val_158_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1907 'select' 'select_ln61_169' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_170)   --->   "%or_ln61_171 = or i1 %select_ln30_15, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1908 'or' 'or_ln61_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1909 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_170 = select i1 %or_ln61_171, i8 0, i8 %pixelWindow_mPixelWindow_val_159_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1909 'select' 'select_ln61_170' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_171)   --->   "%or_ln61_172 = or i1 %select_ln30_15, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1910 'or' 'or_ln61_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1911 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_171 = select i1 %or_ln61_172, i8 0, i8 %pixelWindow_mPixelWindow_val_160_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1911 'select' 'select_ln61_171' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_172)   --->   "%or_ln61_173 = or i1 %select_ln30_15, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1912 'or' 'or_ln61_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1913 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_172 = select i1 %or_ln61_173, i8 0, i8 %pixelWindow_mPixelWindow_val_161_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1913 'select' 'select_ln61_172' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_173)   --->   "%or_ln61_174 = or i1 %select_ln30_15, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1914 'or' 'or_ln61_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1915 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_173 = select i1 %or_ln61_174, i8 0, i8 %pixelWindow_mPixelWindow_val_162_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1915 'select' 'select_ln61_173' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_174)   --->   "%or_ln61_175 = or i1 %select_ln30_15, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1916 'or' 'or_ln61_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1917 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_174 = select i1 %or_ln61_175, i8 0, i8 %pixelWindow_mPixelWindow_val_163_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1917 'select' 'select_ln61_174' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_175)   --->   "%or_ln61_176 = or i1 %select_ln30_15, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1918 'or' 'or_ln61_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1919 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_175 = select i1 %or_ln61_176, i8 0, i8 %pixelWindow_mPixelWindow_val_164_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1919 'select' 'select_ln61_175' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_176)   --->   "%or_ln61_177 = or i1 %select_ln30_15, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1920 'or' 'or_ln61_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1921 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_176 = select i1 %or_ln61_177, i8 0, i8 %pixelWindow_mPixelWindow_val_165_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1921 'select' 'select_ln61_176' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_177)   --->   "%or_ln61_178 = or i1 %select_ln30_15, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1922 'or' 'or_ln61_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1923 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_177 = select i1 %or_ln61_178, i8 0, i8 %pixelWindow_mPixelWindow_val_166_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1923 'select' 'select_ln61_177' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_180)   --->   "%or_ln61_181 = or i1 %select_ln30_16, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1924 'or' 'or_ln61_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1925 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_180 = select i1 %or_ln61_181, i8 0, i8 %pixelWindow_mPixelWindow_val_168_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1925 'select' 'select_ln61_180' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_181)   --->   "%or_ln61_182 = or i1 %select_ln30_16, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1926 'or' 'or_ln61_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1927 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_181 = select i1 %or_ln61_182, i8 0, i8 %pixelWindow_mPixelWindow_val_169_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1927 'select' 'select_ln61_181' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_182)   --->   "%or_ln61_183 = or i1 %select_ln30_16, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1928 'or' 'or_ln61_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1929 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_182 = select i1 %or_ln61_183, i8 0, i8 %pixelWindow_mPixelWindow_val_170_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1929 'select' 'select_ln61_182' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_183)   --->   "%or_ln61_184 = or i1 %select_ln30_16, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1930 'or' 'or_ln61_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1931 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_183 = select i1 %or_ln61_184, i8 0, i8 %pixelWindow_mPixelWindow_val_171_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1931 'select' 'select_ln61_183' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_184)   --->   "%or_ln61_185 = or i1 %select_ln30_16, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1932 'or' 'or_ln61_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1933 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_184 = select i1 %or_ln61_185, i8 0, i8 %pixelWindow_mPixelWindow_val_172_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1933 'select' 'select_ln61_184' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_185)   --->   "%or_ln61_186 = or i1 %select_ln30_16, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1934 'or' 'or_ln61_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1935 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_185 = select i1 %or_ln61_186, i8 0, i8 %pixelWindow_mPixelWindow_val_173_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1935 'select' 'select_ln61_185' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_186)   --->   "%or_ln61_187 = or i1 %select_ln30_16, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1936 'or' 'or_ln61_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1937 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_186 = select i1 %or_ln61_187, i8 0, i8 %pixelWindow_mPixelWindow_val_174_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1937 'select' 'select_ln61_186' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_187)   --->   "%or_ln61_188 = or i1 %select_ln30_16, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1938 'or' 'or_ln61_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1939 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_187 = select i1 %or_ln61_188, i8 0, i8 %pixelWindow_mPixelWindow_val_175_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1939 'select' 'select_ln61_187' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_188)   --->   "%or_ln61_189 = or i1 %select_ln30_16, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1940 'or' 'or_ln61_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1941 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_188 = select i1 %or_ln61_189, i8 0, i8 %pixelWindow_mPixelWindow_val_176_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 1941 'select' 'select_ln61_188' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %select_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1942 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1943 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_206)   --->   "%sum = mul i24 %coeffs_15_cast_i_cast, i24 %zext_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1943 'mul' 'sum' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1944 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_203)   --->   "%mul_ln43 = mul i24 %coeffs_16_cast_i_cast, i24 %zext_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1944 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1945 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i24 %coeffs_17_cast_i_cast, i24 %zext_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1945 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i8 %select_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1946 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1947 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_204)   --->   "%mul_ln43_2 = mul i24 %coeffs_18_cast_i_cast, i24 %zext_ln43_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1947 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1948 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_200)   --->   "%mul_ln43_3 = mul i24 %coeffs_19_cast_i_cast, i24 %zext_ln43_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1948 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1949 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_4 = mul i24 %coeffs_20_cast_i_cast, i24 %zext_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1949 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i8 %select_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1950 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1951 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_201)   --->   "%mul_ln43_5 = mul i24 %coeffs_21_cast_i_cast, i24 %zext_ln43_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1951 'mul' 'mul_ln43_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1952 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_198)   --->   "%mul_ln43_6 = mul i24 %coeffs_22_cast_i_cast, i24 %zext_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1952 'mul' 'mul_ln43_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1953 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_7 = mul i24 %coeffs_23_cast_i_cast, i24 %zext_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1953 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i8 %select_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1954 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1955 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_199)   --->   "%mul_ln43_8 = mul i24 %coeffs_24_cast_i_cast, i24 %zext_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1955 'mul' 'mul_ln43_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1956 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_193)   --->   "%mul_ln43_9 = mul i24 %coeffs_25_cast_i_cast, i24 %zext_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1956 'mul' 'mul_ln43_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1957 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_10 = mul i24 %coeffs_26_cast_i_cast, i24 %zext_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1957 'mul' 'mul_ln43_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i8 %select_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1958 'zext' 'zext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1959 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_194)   --->   "%mul_ln43_11 = mul i24 %coeffs_27_cast_i_cast, i24 %zext_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1959 'mul' 'mul_ln43_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1960 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_191)   --->   "%mul_ln43_12 = mul i24 %coeffs_28_cast_i_cast, i24 %zext_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1960 'mul' 'mul_ln43_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1961 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_13 = mul i24 %coeffs_29_cast_i_cast, i24 %zext_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1961 'mul' 'mul_ln43_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1962 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_14 = mul i24 %coeffs_30_cast_i_cast, i24 %zext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1962 'mul' 'mul_ln43_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i8 %select_ln61_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1963 'zext' 'zext_ln43_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1964 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_192)   --->   "%mul_ln43_15 = mul i24 %coeffs_31_cast_i_cast, i24 %zext_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1964 'mul' 'mul_ln43_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1965 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_188)   --->   "%mul_ln43_16 = mul i24 %coeffs_32_cast_i_cast, i24 %zext_ln43_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1965 'mul' 'mul_ln43_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1966 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_17 = mul i24 %coeffs_33_cast_i_cast, i24 %zext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1966 'mul' 'mul_ln43_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln43_19 = zext i8 %select_ln61_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1967 'zext' 'zext_ln43_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1968 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_189)   --->   "%mul_ln43_18 = mul i24 %coeffs_34_cast_i_cast, i24 %zext_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1968 'mul' 'mul_ln43_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1969 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_186)   --->   "%mul_ln43_19 = mul i24 %coeffs_35_cast_i_cast, i24 %zext_ln43_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1969 'mul' 'mul_ln43_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1970 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_20 = mul i24 %coeffs_36_cast_i_cast, i24 %zext_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1970 'mul' 'mul_ln43_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln43_22 = zext i8 %select_ln61_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1971 'zext' 'zext_ln43_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1972 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_187)   --->   "%mul_ln43_21 = mul i24 %coeffs_37_cast_i_cast, i24 %zext_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1972 'mul' 'mul_ln43_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1973 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_182)   --->   "%mul_ln43_22 = mul i24 %coeffs_38_cast_i_cast, i24 %zext_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1973 'mul' 'mul_ln43_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1974 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_23 = mul i24 %coeffs_39_cast_i_cast, i24 %zext_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1974 'mul' 'mul_ln43_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln43_25 = zext i8 %select_ln61_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1975 'zext' 'zext_ln43_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1976 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_183)   --->   "%mul_ln43_24 = mul i24 %coeffs_40_cast_i_cast, i24 %zext_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1976 'mul' 'mul_ln43_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1977 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_180)   --->   "%mul_ln43_25 = mul i24 %coeffs_41_cast_i_cast, i24 %zext_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1977 'mul' 'mul_ln43_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1978 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_26 = mul i24 %coeffs_42_cast_i_cast, i24 %zext_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1978 'mul' 'mul_ln43_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln43_28 = zext i8 %select_ln61_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1979 'zext' 'zext_ln43_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1980 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_181)   --->   "%mul_ln43_27 = mul i24 %coeffs_43_cast_i_cast, i24 %zext_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1980 'mul' 'mul_ln43_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1981 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_205)   --->   "%mul_ln43_28 = mul i24 %coeffs_44_cast_i_cast, i24 %zext_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1981 'mul' 'mul_ln43_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1982 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_177)   --->   "%mul_ln43_29 = mul i24 %coeffs_45_cast_i_cast, i24 %zext_ln43_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1982 'mul' 'mul_ln43_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1983 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_30 = mul i24 %coeffs_46_cast_i_cast, i24 %zext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1983 'mul' 'mul_ln43_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln43_32 = zext i8 %select_ln61_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1984 'zext' 'zext_ln43_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1985 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_178)   --->   "%mul_ln43_31 = mul i24 %coeffs_47_cast_i_cast, i24 %zext_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1985 'mul' 'mul_ln43_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1986 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_175)   --->   "%mul_ln43_32 = mul i24 %coeffs_48_cast_i_cast, i24 %zext_ln43_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1986 'mul' 'mul_ln43_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1987 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_33 = mul i24 %coeffs_49_cast_i_cast, i24 %zext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1987 'mul' 'mul_ln43_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln43_35 = zext i8 %select_ln61_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1988 'zext' 'zext_ln43_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1989 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_176)   --->   "%mul_ln43_34 = mul i24 %coeffs_50_cast_i_cast, i24 %zext_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1989 'mul' 'mul_ln43_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1990 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_169)   --->   "%mul_ln43_35 = mul i24 %coeffs_51_cast_i_cast, i24 %zext_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1990 'mul' 'mul_ln43_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1991 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_36 = mul i24 %coeffs_52_cast_i_cast, i24 %zext_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1991 'mul' 'mul_ln43_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1992 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_168)   --->   "%mul_ln43_37 = mul i24 %coeffs_53_cast_i_cast, i24 %zext_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1992 'mul' 'mul_ln43_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1993 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_38 = mul i24 %coeffs_54_cast_i_cast, i24 %zext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1993 'mul' 'mul_ln43_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1994 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_166)   --->   "%mul_ln43_39 = mul i24 %coeffs_55_cast_i_cast, i24 %zext_ln43_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1994 'mul' 'mul_ln43_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1995 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_40 = mul i24 %coeffs_56_cast_i_cast, i24 %zext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1995 'mul' 'mul_ln43_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln43_42 = zext i8 %select_ln61_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1996 'zext' 'zext_ln43_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1997 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_167)   --->   "%mul_ln43_41 = mul i24 %coeffs_57_cast_i_cast, i24 %zext_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1997 'mul' 'mul_ln43_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1998 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_210)   --->   "%mul_ln43_43 = mul i24 %coeffs_59_cast_i_cast, i24 %zext_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1998 'mul' 'mul_ln43_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1999 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_58 = mul i24 %coeffs_74_cast_i_cast, i24 %zext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 1999 'mul' 'mul_ln43_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln43_65 = sext i24 %mul_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2000 'sext' 'sext_ln43_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2001 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_209)   --->   "%mul_ln43_73 = mul i24 %coeffs_89_cast_i_cast, i24 %zext_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2001 'mul' 'mul_ln43_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2002 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_209)   --->   "%sext_ln43_80 = sext i24 %mul_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2002 'sext' 'sext_ln43_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2003 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_120)   --->   "%mul_ln43_86 = mul i24 %coeffs_102_cast_i_cast, i24 %zext_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2003 'mul' 'mul_ln43_86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2004 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_87 = mul i24 %coeffs_103_cast_i_cast, i24 %zext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2004 'mul' 'mul_ln43_87' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2005 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_212)   --->   "%mul_ln43_88 = mul i24 %coeffs_104_cast_i_cast, i24 %zext_ln43_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2005 'mul' 'mul_ln43_88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln43_90 = zext i8 %select_ln61_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2006 'zext' 'zext_ln43_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2007 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_121)   --->   "%mul_ln43_89 = mul i24 %coeffs_105_cast_i_cast, i24 %zext_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2007 'mul' 'mul_ln43_89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln43_91 = zext i8 %select_ln61_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2008 'zext' 'zext_ln43_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2009 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_119)   --->   "%mul_ln43_90 = mul i24 %coeffs_106_cast_i_cast, i24 %zext_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2009 'mul' 'mul_ln43_90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2010 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_91 = mul i24 %coeffs_107_cast_i_cast, i24 %zext_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2010 'mul' 'mul_ln43_91' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln43_93 = zext i8 %select_ln61_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2011 'zext' 'zext_ln43_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2012 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_117)   --->   "%mul_ln43_92 = mul i24 %coeffs_108_cast_i_cast, i24 %zext_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2012 'mul' 'mul_ln43_92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2013 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_93 = mul i24 %coeffs_109_cast_i_cast, i24 %zext_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2013 'mul' 'mul_ln43_93' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln43_95 = zext i8 %select_ln61_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2014 'zext' 'zext_ln43_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2015 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_116)   --->   "%mul_ln43_94 = mul i24 %coeffs_110_cast_i_cast, i24 %zext_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2015 'mul' 'mul_ln43_94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2016 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_95 = mul i24 %coeffs_111_cast_i_cast, i24 %zext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2016 'mul' 'mul_ln43_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln43_97 = zext i8 %select_ln61_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2017 'zext' 'zext_ln43_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2018 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_113)   --->   "%mul_ln43_96 = mul i24 %coeffs_112_cast_i_cast, i24 %zext_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2018 'mul' 'mul_ln43_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2019 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_97 = mul i24 %coeffs_113_cast_i_cast, i24 %zext_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2019 'mul' 'mul_ln43_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln43_99 = zext i8 %select_ln61_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2020 'zext' 'zext_ln43_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2021 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_112)   --->   "%mul_ln43_98 = mul i24 %coeffs_114_cast_i_cast, i24 %zext_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2021 'mul' 'mul_ln43_98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2022 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_99 = mul i24 %coeffs_115_cast_i_cast, i24 %zext_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2022 'mul' 'mul_ln43_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln43_101 = zext i8 %select_ln61_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2023 'zext' 'zext_ln43_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2024 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_110)   --->   "%mul_ln43_100 = mul i24 %coeffs_116_cast_i_cast, i24 %zext_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2024 'mul' 'mul_ln43_100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2025 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_101 = mul i24 %coeffs_117_cast_i_cast, i24 %zext_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2025 'mul' 'mul_ln43_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln43_103 = zext i8 %select_ln61_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2026 'zext' 'zext_ln43_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2027 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_109)   --->   "%mul_ln43_102 = mul i24 %coeffs_118_cast_i_cast, i24 %zext_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2027 'mul' 'mul_ln43_102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2028 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_103 = mul i24 %coeffs_119_cast_i_cast, i24 %zext_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2028 'mul' 'mul_ln43_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln43_110 = sext i24 %mul_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2029 'sext' 'sext_ln43_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2030 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_104 = mul i24 %coeffs_120_cast_i_cast, i24 %zext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2030 'mul' 'mul_ln43_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln43_106 = zext i8 %select_ln61_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2031 'zext' 'zext_ln43_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2032 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_105)   --->   "%mul_ln43_105 = mul i24 %coeffs_121_cast_i_cast, i24 %zext_ln43_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2032 'mul' 'mul_ln43_105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2033 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_106 = mul i24 %coeffs_122_cast_i_cast, i24 %zext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2033 'mul' 'mul_ln43_106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln43_108 = zext i8 %select_ln61_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2034 'zext' 'zext_ln43_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2035 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_104)   --->   "%mul_ln43_107 = mul i24 %coeffs_123_cast_i_cast, i24 %zext_ln43_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2035 'mul' 'mul_ln43_107' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2036 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_108 = mul i24 %coeffs_124_cast_i_cast, i24 %zext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2036 'mul' 'mul_ln43_108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln43_110 = zext i8 %select_ln61_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2037 'zext' 'zext_ln43_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2038 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_102)   --->   "%mul_ln43_109 = mul i24 %coeffs_125_cast_i_cast, i24 %zext_ln43_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2038 'mul' 'mul_ln43_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2039 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_110 = mul i24 %coeffs_126_cast_i_cast, i24 %zext_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2039 'mul' 'mul_ln43_110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln43_112 = zext i8 %select_ln61_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2040 'zext' 'zext_ln43_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2041 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_101)   --->   "%mul_ln43_111 = mul i24 %coeffs_127_cast_i_cast, i24 %zext_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2041 'mul' 'mul_ln43_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2042 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_112 = mul i24 %coeffs_128_cast_i_cast, i24 %zext_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2042 'mul' 'mul_ln43_112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln43_114 = zext i8 %select_ln61_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2043 'zext' 'zext_ln43_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2044 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_98)   --->   "%mul_ln43_113 = mul i24 %coeffs_129_cast_i_cast, i24 %zext_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2044 'mul' 'mul_ln43_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2045 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_114 = mul i24 %coeffs_130_cast_i_cast, i24 %zext_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2045 'mul' 'mul_ln43_114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln43_116 = zext i8 %select_ln61_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2046 'zext' 'zext_ln43_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2047 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_97)   --->   "%mul_ln43_115 = mul i24 %coeffs_131_cast_i_cast, i24 %zext_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2047 'mul' 'mul_ln43_115' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2048 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_116 = mul i24 %coeffs_132_cast_i_cast, i24 %zext_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2048 'mul' 'mul_ln43_116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln43_118 = zext i8 %select_ln61_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2049 'zext' 'zext_ln43_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2050 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_95)   --->   "%mul_ln43_117 = mul i24 %coeffs_133_cast_i_cast, i24 %zext_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2050 'mul' 'mul_ln43_117' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2051 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_211)   --->   "%mul_ln43_118 = mul i24 %coeffs_134_cast_i_cast, i24 %zext_ln43_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2051 'mul' 'mul_ln43_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2052 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_211)   --->   "%sext_ln43_125 = sext i24 %mul_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2052 'sext' 'sext_ln43_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2053 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_119 = mul i24 %coeffs_135_cast_i_cast, i24 %zext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2053 'mul' 'mul_ln43_119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln43_121 = zext i8 %select_ln61_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2054 'zext' 'zext_ln43_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2055 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_94)   --->   "%mul_ln43_120 = mul i24 %coeffs_136_cast_i_cast, i24 %zext_ln43_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2055 'mul' 'mul_ln43_120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2056 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_121 = mul i24 %coeffs_137_cast_i_cast, i24 %zext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2056 'mul' 'mul_ln43_121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln43_123 = zext i8 %select_ln61_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2057 'zext' 'zext_ln43_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2058 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_89)   --->   "%mul_ln43_122 = mul i24 %coeffs_138_cast_i_cast, i24 %zext_ln43_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2058 'mul' 'mul_ln43_122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2059 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_123 = mul i24 %coeffs_139_cast_i_cast, i24 %zext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2059 'mul' 'mul_ln43_123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln43_125 = zext i8 %select_ln61_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2060 'zext' 'zext_ln43_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2061 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_88)   --->   "%mul_ln43_124 = mul i24 %coeffs_140_cast_i_cast, i24 %zext_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2061 'mul' 'mul_ln43_124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2062 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_125 = mul i24 %coeffs_141_cast_i_cast, i24 %zext_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2062 'mul' 'mul_ln43_125' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln43_127 = zext i8 %select_ln61_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2063 'zext' 'zext_ln43_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2064 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_86)   --->   "%mul_ln43_126 = mul i24 %coeffs_142_cast_i_cast, i24 %zext_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2064 'mul' 'mul_ln43_126' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2065 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_127 = mul i24 %coeffs_143_cast_i_cast, i24 %zext_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2065 'mul' 'mul_ln43_127' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln43_129 = zext i8 %select_ln61_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2066 'zext' 'zext_ln43_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2067 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_85)   --->   "%mul_ln43_128 = mul i24 %coeffs_144_cast_i_cast, i24 %zext_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2067 'mul' 'mul_ln43_128' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2068 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_129 = mul i24 %coeffs_145_cast_i_cast, i24 %zext_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2068 'mul' 'mul_ln43_129' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln43_131 = zext i8 %select_ln61_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2069 'zext' 'zext_ln43_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2070 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_82)   --->   "%mul_ln43_130 = mul i24 %coeffs_146_cast_i_cast, i24 %zext_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2070 'mul' 'mul_ln43_130' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2071 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_131 = mul i24 %coeffs_147_cast_i_cast, i24 %zext_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2071 'mul' 'mul_ln43_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln43_133 = zext i8 %select_ln61_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2072 'zext' 'zext_ln43_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2073 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_81)   --->   "%mul_ln43_132 = mul i24 %coeffs_148_cast_i_cast, i24 %zext_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2073 'mul' 'mul_ln43_132' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2074 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_215)   --->   "%mul_ln43_133 = mul i24 %coeffs_149_cast_i_cast, i24 %zext_ln43_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2074 'mul' 'mul_ln43_133' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2075 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_134 = mul i24 %coeffs_150_cast_i_cast, i24 %zext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2075 'mul' 'mul_ln43_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln43_136 = zext i8 %select_ln61_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2076 'zext' 'zext_ln43_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2077 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_79)   --->   "%mul_ln43_135 = mul i24 %coeffs_151_cast_i_cast, i24 %zext_ln43_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2077 'mul' 'mul_ln43_135' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2078 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_136 = mul i24 %coeffs_152_cast_i_cast, i24 %zext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2078 'mul' 'mul_ln43_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln43_138 = zext i8 %select_ln61_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2079 'zext' 'zext_ln43_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2080 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_78)   --->   "%mul_ln43_137 = mul i24 %coeffs_153_cast_i_cast, i24 %zext_ln43_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2080 'mul' 'mul_ln43_137' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2081 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_138 = mul i24 %coeffs_154_cast_i_cast, i24 %zext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2081 'mul' 'mul_ln43_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln43_140 = zext i8 %select_ln61_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2082 'zext' 'zext_ln43_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2083 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_74)   --->   "%mul_ln43_139 = mul i24 %coeffs_155_cast_i_cast, i24 %zext_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2083 'mul' 'mul_ln43_139' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2084 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_140 = mul i24 %coeffs_156_cast_i_cast, i24 %zext_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2084 'mul' 'mul_ln43_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln43_142 = zext i8 %select_ln61_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2085 'zext' 'zext_ln43_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2086 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_73)   --->   "%mul_ln43_141 = mul i24 %coeffs_157_cast_i_cast, i24 %zext_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2086 'mul' 'mul_ln43_141' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2087 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_142 = mul i24 %coeffs_158_cast_i_cast, i24 %zext_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2087 'mul' 'mul_ln43_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln43_144 = zext i8 %select_ln61_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2088 'zext' 'zext_ln43_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2089 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_71)   --->   "%mul_ln43_143 = mul i24 %coeffs_159_cast_i_cast, i24 %zext_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2089 'mul' 'mul_ln43_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2090 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_144 = mul i24 %coeffs_160_cast_i_cast, i24 %zext_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2090 'mul' 'mul_ln43_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln43_146 = zext i8 %select_ln61_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2091 'zext' 'zext_ln43_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2092 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_70)   --->   "%mul_ln43_145 = mul i24 %coeffs_161_cast_i_cast, i24 %zext_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2092 'mul' 'mul_ln43_145' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2093 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_146 = mul i24 %coeffs_162_cast_i_cast, i24 %zext_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2093 'mul' 'mul_ln43_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2094 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_148 = mul i24 %coeffs_164_cast_i_cast, i24 %zext_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2094 'mul' 'mul_ln43_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln43_155 = sext i24 %mul_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2095 'sext' 'sext_ln43_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln43_156 = zext i8 %select_ln61_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2096 'zext' 'zext_ln43_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2097 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_57)   --->   "%mul_ln43_155 = mul i24 %coeffs_171_cast_i_cast, i24 %zext_ln43_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2097 'mul' 'mul_ln43_155' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2098 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_156 = mul i24 %coeffs_172_cast_i_cast, i24 %zext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2098 'mul' 'mul_ln43_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln43_160 = zext i8 %select_ln61_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2099 'zext' 'zext_ln43_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_159 = mul i24 %coeffs_175_cast_i_cast, i24 %zext_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2100 'mul' 'mul_ln43_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln43_162 = zext i8 %select_ln61_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2101 'zext' 'zext_ln43_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2102 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_161 = mul i24 %coeffs_177_cast_i_cast, i24 %zext_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2102 'mul' 'mul_ln43_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2103 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_214)   --->   "%mul_ln43_163 = mul i24 %coeffs_179_cast_i_cast, i24 %zext_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2103 'mul' 'mul_ln43_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2104 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_214)   --->   "%sext_ln43_169 = sext i24 %mul_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2104 'sext' 'sext_ln43_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln43_165 = zext i8 %select_ln61_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2105 'zext' 'zext_ln43_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2106 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_164 = mul i24 %coeffs_180_cast_i_cast, i24 %zext_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2106 'mul' 'mul_ln43_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln43_167 = zext i8 %select_ln61_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2107 'zext' 'zext_ln43_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2108 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_166 = mul i24 %coeffs_182_cast_i_cast, i24 %zext_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2108 'mul' 'mul_ln43_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln43_169 = zext i8 %select_ln61_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2109 'zext' 'zext_ln43_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2110 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_168 = mul i24 %coeffs_184_cast_i_cast, i24 %zext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2110 'mul' 'mul_ln43_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln43_171 = zext i8 %select_ln61_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2111 'zext' 'zext_ln43_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2112 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_170 = mul i24 %coeffs_186_cast_i_cast, i24 %zext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2112 'mul' 'mul_ln43_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln43_173 = zext i8 %select_ln61_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2113 'zext' 'zext_ln43_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2114 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_172 = mul i24 %coeffs_188_cast_i_cast, i24 %zext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2114 'mul' 'mul_ln43_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln43_175 = zext i8 %select_ln61_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2115 'zext' 'zext_ln43_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2116 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_174 = mul i24 %coeffs_190_cast_i_cast, i24 %zext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2116 'mul' 'mul_ln43_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln43_177 = zext i8 %select_ln61_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2117 'zext' 'zext_ln43_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2118 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_176 = mul i24 %coeffs_192_cast_i_cast, i24 %zext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2118 'mul' 'mul_ln43_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_178 = mul i24 %coeffs_194_cast_i_cast, i24 %zext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2119 'mul' 'mul_ln43_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln43_184 = sext i24 %mul_ln43_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2120 'sext' 'sext_ln43_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln43_180 = zext i8 %select_ln61_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2121 'zext' 'zext_ln43_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2122 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_179 = mul i24 %coeffs_195_cast_i_cast, i24 %zext_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2122 'mul' 'mul_ln43_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln43_182 = zext i8 %select_ln61_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2123 'zext' 'zext_ln43_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2124 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_181 = mul i24 %coeffs_197_cast_i_cast, i24 %zext_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2124 'mul' 'mul_ln43_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln43_184 = zext i8 %select_ln61_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2125 'zext' 'zext_ln43_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2126 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_183 = mul i24 %coeffs_199_cast_i_cast, i24 %zext_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2126 'mul' 'mul_ln43_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln43_186 = zext i8 %select_ln61_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2127 'zext' 'zext_ln43_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2128 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_185 = mul i24 %coeffs_201_cast_i_cast, i24 %zext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2128 'mul' 'mul_ln43_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2129 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_26)   --->   "%mul_ln43_189 = mul i24 %coeffs_205_cast_i_cast, i24 %zext_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2129 'mul' 'mul_ln43_189' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2130 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_190 = mul i24 %coeffs_206_cast_i_cast, i24 %zext_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2130 'mul' 'mul_ln43_190' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln43_192 = zext i8 %select_ln61_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2131 'zext' 'zext_ln43_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2132 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_27)   --->   "%mul_ln43_191 = mul i24 %coeffs_207_cast_i_cast, i24 %zext_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2132 'mul' 'mul_ln43_191' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln43_193 = zext i8 %select_ln61_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2133 'zext' 'zext_ln43_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2134 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_25)   --->   "%mul_ln43_192 = mul i24 %coeffs_208_cast_i_cast, i24 %zext_ln43_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2134 'mul' 'mul_ln43_192' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2135 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_216)   --->   "%mul_ln43_193 = mul i24 %coeffs_209_cast_i_cast, i24 %zext_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2135 'mul' 'mul_ln43_193' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2136 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_216)   --->   "%sext_ln43_198 = sext i24 %mul_ln43_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2136 'sext' 'sext_ln43_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2137 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_194 = mul i24 %coeffs_210_cast_i_cast, i24 %zext_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2137 'mul' 'mul_ln43_194' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln43_196 = zext i8 %select_ln61_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2138 'zext' 'zext_ln43_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2139 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_23)   --->   "%mul_ln43_195 = mul i24 %coeffs_211_cast_i_cast, i24 %zext_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2139 'mul' 'mul_ln43_195' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2140 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_196 = mul i24 %coeffs_212_cast_i_cast, i24 %zext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2140 'mul' 'mul_ln43_196' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln43_198 = zext i8 %select_ln61_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2141 'zext' 'zext_ln43_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2142 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_22)   --->   "%mul_ln43_197 = mul i24 %coeffs_213_cast_i_cast, i24 %zext_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2142 'mul' 'mul_ln43_197' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2143 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_198 = mul i24 %coeffs_214_cast_i_cast, i24 %zext_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2143 'mul' 'mul_ln43_198' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln43_200 = zext i8 %select_ln61_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2144 'zext' 'zext_ln43_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2145 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_19)   --->   "%mul_ln43_199 = mul i24 %coeffs_215_cast_i_cast, i24 %zext_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2145 'mul' 'mul_ln43_199' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2146 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_200 = mul i24 %coeffs_216_cast_i_cast, i24 %zext_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2146 'mul' 'mul_ln43_200' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln43_202 = zext i8 %select_ln61_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2147 'zext' 'zext_ln43_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2148 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_18)   --->   "%mul_ln43_201 = mul i24 %coeffs_217_cast_i_cast, i24 %zext_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2148 'mul' 'mul_ln43_201' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2149 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_202 = mul i24 %coeffs_218_cast_i_cast, i24 %zext_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2149 'mul' 'mul_ln43_202' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln43_204 = zext i8 %select_ln61_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2150 'zext' 'zext_ln43_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2151 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_16)   --->   "%mul_ln43_203 = mul i24 %coeffs_219_cast_i_cast, i24 %zext_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2151 'mul' 'mul_ln43_203' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2152 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_204 = mul i24 %coeffs_220_cast_i_cast, i24 %zext_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2152 'mul' 'mul_ln43_204' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln43_206 = zext i8 %select_ln61_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2153 'zext' 'zext_ln43_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2154 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_15)   --->   "%mul_ln43_205 = mul i24 %coeffs_221_cast_i_cast, i24 %zext_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2154 'mul' 'mul_ln43_205' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2155 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_208 = mul i24 %coeffs_224_cast_i_cast, i24 %zext_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2155 'mul' 'mul_ln43_208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln43_212 = sext i24 %mul_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2156 'sext' 'sext_ln43_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2157 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_12)   --->   "%mul_ln43_209 = mul i24 %coeffs_14_cast_i_cast, i24 %zext_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2157 'mul' 'mul_ln43_209' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2158 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_12)   --->   "%sext_ln43_213 = sext i24 %mul_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2158 'sext' 'sext_ln43_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2159 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_10)   --->   "%mul_ln43_210 = mul i24 %coeffs_13_cast_i_cast, i24 %zext_ln43_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2159 'mul' 'mul_ln43_210' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2160 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_10)   --->   "%sext_ln43_214 = sext i24 %mul_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2160 'sext' 'sext_ln43_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2161 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_211 = mul i24 %coeffs_12_cast_i_cast, i24 %zext_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2161 'mul' 'mul_ln43_211' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln43_215 = sext i24 %mul_ln43_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2162 'sext' 'sext_ln43_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2163 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_8)   --->   "%mul_ln43_212 = mul i24 %coeffs_11_cast_i_cast, i24 %zext_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2163 'mul' 'mul_ln43_212' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2164 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_213 = mul i24 %coeffs_10_cast_i_cast, i24 %zext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2164 'mul' 'mul_ln43_213' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2165 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_7)   --->   "%mul_ln43_214 = mul i24 %coeffs_9_cast_i_cast, i24 %zext_ln43_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2165 'mul' 'mul_ln43_214' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2166 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_5)   --->   "%mul_ln43_217 = mul i24 %coeffs_6_cast_i_cast, i24 %zext_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2166 'mul' 'mul_ln43_217' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2167 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_5)   --->   "%sext_ln43_220 = sext i24 %mul_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2167 'sext' 'sext_ln43_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2168 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_3)   --->   "%mul_ln43_218 = mul i24 %coeffs_5_cast_i_cast, i24 %zext_ln43_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2168 'mul' 'mul_ln43_218' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2169 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_3)   --->   "%sext_ln40_5 = sext i24 %mul_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2169 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2170 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_217)   --->   "%mul_ln43_223 = mul i24 %sext_ln30_cast, i24 %zext_ln43_224" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2170 'mul' 'mul_ln43_223' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2171 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_217)   --->   "%sext_ln43_223 = sext i24 %mul_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2171 'sext' 'sext_ln43_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2172 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43 = add i25 %sext_ln40_7, i25 %sext_ln40_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2172 'add' 'add_ln43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i25 %add_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2173 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2174 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_1 = add i25 %sext_ln43_222, i25 %sext_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2174 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln43_224 = sext i25 %add_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2175 'sext' 'sext_ln43_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2176 [1/1] (0.83ns)   --->   "%add_ln43_2 = add i26 %sext_ln43_224, i26 %sext_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2176 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i26 %add_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2177 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_3 = add i27 %sext_ln43_2, i27 %sext_ln40_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2178 'add' 'add_ln43_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_4 = add i25 %sext_ln43_219, i25 %sext_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2179 'add' 'add_ln43_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln43_225 = sext i25 %add_ln43_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2180 'sext' 'sext_ln43_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2181 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_5 = add i26 %sext_ln43_225, i26 %sext_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2181 'add' 'add_ln43_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2182 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_10 = add i25 %sext_ln43_215, i25 %sext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2182 'add' 'add_ln43_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2183 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_11 = add i25 %sext_ln43_211, i25 %sext_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2183 'add' 'add_ln43_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln43_229 = sext i25 %add_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2184 'sext' 'sext_ln43_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2185 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_12 = add i26 %sext_ln43_229, i26 %sext_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2185 'add' 'add_ln43_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2186 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_209 = add i25 %sext_ln43_65, i25 %sext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2186 'add' 'add_ln43_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_211 = add i25 %sext_ln43_110, i25 %sext_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2187 'add' 'add_ln43_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_214 = add i25 %sext_ln43_155, i25 %sext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2188 'add' 'add_ln43_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2189 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_216 = add i25 %sext_ln43_184, i25 %sext_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2189 'add' 'add_ln43_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2190 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_217 = add i25 %sext_ln43_212, i25 %sext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2190 'add' 'add_ln43_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2191 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_189, i8 %pixelWindow_mPixelWindow_val_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2191 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2192 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_188, i8 %pixelWindow_mPixelWindow_val_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2192 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2193 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_187, i8 %pixelWindow_mPixelWindow_val_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2193 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2194 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_186, i8 %pixelWindow_mPixelWindow_val_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2194 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2195 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_185, i8 %pixelWindow_mPixelWindow_val_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2195 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2196 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_184, i8 %pixelWindow_mPixelWindow_val_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2196 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2197 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_183, i8 %pixelWindow_mPixelWindow_val_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2197 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2198 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_182, i8 %pixelWindow_mPixelWindow_val_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2198 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2199 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_181, i8 %pixelWindow_mPixelWindow_val_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2199 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2200 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_178, i8 %pixelWindow_mPixelWindow_val_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2200 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2201 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_177, i8 %pixelWindow_mPixelWindow_val_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2201 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2202 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_176, i8 %pixelWindow_mPixelWindow_val_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2202 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2203 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_175, i8 %pixelWindow_mPixelWindow_val_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2203 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2204 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_174, i8 %pixelWindow_mPixelWindow_val_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2204 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2205 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_173, i8 %pixelWindow_mPixelWindow_val_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2205 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2206 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_172, i8 %pixelWindow_mPixelWindow_val_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2206 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2207 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_171, i8 %pixelWindow_mPixelWindow_val_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2207 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2208 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_170, i8 %pixelWindow_mPixelWindow_val_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2208 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2209 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_169, i8 %pixelWindow_mPixelWindow_val_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2209 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2210 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_168, i8 %pixelWindow_mPixelWindow_val_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2210 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2211 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_167, i8 %pixelWindow_mPixelWindow_val_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2211 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2212 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_166, i8 %pixelWindow_mPixelWindow_val_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2212 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2213 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_156, i8 %pixelWindow_mPixelWindow_val_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2213 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2214 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_91, i8 %pixelWindow_mPixelWindow_val_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2214 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 2215 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_42_load = load i8 %pixelWindow_mPixelWindow_val_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2215 'load' 'pixelWindow_mPixelWindow_val_42_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2216 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_43_load = load i8 %pixelWindow_mPixelWindow_val_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2216 'load' 'pixelWindow_mPixelWindow_val_43_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2217 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_44_load = load i8 %pixelWindow_mPixelWindow_val_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2217 'load' 'pixelWindow_mPixelWindow_val_44_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2218 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_45_load = load i8 %pixelWindow_mPixelWindow_val_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2218 'load' 'pixelWindow_mPixelWindow_val_45_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2219 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_46_load = load i8 %pixelWindow_mPixelWindow_val_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2219 'load' 'pixelWindow_mPixelWindow_val_46_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2220 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_47_load = load i8 %pixelWindow_mPixelWindow_val_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2220 'load' 'pixelWindow_mPixelWindow_val_47_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2221 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_48_load = load i8 %pixelWindow_mPixelWindow_val_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2221 'load' 'pixelWindow_mPixelWindow_val_48_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2222 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_49_load = load i8 %pixelWindow_mPixelWindow_val_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2222 'load' 'pixelWindow_mPixelWindow_val_49_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2223 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_50_load = load i8 %pixelWindow_mPixelWindow_val_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2223 'load' 'pixelWindow_mPixelWindow_val_50_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2224 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_51_load = load i8 %pixelWindow_mPixelWindow_val_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2224 'load' 'pixelWindow_mPixelWindow_val_51_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2225 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_52_load = load i8 %pixelWindow_mPixelWindow_val_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2225 'load' 'pixelWindow_mPixelWindow_val_52_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2226 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_53_load = load i8 %pixelWindow_mPixelWindow_val_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2226 'load' 'pixelWindow_mPixelWindow_val_53_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2227 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_54_load = load i8 %pixelWindow_mPixelWindow_val_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2227 'load' 'pixelWindow_mPixelWindow_val_54_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2228 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_56_load = load i8 %pixelWindow_mPixelWindow_val_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2228 'load' 'pixelWindow_mPixelWindow_val_56_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2229 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_57_load = load i8 %pixelWindow_mPixelWindow_val_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2229 'load' 'pixelWindow_mPixelWindow_val_57_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2230 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_58_load = load i8 %pixelWindow_mPixelWindow_val_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2230 'load' 'pixelWindow_mPixelWindow_val_58_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2231 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_59_load = load i8 %pixelWindow_mPixelWindow_val_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2231 'load' 'pixelWindow_mPixelWindow_val_59_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2232 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_60_load = load i8 %pixelWindow_mPixelWindow_val_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2232 'load' 'pixelWindow_mPixelWindow_val_60_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2233 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_61_load = load i8 %pixelWindow_mPixelWindow_val_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2233 'load' 'pixelWindow_mPixelWindow_val_61_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2234 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_62_load = load i8 %pixelWindow_mPixelWindow_val_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2234 'load' 'pixelWindow_mPixelWindow_val_62_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2235 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_63_load = load i8 %pixelWindow_mPixelWindow_val_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2235 'load' 'pixelWindow_mPixelWindow_val_63_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2236 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_64_load = load i8 %pixelWindow_mPixelWindow_val_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2236 'load' 'pixelWindow_mPixelWindow_val_64_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2237 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_65_load = load i8 %pixelWindow_mPixelWindow_val_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2237 'load' 'pixelWindow_mPixelWindow_val_65_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2238 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_66_load = load i8 %pixelWindow_mPixelWindow_val_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2238 'load' 'pixelWindow_mPixelWindow_val_66_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2239 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_67_load = load i8 %pixelWindow_mPixelWindow_val_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2239 'load' 'pixelWindow_mPixelWindow_val_67_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2240 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_68_load = load i8 %pixelWindow_mPixelWindow_val_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2240 'load' 'pixelWindow_mPixelWindow_val_68_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_45)   --->   "%or_ln61_46 = or i1 %select_ln30_7, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2241 'or' 'or_ln61_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2242 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_45 = select i1 %or_ln61_46, i8 0, i8 %pixelWindow_mPixelWindow_val_42_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2242 'select' 'select_ln61_45' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_46)   --->   "%or_ln61_47 = or i1 %select_ln30_7, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2243 'or' 'or_ln61_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2244 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_46 = select i1 %or_ln61_47, i8 0, i8 %pixelWindow_mPixelWindow_val_43_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2244 'select' 'select_ln61_46' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_47)   --->   "%or_ln61_48 = or i1 %select_ln30_7, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2245 'or' 'or_ln61_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2246 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_47 = select i1 %or_ln61_48, i8 0, i8 %pixelWindow_mPixelWindow_val_44_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2246 'select' 'select_ln61_47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_48)   --->   "%or_ln61_49 = or i1 %select_ln30_7, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2247 'or' 'or_ln61_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2248 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_48 = select i1 %or_ln61_49, i8 0, i8 %pixelWindow_mPixelWindow_val_45_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2248 'select' 'select_ln61_48' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_49)   --->   "%or_ln61_50 = or i1 %select_ln30_7, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2249 'or' 'or_ln61_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2250 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_49 = select i1 %or_ln61_50, i8 0, i8 %pixelWindow_mPixelWindow_val_46_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2250 'select' 'select_ln61_49' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_50)   --->   "%or_ln61_51 = or i1 %select_ln30_7, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2251 'or' 'or_ln61_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2252 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_50 = select i1 %or_ln61_51, i8 0, i8 %pixelWindow_mPixelWindow_val_47_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2252 'select' 'select_ln61_50' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_51)   --->   "%or_ln61_52 = or i1 %select_ln30_7, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2253 'or' 'or_ln61_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2254 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_51 = select i1 %or_ln61_52, i8 0, i8 %pixelWindow_mPixelWindow_val_48_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2254 'select' 'select_ln61_51' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_52)   --->   "%or_ln61_53 = or i1 %select_ln30_7, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2255 'or' 'or_ln61_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2256 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_52 = select i1 %or_ln61_53, i8 0, i8 %pixelWindow_mPixelWindow_val_49_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2256 'select' 'select_ln61_52' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_53)   --->   "%or_ln61_54 = or i1 %select_ln30_7, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2257 'or' 'or_ln61_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2258 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_53 = select i1 %or_ln61_54, i8 0, i8 %pixelWindow_mPixelWindow_val_50_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2258 'select' 'select_ln61_53' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_54)   --->   "%or_ln61_55 = or i1 %select_ln30_7, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2259 'or' 'or_ln61_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2260 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_54 = select i1 %or_ln61_55, i8 0, i8 %pixelWindow_mPixelWindow_val_51_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2260 'select' 'select_ln61_54' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_55)   --->   "%or_ln61_56 = or i1 %select_ln30_7, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2261 'or' 'or_ln61_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2262 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_55 = select i1 %or_ln61_56, i8 0, i8 %pixelWindow_mPixelWindow_val_52_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2262 'select' 'select_ln61_55' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_56)   --->   "%or_ln61_57 = or i1 %select_ln30_7, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2263 'or' 'or_ln61_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2264 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_56 = select i1 %or_ln61_57, i8 0, i8 %pixelWindow_mPixelWindow_val_53_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2264 'select' 'select_ln61_56' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_57)   --->   "%or_ln61_58 = or i1 %select_ln30_7, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2265 'or' 'or_ln61_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2266 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_57 = select i1 %or_ln61_58, i8 0, i8 %pixelWindow_mPixelWindow_val_54_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2266 'select' 'select_ln61_57' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_60)   --->   "%or_ln61_61 = or i1 %select_ln30_8, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2267 'or' 'or_ln61_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2268 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_60 = select i1 %or_ln61_61, i8 0, i8 %pixelWindow_mPixelWindow_val_56_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2268 'select' 'select_ln61_60' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_61)   --->   "%or_ln61_62 = or i1 %select_ln30_8, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2269 'or' 'or_ln61_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2270 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_61 = select i1 %or_ln61_62, i8 0, i8 %pixelWindow_mPixelWindow_val_57_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2270 'select' 'select_ln61_61' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_62)   --->   "%or_ln61_63 = or i1 %select_ln30_8, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2271 'or' 'or_ln61_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2272 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_62 = select i1 %or_ln61_63, i8 0, i8 %pixelWindow_mPixelWindow_val_58_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2272 'select' 'select_ln61_62' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_63)   --->   "%or_ln61_64 = or i1 %select_ln30_8, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2273 'or' 'or_ln61_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2274 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_63 = select i1 %or_ln61_64, i8 0, i8 %pixelWindow_mPixelWindow_val_59_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2274 'select' 'select_ln61_63' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_64)   --->   "%or_ln61_65 = or i1 %select_ln30_8, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2275 'or' 'or_ln61_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2276 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_64 = select i1 %or_ln61_65, i8 0, i8 %pixelWindow_mPixelWindow_val_60_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2276 'select' 'select_ln61_64' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_65)   --->   "%or_ln61_66 = or i1 %select_ln30_8, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2277 'or' 'or_ln61_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2278 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_65 = select i1 %or_ln61_66, i8 0, i8 %pixelWindow_mPixelWindow_val_61_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2278 'select' 'select_ln61_65' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_66)   --->   "%or_ln61_67 = or i1 %select_ln30_8, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2279 'or' 'or_ln61_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2280 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_66 = select i1 %or_ln61_67, i8 0, i8 %pixelWindow_mPixelWindow_val_62_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2280 'select' 'select_ln61_66' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_67)   --->   "%or_ln61_68 = or i1 %select_ln30_8, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2281 'or' 'or_ln61_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2282 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_67 = select i1 %or_ln61_68, i8 0, i8 %pixelWindow_mPixelWindow_val_63_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2282 'select' 'select_ln61_67' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_68)   --->   "%or_ln61_69 = or i1 %select_ln30_8, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2283 'or' 'or_ln61_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2284 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_68 = select i1 %or_ln61_69, i8 0, i8 %pixelWindow_mPixelWindow_val_64_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2284 'select' 'select_ln61_68' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_69)   --->   "%or_ln61_70 = or i1 %select_ln30_8, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2285 'or' 'or_ln61_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2286 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_69 = select i1 %or_ln61_70, i8 0, i8 %pixelWindow_mPixelWindow_val_65_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2286 'select' 'select_ln61_69' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_70)   --->   "%or_ln61_71 = or i1 %select_ln30_8, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2287 'or' 'or_ln61_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2288 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_70 = select i1 %or_ln61_71, i8 0, i8 %pixelWindow_mPixelWindow_val_66_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2288 'select' 'select_ln61_70' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_71)   --->   "%or_ln61_72 = or i1 %select_ln30_8, i1 %xor_ln61_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2289 'or' 'or_ln61_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2290 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_71 = select i1 %or_ln61_72, i8 0, i8 %pixelWindow_mPixelWindow_val_67_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2290 'select' 'select_ln61_71' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_72)   --->   "%or_ln61_73 = or i1 %select_ln30_8, i1 %xor_ln61_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2291 'or' 'or_ln61_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2292 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_72 = select i1 %or_ln61_73, i8 0, i8 %pixelWindow_mPixelWindow_val_68_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2292 'select' 'select_ln61_72' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2293 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_206)   --->   "%sum = mul i24 %coeffs_15_cast_i_cast, i24 %zext_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2293 'mul' 'sum' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2294 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_203)   --->   "%mul_ln43 = mul i24 %coeffs_16_cast_i_cast, i24 %zext_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2294 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2295 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_203)   --->   "%sext_ln43 = sext i24 %mul_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2295 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2296 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i24 %coeffs_17_cast_i_cast, i24 %zext_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2296 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln43_8 = sext i24 %mul_ln43_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2297 'sext' 'sext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2298 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_204)   --->   "%mul_ln43_2 = mul i24 %coeffs_18_cast_i_cast, i24 %zext_ln43_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2298 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2299 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_200)   --->   "%mul_ln43_3 = mul i24 %coeffs_19_cast_i_cast, i24 %zext_ln43_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2299 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2300 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_200)   --->   "%sext_ln43_10 = sext i24 %mul_ln43_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2300 'sext' 'sext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2301 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_4 = mul i24 %coeffs_20_cast_i_cast, i24 %zext_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2301 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln43_11 = sext i24 %mul_ln43_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2302 'sext' 'sext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2303 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_201)   --->   "%mul_ln43_5 = mul i24 %coeffs_21_cast_i_cast, i24 %zext_ln43_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2303 'mul' 'mul_ln43_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2304 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_198)   --->   "%mul_ln43_6 = mul i24 %coeffs_22_cast_i_cast, i24 %zext_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2304 'mul' 'mul_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2305 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_198)   --->   "%sext_ln43_13 = sext i24 %mul_ln43_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2305 'sext' 'sext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2306 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_7 = mul i24 %coeffs_23_cast_i_cast, i24 %zext_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2306 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln43_14 = sext i24 %mul_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2307 'sext' 'sext_ln43_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2308 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_199)   --->   "%mul_ln43_8 = mul i24 %coeffs_24_cast_i_cast, i24 %zext_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2308 'mul' 'mul_ln43_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2309 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_193)   --->   "%mul_ln43_9 = mul i24 %coeffs_25_cast_i_cast, i24 %zext_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2309 'mul' 'mul_ln43_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2310 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_193)   --->   "%sext_ln43_16 = sext i24 %mul_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2310 'sext' 'sext_ln43_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2311 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_10 = mul i24 %coeffs_26_cast_i_cast, i24 %zext_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2311 'mul' 'mul_ln43_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln43_17 = sext i24 %mul_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2312 'sext' 'sext_ln43_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2313 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_194)   --->   "%mul_ln43_11 = mul i24 %coeffs_27_cast_i_cast, i24 %zext_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2313 'mul' 'mul_ln43_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2314 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_191)   --->   "%mul_ln43_12 = mul i24 %coeffs_28_cast_i_cast, i24 %zext_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2314 'mul' 'mul_ln43_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2315 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_191)   --->   "%sext_ln43_19 = sext i24 %mul_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2315 'sext' 'sext_ln43_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2316 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_13 = mul i24 %coeffs_29_cast_i_cast, i24 %zext_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2316 'mul' 'mul_ln43_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln43_20 = sext i24 %mul_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2317 'sext' 'sext_ln43_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2318 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_14 = mul i24 %coeffs_30_cast_i_cast, i24 %zext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2318 'mul' 'mul_ln43_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln43_21 = sext i24 %mul_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2319 'sext' 'sext_ln43_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2320 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_192)   --->   "%mul_ln43_15 = mul i24 %coeffs_31_cast_i_cast, i24 %zext_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2320 'mul' 'mul_ln43_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2321 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_188)   --->   "%mul_ln43_16 = mul i24 %coeffs_32_cast_i_cast, i24 %zext_ln43_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2321 'mul' 'mul_ln43_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2322 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_188)   --->   "%sext_ln43_23 = sext i24 %mul_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2322 'sext' 'sext_ln43_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2323 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_17 = mul i24 %coeffs_33_cast_i_cast, i24 %zext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2323 'mul' 'mul_ln43_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln43_24 = sext i24 %mul_ln43_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2324 'sext' 'sext_ln43_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2325 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_189)   --->   "%mul_ln43_18 = mul i24 %coeffs_34_cast_i_cast, i24 %zext_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2325 'mul' 'mul_ln43_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2326 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_186)   --->   "%mul_ln43_19 = mul i24 %coeffs_35_cast_i_cast, i24 %zext_ln43_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2326 'mul' 'mul_ln43_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2327 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_186)   --->   "%sext_ln43_26 = sext i24 %mul_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2327 'sext' 'sext_ln43_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2328 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_20 = mul i24 %coeffs_36_cast_i_cast, i24 %zext_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2328 'mul' 'mul_ln43_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln43_27 = sext i24 %mul_ln43_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2329 'sext' 'sext_ln43_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2330 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_187)   --->   "%mul_ln43_21 = mul i24 %coeffs_37_cast_i_cast, i24 %zext_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2330 'mul' 'mul_ln43_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2331 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_182)   --->   "%mul_ln43_22 = mul i24 %coeffs_38_cast_i_cast, i24 %zext_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2331 'mul' 'mul_ln43_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2332 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_182)   --->   "%sext_ln43_29 = sext i24 %mul_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2332 'sext' 'sext_ln43_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2333 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_23 = mul i24 %coeffs_39_cast_i_cast, i24 %zext_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2333 'mul' 'mul_ln43_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln43_30 = sext i24 %mul_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2334 'sext' 'sext_ln43_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2335 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_183)   --->   "%mul_ln43_24 = mul i24 %coeffs_40_cast_i_cast, i24 %zext_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2335 'mul' 'mul_ln43_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2336 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_180)   --->   "%mul_ln43_25 = mul i24 %coeffs_41_cast_i_cast, i24 %zext_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2336 'mul' 'mul_ln43_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2337 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_180)   --->   "%sext_ln43_32 = sext i24 %mul_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2337 'sext' 'sext_ln43_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2338 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_26 = mul i24 %coeffs_42_cast_i_cast, i24 %zext_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2338 'mul' 'mul_ln43_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln43_33 = sext i24 %mul_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2339 'sext' 'sext_ln43_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2340 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_181)   --->   "%mul_ln43_27 = mul i24 %coeffs_43_cast_i_cast, i24 %zext_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2340 'mul' 'mul_ln43_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2341 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_205)   --->   "%mul_ln43_28 = mul i24 %coeffs_44_cast_i_cast, i24 %zext_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2341 'mul' 'mul_ln43_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2342 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_205)   --->   "%sext_ln43_35 = sext i24 %mul_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2342 'sext' 'sext_ln43_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2343 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_177)   --->   "%mul_ln43_29 = mul i24 %coeffs_45_cast_i_cast, i24 %zext_ln43_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2343 'mul' 'mul_ln43_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2344 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_177)   --->   "%sext_ln43_36 = sext i24 %mul_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2344 'sext' 'sext_ln43_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2345 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_30 = mul i24 %coeffs_46_cast_i_cast, i24 %zext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2345 'mul' 'mul_ln43_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln43_37 = sext i24 %mul_ln43_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2346 'sext' 'sext_ln43_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2347 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_178)   --->   "%mul_ln43_31 = mul i24 %coeffs_47_cast_i_cast, i24 %zext_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2347 'mul' 'mul_ln43_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2348 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_175)   --->   "%mul_ln43_32 = mul i24 %coeffs_48_cast_i_cast, i24 %zext_ln43_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2348 'mul' 'mul_ln43_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2349 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_175)   --->   "%sext_ln43_39 = sext i24 %mul_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2349 'sext' 'sext_ln43_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2350 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_33 = mul i24 %coeffs_49_cast_i_cast, i24 %zext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2350 'mul' 'mul_ln43_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln43_40 = sext i24 %mul_ln43_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2351 'sext' 'sext_ln43_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2352 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_176)   --->   "%mul_ln43_34 = mul i24 %coeffs_50_cast_i_cast, i24 %zext_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2352 'mul' 'mul_ln43_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2353 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_169)   --->   "%mul_ln43_35 = mul i24 %coeffs_51_cast_i_cast, i24 %zext_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2353 'mul' 'mul_ln43_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2354 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_169)   --->   "%sext_ln43_42 = sext i24 %mul_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2354 'sext' 'sext_ln43_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2355 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_36 = mul i24 %coeffs_52_cast_i_cast, i24 %zext_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2355 'mul' 'mul_ln43_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln43_43 = sext i24 %mul_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2356 'sext' 'sext_ln43_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2357 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_168)   --->   "%mul_ln43_37 = mul i24 %coeffs_53_cast_i_cast, i24 %zext_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2357 'mul' 'mul_ln43_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2358 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_168)   --->   "%sext_ln43_44 = sext i24 %mul_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2358 'sext' 'sext_ln43_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2359 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_38 = mul i24 %coeffs_54_cast_i_cast, i24 %zext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2359 'mul' 'mul_ln43_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln43_45 = sext i24 %mul_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2360 'sext' 'sext_ln43_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2361 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_166)   --->   "%mul_ln43_39 = mul i24 %coeffs_55_cast_i_cast, i24 %zext_ln43_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2361 'mul' 'mul_ln43_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2362 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_166)   --->   "%sext_ln43_46 = sext i24 %mul_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2362 'sext' 'sext_ln43_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2363 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_40 = mul i24 %coeffs_56_cast_i_cast, i24 %zext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2363 'mul' 'mul_ln43_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln43_47 = sext i24 %mul_ln43_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2364 'sext' 'sext_ln43_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2365 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_167)   --->   "%mul_ln43_41 = mul i24 %coeffs_57_cast_i_cast, i24 %zext_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2365 'mul' 'mul_ln43_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2366 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_210)   --->   "%mul_ln43_43 = mul i24 %coeffs_59_cast_i_cast, i24 %zext_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2366 'mul' 'mul_ln43_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2367 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_210)   --->   "%sext_ln43_50 = sext i24 %mul_ln43_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2367 'sext' 'sext_ln43_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln43_45 = zext i8 %select_ln61_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2368 'zext' 'zext_ln43_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2369 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_44 = mul i24 %coeffs_60_cast_i_cast, i24 %zext_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2369 'mul' 'mul_ln43_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln43_48 = zext i8 %select_ln61_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2370 'zext' 'zext_ln43_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2371 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_47 = mul i24 %coeffs_63_cast_i_cast, i24 %zext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2371 'mul' 'mul_ln43_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln43_51 = zext i8 %select_ln61_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2372 'zext' 'zext_ln43_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2373 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_50 = mul i24 %coeffs_66_cast_i_cast, i24 %zext_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2373 'mul' 'mul_ln43_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln43_54 = zext i8 %select_ln61_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2374 'zext' 'zext_ln43_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2375 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_53 = mul i24 %coeffs_69_cast_i_cast, i24 %zext_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2375 'mul' 'mul_ln43_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln43_57 = zext i8 %select_ln61_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2376 'zext' 'zext_ln43_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2377 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_56 = mul i24 %coeffs_72_cast_i_cast, i24 %zext_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2377 'mul' 'mul_ln43_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln43_61 = zext i8 %select_ln61_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2378 'zext' 'zext_ln43_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2379 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_60 = mul i24 %coeffs_76_cast_i_cast, i24 %zext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2379 'mul' 'mul_ln43_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln43_64 = zext i8 %select_ln61_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2380 'zext' 'zext_ln43_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2381 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_63 = mul i24 %coeffs_79_cast_i_cast, i24 %zext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2381 'mul' 'mul_ln43_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln43_67 = zext i8 %select_ln61_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2382 'zext' 'zext_ln43_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2383 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_66 = mul i24 %coeffs_82_cast_i_cast, i24 %zext_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2383 'mul' 'mul_ln43_66' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln43_70 = zext i8 %select_ln61_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2384 'zext' 'zext_ln43_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2385 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_69 = mul i24 %coeffs_85_cast_i_cast, i24 %zext_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2385 'mul' 'mul_ln43_69' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln43_73 = zext i8 %select_ln61_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2386 'zext' 'zext_ln43_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2387 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_72 = mul i24 %coeffs_88_cast_i_cast, i24 %zext_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2387 'mul' 'mul_ln43_72' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2388 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_120)   --->   "%mul_ln43_86 = mul i24 %coeffs_102_cast_i_cast, i24 %zext_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2388 'mul' 'mul_ln43_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2389 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_120)   --->   "%sext_ln43_93 = sext i24 %mul_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2389 'sext' 'sext_ln43_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2390 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_87 = mul i24 %coeffs_103_cast_i_cast, i24 %zext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2390 'mul' 'mul_ln43_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln43_94 = sext i24 %mul_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2391 'sext' 'sext_ln43_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2392 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_212)   --->   "%mul_ln43_88 = mul i24 %coeffs_104_cast_i_cast, i24 %zext_ln43_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2392 'mul' 'mul_ln43_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2393 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_212)   --->   "%sext_ln43_95 = sext i24 %mul_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2393 'sext' 'sext_ln43_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2394 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_121)   --->   "%mul_ln43_89 = mul i24 %coeffs_105_cast_i_cast, i24 %zext_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2394 'mul' 'mul_ln43_89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2395 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_119)   --->   "%mul_ln43_90 = mul i24 %coeffs_106_cast_i_cast, i24 %zext_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2395 'mul' 'mul_ln43_90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2396 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_91 = mul i24 %coeffs_107_cast_i_cast, i24 %zext_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2396 'mul' 'mul_ln43_91' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2397 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_117)   --->   "%mul_ln43_92 = mul i24 %coeffs_108_cast_i_cast, i24 %zext_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2397 'mul' 'mul_ln43_92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2398 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_93 = mul i24 %coeffs_109_cast_i_cast, i24 %zext_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2398 'mul' 'mul_ln43_93' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2399 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_116)   --->   "%mul_ln43_94 = mul i24 %coeffs_110_cast_i_cast, i24 %zext_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2399 'mul' 'mul_ln43_94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2400 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_95 = mul i24 %coeffs_111_cast_i_cast, i24 %zext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2400 'mul' 'mul_ln43_95' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2401 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_113)   --->   "%mul_ln43_96 = mul i24 %coeffs_112_cast_i_cast, i24 %zext_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2401 'mul' 'mul_ln43_96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2402 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_97 = mul i24 %coeffs_113_cast_i_cast, i24 %zext_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2402 'mul' 'mul_ln43_97' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2403 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_112)   --->   "%mul_ln43_98 = mul i24 %coeffs_114_cast_i_cast, i24 %zext_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2403 'mul' 'mul_ln43_98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2404 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_99 = mul i24 %coeffs_115_cast_i_cast, i24 %zext_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2404 'mul' 'mul_ln43_99' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2405 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_110)   --->   "%mul_ln43_100 = mul i24 %coeffs_116_cast_i_cast, i24 %zext_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2405 'mul' 'mul_ln43_100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2406 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_101 = mul i24 %coeffs_117_cast_i_cast, i24 %zext_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2406 'mul' 'mul_ln43_101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2407 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_109)   --->   "%mul_ln43_102 = mul i24 %coeffs_118_cast_i_cast, i24 %zext_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2407 'mul' 'mul_ln43_102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2408 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_104 = mul i24 %coeffs_120_cast_i_cast, i24 %zext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2408 'mul' 'mul_ln43_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2409 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_105)   --->   "%mul_ln43_105 = mul i24 %coeffs_121_cast_i_cast, i24 %zext_ln43_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2409 'mul' 'mul_ln43_105' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2410 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_106 = mul i24 %coeffs_122_cast_i_cast, i24 %zext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2410 'mul' 'mul_ln43_106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2411 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_104)   --->   "%mul_ln43_107 = mul i24 %coeffs_123_cast_i_cast, i24 %zext_ln43_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2411 'mul' 'mul_ln43_107' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2412 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_108 = mul i24 %coeffs_124_cast_i_cast, i24 %zext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2412 'mul' 'mul_ln43_108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2413 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_102)   --->   "%mul_ln43_109 = mul i24 %coeffs_125_cast_i_cast, i24 %zext_ln43_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2413 'mul' 'mul_ln43_109' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2414 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_110 = mul i24 %coeffs_126_cast_i_cast, i24 %zext_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2414 'mul' 'mul_ln43_110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2415 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_101)   --->   "%mul_ln43_111 = mul i24 %coeffs_127_cast_i_cast, i24 %zext_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2415 'mul' 'mul_ln43_111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2416 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_112 = mul i24 %coeffs_128_cast_i_cast, i24 %zext_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2416 'mul' 'mul_ln43_112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2417 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_98)   --->   "%mul_ln43_113 = mul i24 %coeffs_129_cast_i_cast, i24 %zext_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2417 'mul' 'mul_ln43_113' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2418 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_114 = mul i24 %coeffs_130_cast_i_cast, i24 %zext_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2418 'mul' 'mul_ln43_114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2419 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_97)   --->   "%mul_ln43_115 = mul i24 %coeffs_131_cast_i_cast, i24 %zext_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2419 'mul' 'mul_ln43_115' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2420 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_116 = mul i24 %coeffs_132_cast_i_cast, i24 %zext_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2420 'mul' 'mul_ln43_116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2421 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_95)   --->   "%mul_ln43_117 = mul i24 %coeffs_133_cast_i_cast, i24 %zext_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2421 'mul' 'mul_ln43_117' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2422 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_119 = mul i24 %coeffs_135_cast_i_cast, i24 %zext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2422 'mul' 'mul_ln43_119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2423 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_94)   --->   "%mul_ln43_120 = mul i24 %coeffs_136_cast_i_cast, i24 %zext_ln43_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2423 'mul' 'mul_ln43_120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2424 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_121 = mul i24 %coeffs_137_cast_i_cast, i24 %zext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2424 'mul' 'mul_ln43_121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2425 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_89)   --->   "%mul_ln43_122 = mul i24 %coeffs_138_cast_i_cast, i24 %zext_ln43_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2425 'mul' 'mul_ln43_122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2426 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_123 = mul i24 %coeffs_139_cast_i_cast, i24 %zext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2426 'mul' 'mul_ln43_123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2427 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_88)   --->   "%mul_ln43_124 = mul i24 %coeffs_140_cast_i_cast, i24 %zext_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2427 'mul' 'mul_ln43_124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2428 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_125 = mul i24 %coeffs_141_cast_i_cast, i24 %zext_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2428 'mul' 'mul_ln43_125' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2429 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_86)   --->   "%mul_ln43_126 = mul i24 %coeffs_142_cast_i_cast, i24 %zext_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2429 'mul' 'mul_ln43_126' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2430 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_127 = mul i24 %coeffs_143_cast_i_cast, i24 %zext_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2430 'mul' 'mul_ln43_127' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2431 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_85)   --->   "%mul_ln43_128 = mul i24 %coeffs_144_cast_i_cast, i24 %zext_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2431 'mul' 'mul_ln43_128' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2432 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_129 = mul i24 %coeffs_145_cast_i_cast, i24 %zext_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2432 'mul' 'mul_ln43_129' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2433 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_82)   --->   "%mul_ln43_130 = mul i24 %coeffs_146_cast_i_cast, i24 %zext_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2433 'mul' 'mul_ln43_130' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2434 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_131 = mul i24 %coeffs_147_cast_i_cast, i24 %zext_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2434 'mul' 'mul_ln43_131' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2435 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_81)   --->   "%mul_ln43_132 = mul i24 %coeffs_148_cast_i_cast, i24 %zext_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2435 'mul' 'mul_ln43_132' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2436 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_215)   --->   "%mul_ln43_133 = mul i24 %coeffs_149_cast_i_cast, i24 %zext_ln43_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2436 'mul' 'mul_ln43_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2437 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_215)   --->   "%sext_ln43_140 = sext i24 %mul_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2437 'sext' 'sext_ln43_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2438 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_134 = mul i24 %coeffs_150_cast_i_cast, i24 %zext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2438 'mul' 'mul_ln43_134' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2439 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_79)   --->   "%mul_ln43_135 = mul i24 %coeffs_151_cast_i_cast, i24 %zext_ln43_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2439 'mul' 'mul_ln43_135' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2440 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_136 = mul i24 %coeffs_152_cast_i_cast, i24 %zext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2440 'mul' 'mul_ln43_136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2441 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_78)   --->   "%mul_ln43_137 = mul i24 %coeffs_153_cast_i_cast, i24 %zext_ln43_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2441 'mul' 'mul_ln43_137' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2442 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_138 = mul i24 %coeffs_154_cast_i_cast, i24 %zext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2442 'mul' 'mul_ln43_138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2443 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_74)   --->   "%mul_ln43_139 = mul i24 %coeffs_155_cast_i_cast, i24 %zext_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2443 'mul' 'mul_ln43_139' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2444 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_140 = mul i24 %coeffs_156_cast_i_cast, i24 %zext_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2444 'mul' 'mul_ln43_140' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2445 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_73)   --->   "%mul_ln43_141 = mul i24 %coeffs_157_cast_i_cast, i24 %zext_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2445 'mul' 'mul_ln43_141' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2446 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_142 = mul i24 %coeffs_158_cast_i_cast, i24 %zext_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2446 'mul' 'mul_ln43_142' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2447 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_71)   --->   "%mul_ln43_143 = mul i24 %coeffs_159_cast_i_cast, i24 %zext_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2447 'mul' 'mul_ln43_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2448 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_144 = mul i24 %coeffs_160_cast_i_cast, i24 %zext_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2448 'mul' 'mul_ln43_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2449 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_70)   --->   "%mul_ln43_145 = mul i24 %coeffs_161_cast_i_cast, i24 %zext_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2449 'mul' 'mul_ln43_145' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2450 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_146 = mul i24 %coeffs_162_cast_i_cast, i24 %zext_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2450 'mul' 'mul_ln43_146' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2451 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_57)   --->   "%mul_ln43_155 = mul i24 %coeffs_171_cast_i_cast, i24 %zext_ln43_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2451 'mul' 'mul_ln43_155' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2452 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_156 = mul i24 %coeffs_172_cast_i_cast, i24 %zext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2452 'mul' 'mul_ln43_156' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln43_158 = zext i8 %select_ln61_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2453 'zext' 'zext_ln43_158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2454 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_58)   --->   "%mul_ln43_157 = mul i24 %coeffs_173_cast_i_cast, i24 %zext_ln43_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2454 'mul' 'mul_ln43_157' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln43_159 = zext i8 %select_ln61_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2455 'zext' 'zext_ln43_159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2456 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_56)   --->   "%mul_ln43_158 = mul i24 %coeffs_174_cast_i_cast, i24 %zext_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2456 'mul' 'mul_ln43_158' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2457 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_159 = mul i24 %coeffs_175_cast_i_cast, i24 %zext_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2457 'mul' 'mul_ln43_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2458 [1/1] (0.00ns)   --->   "%zext_ln43_161 = zext i8 %select_ln61_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2458 'zext' 'zext_ln43_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2459 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_54)   --->   "%mul_ln43_160 = mul i24 %coeffs_176_cast_i_cast, i24 %zext_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2459 'mul' 'mul_ln43_160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2460 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_161 = mul i24 %coeffs_177_cast_i_cast, i24 %zext_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2460 'mul' 'mul_ln43_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln43_163 = zext i8 %select_ln61_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2461 'zext' 'zext_ln43_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2462 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_53)   --->   "%mul_ln43_162 = mul i24 %coeffs_178_cast_i_cast, i24 %zext_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2462 'mul' 'mul_ln43_162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2463 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_164 = mul i24 %coeffs_180_cast_i_cast, i24 %zext_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2463 'mul' 'mul_ln43_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln43_166 = zext i8 %select_ln61_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2464 'zext' 'zext_ln43_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2465 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_50)   --->   "%mul_ln43_165 = mul i24 %coeffs_181_cast_i_cast, i24 %zext_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2465 'mul' 'mul_ln43_165' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2466 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_166 = mul i24 %coeffs_182_cast_i_cast, i24 %zext_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2466 'mul' 'mul_ln43_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln43_168 = zext i8 %select_ln61_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2467 'zext' 'zext_ln43_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2468 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_49)   --->   "%mul_ln43_167 = mul i24 %coeffs_183_cast_i_cast, i24 %zext_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2468 'mul' 'mul_ln43_167' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2469 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_168 = mul i24 %coeffs_184_cast_i_cast, i24 %zext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2469 'mul' 'mul_ln43_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln43_170 = zext i8 %select_ln61_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2470 'zext' 'zext_ln43_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2471 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_47)   --->   "%mul_ln43_169 = mul i24 %coeffs_185_cast_i_cast, i24 %zext_ln43_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2471 'mul' 'mul_ln43_169' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2472 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_170 = mul i24 %coeffs_186_cast_i_cast, i24 %zext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2472 'mul' 'mul_ln43_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln43_172 = zext i8 %select_ln61_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2473 'zext' 'zext_ln43_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2474 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_46)   --->   "%mul_ln43_171 = mul i24 %coeffs_187_cast_i_cast, i24 %zext_ln43_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2474 'mul' 'mul_ln43_171' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2475 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_172 = mul i24 %coeffs_188_cast_i_cast, i24 %zext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2475 'mul' 'mul_ln43_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln43_174 = zext i8 %select_ln61_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2476 'zext' 'zext_ln43_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2477 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_42)   --->   "%mul_ln43_173 = mul i24 %coeffs_189_cast_i_cast, i24 %zext_ln43_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2477 'mul' 'mul_ln43_173' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2478 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_174 = mul i24 %coeffs_190_cast_i_cast, i24 %zext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2478 'mul' 'mul_ln43_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln43_176 = zext i8 %select_ln61_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2479 'zext' 'zext_ln43_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2480 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_41)   --->   "%mul_ln43_175 = mul i24 %coeffs_191_cast_i_cast, i24 %zext_ln43_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2480 'mul' 'mul_ln43_175' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2481 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_176 = mul i24 %coeffs_192_cast_i_cast, i24 %zext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2481 'mul' 'mul_ln43_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln43_178 = zext i8 %select_ln61_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2482 'zext' 'zext_ln43_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2483 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_39)   --->   "%mul_ln43_177 = mul i24 %coeffs_193_cast_i_cast, i24 %zext_ln43_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2483 'mul' 'mul_ln43_177' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2484 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_179 = mul i24 %coeffs_195_cast_i_cast, i24 %zext_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2484 'mul' 'mul_ln43_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln43_181 = zext i8 %select_ln61_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2485 'zext' 'zext_ln43_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2486 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_38)   --->   "%mul_ln43_180 = mul i24 %coeffs_196_cast_i_cast, i24 %zext_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2486 'mul' 'mul_ln43_180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2487 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_181 = mul i24 %coeffs_197_cast_i_cast, i24 %zext_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2487 'mul' 'mul_ln43_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln43_183 = zext i8 %select_ln61_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2488 'zext' 'zext_ln43_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2489 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_35)   --->   "%mul_ln43_182 = mul i24 %coeffs_198_cast_i_cast, i24 %zext_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2489 'mul' 'mul_ln43_182' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2490 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_183 = mul i24 %coeffs_199_cast_i_cast, i24 %zext_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2490 'mul' 'mul_ln43_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2491 [1/1] (0.00ns)   --->   "%zext_ln43_185 = zext i8 %select_ln61_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2491 'zext' 'zext_ln43_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2492 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_34)   --->   "%mul_ln43_184 = mul i24 %coeffs_200_cast_i_cast, i24 %zext_ln43_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2492 'mul' 'mul_ln43_184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2493 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_185 = mul i24 %coeffs_201_cast_i_cast, i24 %zext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2493 'mul' 'mul_ln43_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln43_188 = zext i8 %select_ln61_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2494 'zext' 'zext_ln43_188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2495 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_187 = mul i24 %coeffs_203_cast_i_cast, i24 %zext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2495 'mul' 'mul_ln43_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2496 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_26)   --->   "%mul_ln43_189 = mul i24 %coeffs_205_cast_i_cast, i24 %zext_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2496 'mul' 'mul_ln43_189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2497 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_26)   --->   "%sext_ln43_194 = sext i24 %mul_ln43_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2497 'sext' 'sext_ln43_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2498 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_190 = mul i24 %coeffs_206_cast_i_cast, i24 %zext_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2498 'mul' 'mul_ln43_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln43_195 = sext i24 %mul_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2499 'sext' 'sext_ln43_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2500 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_27)   --->   "%mul_ln43_191 = mul i24 %coeffs_207_cast_i_cast, i24 %zext_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2500 'mul' 'mul_ln43_191' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2501 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_25)   --->   "%mul_ln43_192 = mul i24 %coeffs_208_cast_i_cast, i24 %zext_ln43_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2501 'mul' 'mul_ln43_192' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2502 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_194 = mul i24 %coeffs_210_cast_i_cast, i24 %zext_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2502 'mul' 'mul_ln43_194' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2503 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_23)   --->   "%mul_ln43_195 = mul i24 %coeffs_211_cast_i_cast, i24 %zext_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2503 'mul' 'mul_ln43_195' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2504 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_196 = mul i24 %coeffs_212_cast_i_cast, i24 %zext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2504 'mul' 'mul_ln43_196' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2505 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_22)   --->   "%mul_ln43_197 = mul i24 %coeffs_213_cast_i_cast, i24 %zext_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2505 'mul' 'mul_ln43_197' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2506 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_198 = mul i24 %coeffs_214_cast_i_cast, i24 %zext_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2506 'mul' 'mul_ln43_198' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2507 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_19)   --->   "%mul_ln43_199 = mul i24 %coeffs_215_cast_i_cast, i24 %zext_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2507 'mul' 'mul_ln43_199' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2508 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_200 = mul i24 %coeffs_216_cast_i_cast, i24 %zext_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2508 'mul' 'mul_ln43_200' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2509 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_18)   --->   "%mul_ln43_201 = mul i24 %coeffs_217_cast_i_cast, i24 %zext_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2509 'mul' 'mul_ln43_201' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2510 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_202 = mul i24 %coeffs_218_cast_i_cast, i24 %zext_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2510 'mul' 'mul_ln43_202' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2511 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_16)   --->   "%mul_ln43_203 = mul i24 %coeffs_219_cast_i_cast, i24 %zext_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2511 'mul' 'mul_ln43_203' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2512 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_204 = mul i24 %coeffs_220_cast_i_cast, i24 %zext_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2512 'mul' 'mul_ln43_204' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2513 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_15)   --->   "%mul_ln43_205 = mul i24 %coeffs_221_cast_i_cast, i24 %zext_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2513 'mul' 'mul_ln43_205' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2514 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_8)   --->   "%mul_ln43_212 = mul i24 %coeffs_11_cast_i_cast, i24 %zext_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2514 'mul' 'mul_ln43_212' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2515 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_8)   --->   "%sext_ln43_216 = sext i24 %mul_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2515 'sext' 'sext_ln43_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2516 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_213 = mul i24 %coeffs_10_cast_i_cast, i24 %zext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2516 'mul' 'mul_ln43_213' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln43_217 = sext i24 %mul_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2517 'sext' 'sext_ln43_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2518 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_7)   --->   "%mul_ln43_214 = mul i24 %coeffs_9_cast_i_cast, i24 %zext_ln43_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2518 'mul' 'mul_ln43_214' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2519 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_7)   --->   "%sext_ln40_4 = sext i24 %mul_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2519 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2520 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_3 = add i27 %sext_ln43_2, i27 %sext_ln40_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2520 'add' 'add_ln43_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2521 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_5 = add i26 %sext_ln43_225, i26 %sext_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2521 'add' 'add_ln43_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln43_226 = sext i26 %add_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2522 'sext' 'sext_ln43_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2523 [1/1] (0.85ns)   --->   "%add_ln43_6 = add i27 %sext_ln43_226, i27 %add_ln43_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2523 'add' 'add_ln43_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln43_3 = sext i27 %add_ln43_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2524 'sext' 'sext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2525 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_7 = add i28 %sext_ln43_3, i28 %sext_ln40_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2525 'add' 'add_ln43_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2526 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_8 = add i25 %sext_ln43_217, i25 %sext_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2526 'add' 'add_ln43_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2527 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_10 = add i25 %sext_ln43_215, i25 %sext_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2527 'add' 'add_ln43_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln43_228 = sext i25 %add_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2528 'sext' 'sext_ln43_228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2529 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_12 = add i26 %sext_ln43_229, i26 %sext_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2529 'add' 'add_ln43_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln43_230 = sext i26 %add_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2530 'sext' 'sext_ln43_230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2531 [1/1] (0.84ns)   --->   "%add_ln43_13 = add i27 %sext_ln43_230, i27 %sext_ln43_228" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2531 'add' 'add_ln43_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2532 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_26 = add i25 %sext_ln43_195, i25 %sext_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2532 'add' 'add_ln43_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2533 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_120 = add i25 %sext_ln43_94, i25 %sext_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2533 'add' 'add_ln43_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2534 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_166 = add i25 %sext_ln43_47, i25 %sext_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2534 'add' 'add_ln43_166' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2535 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_168 = add i25 %sext_ln43_45, i25 %sext_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2535 'add' 'add_ln43_168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_169 = add i25 %sext_ln43_43, i25 %sext_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2536 'add' 'add_ln43_169' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2537 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_175 = add i25 %sext_ln43_40, i25 %sext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2537 'add' 'add_ln43_175' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2538 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_177 = add i25 %sext_ln43_37, i25 %sext_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2538 'add' 'add_ln43_177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2539 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_180 = add i25 %sext_ln43_33, i25 %sext_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2539 'add' 'add_ln43_180' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2540 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_182 = add i25 %sext_ln43_30, i25 %sext_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2540 'add' 'add_ln43_182' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2541 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_186 = add i25 %sext_ln43_27, i25 %sext_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2541 'add' 'add_ln43_186' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2542 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_188 = add i25 %sext_ln43_24, i25 %sext_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2542 'add' 'add_ln43_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2543 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_191 = add i25 %sext_ln43_21, i25 %sext_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2543 'add' 'add_ln43_191' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2544 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_193 = add i25 %sext_ln43_17, i25 %sext_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2544 'add' 'add_ln43_193' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2545 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_198 = add i25 %sext_ln43_14, i25 %sext_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2545 'add' 'add_ln43_198' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2546 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_200 = add i25 %sext_ln43_11, i25 %sext_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2546 'add' 'add_ln43_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2547 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_203 = add i25 %sext_ln43_8, i25 %sext_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2547 'add' 'add_ln43_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2548 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_205 = add i25 %sext_ln43_20, i25 %sext_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2548 'add' 'add_ln43_205' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2549 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_209 = add i25 %sext_ln43_65, i25 %sext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2549 'add' 'add_ln43_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln43_406 = sext i25 %add_ln43_209" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2550 'sext' 'sext_ln43_406' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2551 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_210 = add i26 %sext_ln43_406, i26 %sext_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2551 'add' 'add_ln43_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2552 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_211 = add i25 %sext_ln43_110, i25 %sext_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2552 'add' 'add_ln43_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln43_408 = sext i25 %add_ln43_211" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2553 'sext' 'sext_ln43_408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2554 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_212 = add i26 %sext_ln43_408, i26 %sext_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2554 'add' 'add_ln43_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2555 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_214 = add i25 %sext_ln43_155, i25 %sext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2555 'add' 'add_ln43_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln43_411 = sext i25 %add_ln43_214" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2556 'sext' 'sext_ln43_411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2557 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_215 = add i26 %sext_ln43_411, i26 %sext_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2557 'add' 'add_ln43_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2558 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_216 = add i25 %sext_ln43_184, i25 %sext_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2558 'add' 'add_ln43_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln43_413 = sext i25 %add_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2559 'sext' 'sext_ln43_413' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_217 = add i25 %sext_ln43_212, i25 %sext_ln43_223" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2560 'add' 'add_ln43_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln43_414 = sext i25 %add_ln43_217" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2561 'sext' 'sext_ln43_414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2562 [1/1] (0.83ns)   --->   "%add_ln43_218 = add i26 %sext_ln43_414, i26 %sext_ln43_413" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2562 'add' 'add_ln43_218' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2563 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_73, i8 %pixelWindow_mPixelWindow_val_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2563 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2564 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_72, i8 %pixelWindow_mPixelWindow_val_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2564 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2565 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_71, i8 %pixelWindow_mPixelWindow_val_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2565 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2566 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_70, i8 %pixelWindow_mPixelWindow_val_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2566 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2567 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_69, i8 %pixelWindow_mPixelWindow_val_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2567 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2568 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_68, i8 %pixelWindow_mPixelWindow_val_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2568 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2569 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_67, i8 %pixelWindow_mPixelWindow_val_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2569 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2570 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_66, i8 %pixelWindow_mPixelWindow_val_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2570 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2571 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_65, i8 %pixelWindow_mPixelWindow_val_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2571 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2572 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_64, i8 %pixelWindow_mPixelWindow_val_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2572 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2573 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_63, i8 %pixelWindow_mPixelWindow_val_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2573 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2574 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_62, i8 %pixelWindow_mPixelWindow_val_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2574 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2575 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_61, i8 %pixelWindow_mPixelWindow_val_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2575 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2576 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_58, i8 %pixelWindow_mPixelWindow_val_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2576 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2577 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_57, i8 %pixelWindow_mPixelWindow_val_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2577 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2578 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_56, i8 %pixelWindow_mPixelWindow_val_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2578 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2579 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_55, i8 %pixelWindow_mPixelWindow_val_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2579 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2580 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_54, i8 %pixelWindow_mPixelWindow_val_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2580 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2581 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_53, i8 %pixelWindow_mPixelWindow_val_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2581 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2582 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_52, i8 %pixelWindow_mPixelWindow_val_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2582 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2583 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_51, i8 %pixelWindow_mPixelWindow_val_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2583 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2584 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_50, i8 %pixelWindow_mPixelWindow_val_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2584 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2585 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_49, i8 %pixelWindow_mPixelWindow_val_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2585 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2586 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_48, i8 %pixelWindow_mPixelWindow_val_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2586 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2587 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_47, i8 %pixelWindow_mPixelWindow_val_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2587 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2588 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_46, i8 %pixelWindow_mPixelWindow_val_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2588 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.00>
ST_9 : Operation 2589 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_206)   --->   "%sum = mul i24 %coeffs_15_cast_i_cast, i24 %zext_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2589 'mul' 'sum' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2590 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_206)   --->   "%sext_ln40 = sext i24 %sum" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2590 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2591 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_204)   --->   "%mul_ln43_2 = mul i24 %coeffs_18_cast_i_cast, i24 %zext_ln43_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2591 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2592 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_204)   --->   "%sext_ln43_9 = sext i24 %mul_ln43_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2592 'sext' 'sext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2593 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_201)   --->   "%mul_ln43_5 = mul i24 %coeffs_21_cast_i_cast, i24 %zext_ln43_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2593 'mul' 'mul_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2594 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_201)   --->   "%sext_ln43_12 = sext i24 %mul_ln43_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2594 'sext' 'sext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2595 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_199)   --->   "%mul_ln43_8 = mul i24 %coeffs_24_cast_i_cast, i24 %zext_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2595 'mul' 'mul_ln43_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2596 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_199)   --->   "%sext_ln43_15 = sext i24 %mul_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2596 'sext' 'sext_ln43_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2597 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_194)   --->   "%mul_ln43_11 = mul i24 %coeffs_27_cast_i_cast, i24 %zext_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2597 'mul' 'mul_ln43_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2598 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_194)   --->   "%sext_ln43_18 = sext i24 %mul_ln43_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2598 'sext' 'sext_ln43_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2599 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_192)   --->   "%mul_ln43_15 = mul i24 %coeffs_31_cast_i_cast, i24 %zext_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2599 'mul' 'mul_ln43_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2600 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_192)   --->   "%sext_ln43_22 = sext i24 %mul_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2600 'sext' 'sext_ln43_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2601 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_189)   --->   "%mul_ln43_18 = mul i24 %coeffs_34_cast_i_cast, i24 %zext_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2601 'mul' 'mul_ln43_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2602 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_189)   --->   "%sext_ln43_25 = sext i24 %mul_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2602 'sext' 'sext_ln43_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2603 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_187)   --->   "%mul_ln43_21 = mul i24 %coeffs_37_cast_i_cast, i24 %zext_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2603 'mul' 'mul_ln43_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2604 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_187)   --->   "%sext_ln43_28 = sext i24 %mul_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2604 'sext' 'sext_ln43_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2605 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_183)   --->   "%mul_ln43_24 = mul i24 %coeffs_40_cast_i_cast, i24 %zext_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2605 'mul' 'mul_ln43_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2606 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_183)   --->   "%sext_ln43_31 = sext i24 %mul_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2606 'sext' 'sext_ln43_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2607 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_181)   --->   "%mul_ln43_27 = mul i24 %coeffs_43_cast_i_cast, i24 %zext_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2607 'mul' 'mul_ln43_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2608 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_181)   --->   "%sext_ln43_34 = sext i24 %mul_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2608 'sext' 'sext_ln43_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2609 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_178)   --->   "%mul_ln43_31 = mul i24 %coeffs_47_cast_i_cast, i24 %zext_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2609 'mul' 'mul_ln43_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2610 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_178)   --->   "%sext_ln43_38 = sext i24 %mul_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2610 'sext' 'sext_ln43_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2611 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_176)   --->   "%mul_ln43_34 = mul i24 %coeffs_50_cast_i_cast, i24 %zext_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2611 'mul' 'mul_ln43_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2612 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_176)   --->   "%sext_ln43_41 = sext i24 %mul_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2612 'sext' 'sext_ln43_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2613 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_167)   --->   "%mul_ln43_41 = mul i24 %coeffs_57_cast_i_cast, i24 %zext_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2613 'mul' 'mul_ln43_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2614 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_167)   --->   "%sext_ln43_48 = sext i24 %mul_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2614 'sext' 'sext_ln43_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln43_43 = zext i8 %select_ln61_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2615 'zext' 'zext_ln43_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2616 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_163)   --->   "%mul_ln43_42 = mul i24 %coeffs_58_cast_i_cast, i24 %zext_ln43_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2616 'mul' 'mul_ln43_42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2617 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_44 = mul i24 %coeffs_60_cast_i_cast, i24 %zext_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2617 'mul' 'mul_ln43_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln43_47 = zext i8 %select_ln61_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2618 'zext' 'zext_ln43_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2619 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_161)   --->   "%mul_ln43_46 = mul i24 %coeffs_62_cast_i_cast, i24 %zext_ln43_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2619 'mul' 'mul_ln43_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2620 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_47 = mul i24 %coeffs_63_cast_i_cast, i24 %zext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2620 'mul' 'mul_ln43_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln43_50 = zext i8 %select_ln61_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2621 'zext' 'zext_ln43_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2622 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_157)   --->   "%mul_ln43_49 = mul i24 %coeffs_65_cast_i_cast, i24 %zext_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2622 'mul' 'mul_ln43_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2623 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_50 = mul i24 %coeffs_66_cast_i_cast, i24 %zext_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2623 'mul' 'mul_ln43_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln43_53 = zext i8 %select_ln61_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2624 'zext' 'zext_ln43_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2625 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_155)   --->   "%mul_ln43_52 = mul i24 %coeffs_68_cast_i_cast, i24 %zext_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2625 'mul' 'mul_ln43_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2626 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_53 = mul i24 %coeffs_69_cast_i_cast, i24 %zext_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2626 'mul' 'mul_ln43_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2627 [1/1] (0.00ns)   --->   "%zext_ln43_56 = zext i8 %select_ln61_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2627 'zext' 'zext_ln43_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2628 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_152)   --->   "%mul_ln43_55 = mul i24 %coeffs_71_cast_i_cast, i24 %zext_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2628 'mul' 'mul_ln43_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2629 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_56 = mul i24 %coeffs_72_cast_i_cast, i24 %zext_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2629 'mul' 'mul_ln43_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln43_60 = zext i8 %select_ln61_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2630 'zext' 'zext_ln43_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2631 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_150)   --->   "%mul_ln43_59 = mul i24 %coeffs_75_cast_i_cast, i24 %zext_ln43_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2631 'mul' 'mul_ln43_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2632 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_60 = mul i24 %coeffs_76_cast_i_cast, i24 %zext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2632 'mul' 'mul_ln43_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln43_63 = zext i8 %select_ln61_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2633 'zext' 'zext_ln43_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2634 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_145)   --->   "%mul_ln43_62 = mul i24 %coeffs_78_cast_i_cast, i24 %zext_ln43_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2634 'mul' 'mul_ln43_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2635 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_63 = mul i24 %coeffs_79_cast_i_cast, i24 %zext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2635 'mul' 'mul_ln43_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln43_66 = zext i8 %select_ln61_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2636 'zext' 'zext_ln43_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2637 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_143)   --->   "%mul_ln43_65 = mul i24 %coeffs_81_cast_i_cast, i24 %zext_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2637 'mul' 'mul_ln43_65' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2638 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_66 = mul i24 %coeffs_82_cast_i_cast, i24 %zext_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2638 'mul' 'mul_ln43_66' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2639 [1/1] (0.00ns)   --->   "%zext_ln43_69 = zext i8 %select_ln61_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2639 'zext' 'zext_ln43_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2640 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_140)   --->   "%mul_ln43_68 = mul i24 %coeffs_84_cast_i_cast, i24 %zext_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2640 'mul' 'mul_ln43_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2641 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_69 = mul i24 %coeffs_85_cast_i_cast, i24 %zext_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2641 'mul' 'mul_ln43_69' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln43_72 = zext i8 %select_ln61_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2642 'zext' 'zext_ln43_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2643 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_138)   --->   "%mul_ln43_71 = mul i24 %coeffs_87_cast_i_cast, i24 %zext_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2643 'mul' 'mul_ln43_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2644 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_72 = mul i24 %coeffs_88_cast_i_cast, i24 %zext_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2644 'mul' 'mul_ln43_72' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2645 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_121)   --->   "%mul_ln43_89 = mul i24 %coeffs_105_cast_i_cast, i24 %zext_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2645 'mul' 'mul_ln43_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2646 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_121)   --->   "%sext_ln43_96 = sext i24 %mul_ln43_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2646 'sext' 'sext_ln43_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2647 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_119)   --->   "%mul_ln43_90 = mul i24 %coeffs_106_cast_i_cast, i24 %zext_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2647 'mul' 'mul_ln43_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2648 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_119)   --->   "%sext_ln43_97 = sext i24 %mul_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2648 'sext' 'sext_ln43_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2649 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_91 = mul i24 %coeffs_107_cast_i_cast, i24 %zext_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2649 'mul' 'mul_ln43_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln43_98 = sext i24 %mul_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2650 'sext' 'sext_ln43_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2651 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_117)   --->   "%mul_ln43_92 = mul i24 %coeffs_108_cast_i_cast, i24 %zext_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2651 'mul' 'mul_ln43_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2652 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_117)   --->   "%sext_ln43_99 = sext i24 %mul_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2652 'sext' 'sext_ln43_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2653 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_93 = mul i24 %coeffs_109_cast_i_cast, i24 %zext_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2653 'mul' 'mul_ln43_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln43_100 = sext i24 %mul_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2654 'sext' 'sext_ln43_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2655 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_116)   --->   "%mul_ln43_94 = mul i24 %coeffs_110_cast_i_cast, i24 %zext_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2655 'mul' 'mul_ln43_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2656 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_116)   --->   "%sext_ln43_101 = sext i24 %mul_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2656 'sext' 'sext_ln43_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2657 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_95 = mul i24 %coeffs_111_cast_i_cast, i24 %zext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2657 'mul' 'mul_ln43_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln43_102 = sext i24 %mul_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2658 'sext' 'sext_ln43_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2659 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_113)   --->   "%mul_ln43_96 = mul i24 %coeffs_112_cast_i_cast, i24 %zext_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2659 'mul' 'mul_ln43_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2660 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_113)   --->   "%sext_ln43_103 = sext i24 %mul_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2660 'sext' 'sext_ln43_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2661 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_97 = mul i24 %coeffs_113_cast_i_cast, i24 %zext_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2661 'mul' 'mul_ln43_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln43_104 = sext i24 %mul_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2662 'sext' 'sext_ln43_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2663 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_112)   --->   "%mul_ln43_98 = mul i24 %coeffs_114_cast_i_cast, i24 %zext_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2663 'mul' 'mul_ln43_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2664 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_112)   --->   "%sext_ln43_105 = sext i24 %mul_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2664 'sext' 'sext_ln43_105' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2665 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_99 = mul i24 %coeffs_115_cast_i_cast, i24 %zext_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2665 'mul' 'mul_ln43_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln43_106 = sext i24 %mul_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2666 'sext' 'sext_ln43_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2667 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_110)   --->   "%mul_ln43_100 = mul i24 %coeffs_116_cast_i_cast, i24 %zext_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2667 'mul' 'mul_ln43_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2668 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_110)   --->   "%sext_ln43_107 = sext i24 %mul_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2668 'sext' 'sext_ln43_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2669 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_101 = mul i24 %coeffs_117_cast_i_cast, i24 %zext_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2669 'mul' 'mul_ln43_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln43_108 = sext i24 %mul_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2670 'sext' 'sext_ln43_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2671 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_109)   --->   "%mul_ln43_102 = mul i24 %coeffs_118_cast_i_cast, i24 %zext_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2671 'mul' 'mul_ln43_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2672 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_109)   --->   "%sext_ln43_109 = sext i24 %mul_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2672 'sext' 'sext_ln43_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2673 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_104 = mul i24 %coeffs_120_cast_i_cast, i24 %zext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2673 'mul' 'mul_ln43_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln43_111 = sext i24 %mul_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2674 'sext' 'sext_ln43_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2675 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_105)   --->   "%mul_ln43_105 = mul i24 %coeffs_121_cast_i_cast, i24 %zext_ln43_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2675 'mul' 'mul_ln43_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2676 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_105)   --->   "%sext_ln43_112 = sext i24 %mul_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2676 'sext' 'sext_ln43_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2677 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_106 = mul i24 %coeffs_122_cast_i_cast, i24 %zext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2677 'mul' 'mul_ln43_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln43_113 = sext i24 %mul_ln43_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2678 'sext' 'sext_ln43_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2679 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_104)   --->   "%mul_ln43_107 = mul i24 %coeffs_123_cast_i_cast, i24 %zext_ln43_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2679 'mul' 'mul_ln43_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2680 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_104)   --->   "%sext_ln43_114 = sext i24 %mul_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2680 'sext' 'sext_ln43_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2681 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_108 = mul i24 %coeffs_124_cast_i_cast, i24 %zext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2681 'mul' 'mul_ln43_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln43_115 = sext i24 %mul_ln43_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2682 'sext' 'sext_ln43_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2683 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_102)   --->   "%mul_ln43_109 = mul i24 %coeffs_125_cast_i_cast, i24 %zext_ln43_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2683 'mul' 'mul_ln43_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2684 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_102)   --->   "%sext_ln43_116 = sext i24 %mul_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2684 'sext' 'sext_ln43_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2685 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_110 = mul i24 %coeffs_126_cast_i_cast, i24 %zext_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2685 'mul' 'mul_ln43_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln43_117 = sext i24 %mul_ln43_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2686 'sext' 'sext_ln43_117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2687 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_101)   --->   "%mul_ln43_111 = mul i24 %coeffs_127_cast_i_cast, i24 %zext_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2687 'mul' 'mul_ln43_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2688 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_101)   --->   "%sext_ln43_118 = sext i24 %mul_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2688 'sext' 'sext_ln43_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2689 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_112 = mul i24 %coeffs_128_cast_i_cast, i24 %zext_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2689 'mul' 'mul_ln43_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln43_119 = sext i24 %mul_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2690 'sext' 'sext_ln43_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2691 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_98)   --->   "%mul_ln43_113 = mul i24 %coeffs_129_cast_i_cast, i24 %zext_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2691 'mul' 'mul_ln43_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2692 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_98)   --->   "%sext_ln43_120 = sext i24 %mul_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2692 'sext' 'sext_ln43_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2693 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_114 = mul i24 %coeffs_130_cast_i_cast, i24 %zext_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2693 'mul' 'mul_ln43_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln43_121 = sext i24 %mul_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2694 'sext' 'sext_ln43_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2695 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_97)   --->   "%mul_ln43_115 = mul i24 %coeffs_131_cast_i_cast, i24 %zext_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2695 'mul' 'mul_ln43_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2696 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_97)   --->   "%sext_ln43_122 = sext i24 %mul_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2696 'sext' 'sext_ln43_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2697 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_116 = mul i24 %coeffs_132_cast_i_cast, i24 %zext_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2697 'mul' 'mul_ln43_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln43_123 = sext i24 %mul_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2698 'sext' 'sext_ln43_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2699 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_95)   --->   "%mul_ln43_117 = mul i24 %coeffs_133_cast_i_cast, i24 %zext_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2699 'mul' 'mul_ln43_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2700 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_95)   --->   "%sext_ln43_124 = sext i24 %mul_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2700 'sext' 'sext_ln43_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2701 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_119 = mul i24 %coeffs_135_cast_i_cast, i24 %zext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2701 'mul' 'mul_ln43_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln43_126 = sext i24 %mul_ln43_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2702 'sext' 'sext_ln43_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2703 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_94)   --->   "%mul_ln43_120 = mul i24 %coeffs_136_cast_i_cast, i24 %zext_ln43_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2703 'mul' 'mul_ln43_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2704 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_94)   --->   "%sext_ln43_127 = sext i24 %mul_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2704 'sext' 'sext_ln43_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2705 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_121 = mul i24 %coeffs_137_cast_i_cast, i24 %zext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2705 'mul' 'mul_ln43_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln43_128 = sext i24 %mul_ln43_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2706 'sext' 'sext_ln43_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2707 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_89)   --->   "%mul_ln43_122 = mul i24 %coeffs_138_cast_i_cast, i24 %zext_ln43_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2707 'mul' 'mul_ln43_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2708 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_89)   --->   "%sext_ln43_129 = sext i24 %mul_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2708 'sext' 'sext_ln43_129' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2709 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_123 = mul i24 %coeffs_139_cast_i_cast, i24 %zext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2709 'mul' 'mul_ln43_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln43_130 = sext i24 %mul_ln43_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2710 'sext' 'sext_ln43_130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2711 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_88)   --->   "%mul_ln43_124 = mul i24 %coeffs_140_cast_i_cast, i24 %zext_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2711 'mul' 'mul_ln43_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2712 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_88)   --->   "%sext_ln43_131 = sext i24 %mul_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2712 'sext' 'sext_ln43_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2713 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_125 = mul i24 %coeffs_141_cast_i_cast, i24 %zext_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2713 'mul' 'mul_ln43_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln43_132 = sext i24 %mul_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2714 'sext' 'sext_ln43_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2715 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_86)   --->   "%mul_ln43_126 = mul i24 %coeffs_142_cast_i_cast, i24 %zext_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2715 'mul' 'mul_ln43_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2716 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_86)   --->   "%sext_ln43_133 = sext i24 %mul_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2716 'sext' 'sext_ln43_133' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2717 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_127 = mul i24 %coeffs_143_cast_i_cast, i24 %zext_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2717 'mul' 'mul_ln43_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln43_134 = sext i24 %mul_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2718 'sext' 'sext_ln43_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2719 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_85)   --->   "%mul_ln43_128 = mul i24 %coeffs_144_cast_i_cast, i24 %zext_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2719 'mul' 'mul_ln43_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2720 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_85)   --->   "%sext_ln43_135 = sext i24 %mul_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2720 'sext' 'sext_ln43_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2721 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_129 = mul i24 %coeffs_145_cast_i_cast, i24 %zext_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2721 'mul' 'mul_ln43_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln43_136 = sext i24 %mul_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2722 'sext' 'sext_ln43_136' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2723 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_82)   --->   "%mul_ln43_130 = mul i24 %coeffs_146_cast_i_cast, i24 %zext_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2723 'mul' 'mul_ln43_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2724 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_82)   --->   "%sext_ln43_137 = sext i24 %mul_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2724 'sext' 'sext_ln43_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2725 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_131 = mul i24 %coeffs_147_cast_i_cast, i24 %zext_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2725 'mul' 'mul_ln43_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln43_138 = sext i24 %mul_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2726 'sext' 'sext_ln43_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2727 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_81)   --->   "%mul_ln43_132 = mul i24 %coeffs_148_cast_i_cast, i24 %zext_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2727 'mul' 'mul_ln43_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2728 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_81)   --->   "%sext_ln43_139 = sext i24 %mul_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2728 'sext' 'sext_ln43_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2729 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_134 = mul i24 %coeffs_150_cast_i_cast, i24 %zext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2729 'mul' 'mul_ln43_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln43_141 = sext i24 %mul_ln43_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2730 'sext' 'sext_ln43_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2731 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_79)   --->   "%mul_ln43_135 = mul i24 %coeffs_151_cast_i_cast, i24 %zext_ln43_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2731 'mul' 'mul_ln43_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2732 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_79)   --->   "%sext_ln43_142 = sext i24 %mul_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2732 'sext' 'sext_ln43_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2733 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_136 = mul i24 %coeffs_152_cast_i_cast, i24 %zext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2733 'mul' 'mul_ln43_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln43_143 = sext i24 %mul_ln43_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2734 'sext' 'sext_ln43_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2735 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_78)   --->   "%mul_ln43_137 = mul i24 %coeffs_153_cast_i_cast, i24 %zext_ln43_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2735 'mul' 'mul_ln43_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2736 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_78)   --->   "%sext_ln43_144 = sext i24 %mul_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2736 'sext' 'sext_ln43_144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2737 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_138 = mul i24 %coeffs_154_cast_i_cast, i24 %zext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2737 'mul' 'mul_ln43_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln43_145 = sext i24 %mul_ln43_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2738 'sext' 'sext_ln43_145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2739 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_74)   --->   "%mul_ln43_139 = mul i24 %coeffs_155_cast_i_cast, i24 %zext_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2739 'mul' 'mul_ln43_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2740 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_74)   --->   "%sext_ln43_146 = sext i24 %mul_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2740 'sext' 'sext_ln43_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2741 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_140 = mul i24 %coeffs_156_cast_i_cast, i24 %zext_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2741 'mul' 'mul_ln43_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln43_147 = sext i24 %mul_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2742 'sext' 'sext_ln43_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2743 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_73)   --->   "%mul_ln43_141 = mul i24 %coeffs_157_cast_i_cast, i24 %zext_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2743 'mul' 'mul_ln43_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2744 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_73)   --->   "%sext_ln43_148 = sext i24 %mul_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2744 'sext' 'sext_ln43_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2745 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_142 = mul i24 %coeffs_158_cast_i_cast, i24 %zext_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2745 'mul' 'mul_ln43_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln43_149 = sext i24 %mul_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2746 'sext' 'sext_ln43_149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2747 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_71)   --->   "%mul_ln43_143 = mul i24 %coeffs_159_cast_i_cast, i24 %zext_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2747 'mul' 'mul_ln43_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2748 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_71)   --->   "%sext_ln43_150 = sext i24 %mul_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2748 'sext' 'sext_ln43_150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2749 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_144 = mul i24 %coeffs_160_cast_i_cast, i24 %zext_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2749 'mul' 'mul_ln43_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln43_151 = sext i24 %mul_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2750 'sext' 'sext_ln43_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2751 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_70)   --->   "%mul_ln43_145 = mul i24 %coeffs_161_cast_i_cast, i24 %zext_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2751 'mul' 'mul_ln43_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2752 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_70)   --->   "%sext_ln43_152 = sext i24 %mul_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2752 'sext' 'sext_ln43_152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2753 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_146 = mul i24 %coeffs_162_cast_i_cast, i24 %zext_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2753 'mul' 'mul_ln43_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln43_153 = sext i24 %mul_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2754 'sext' 'sext_ln43_153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2755 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_57)   --->   "%mul_ln43_155 = mul i24 %coeffs_171_cast_i_cast, i24 %zext_ln43_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2755 'mul' 'mul_ln43_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2756 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_57)   --->   "%sext_ln43_161 = sext i24 %mul_ln43_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2756 'sext' 'sext_ln43_161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2757 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_156 = mul i24 %coeffs_172_cast_i_cast, i24 %zext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2757 'mul' 'mul_ln43_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln43_162 = sext i24 %mul_ln43_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2758 'sext' 'sext_ln43_162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2759 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_58)   --->   "%mul_ln43_157 = mul i24 %coeffs_173_cast_i_cast, i24 %zext_ln43_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2759 'mul' 'mul_ln43_157' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2760 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_56)   --->   "%mul_ln43_158 = mul i24 %coeffs_174_cast_i_cast, i24 %zext_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2760 'mul' 'mul_ln43_158' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2761 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_159 = mul i24 %coeffs_175_cast_i_cast, i24 %zext_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2761 'mul' 'mul_ln43_159' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2762 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_54)   --->   "%mul_ln43_160 = mul i24 %coeffs_176_cast_i_cast, i24 %zext_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2762 'mul' 'mul_ln43_160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2763 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_161 = mul i24 %coeffs_177_cast_i_cast, i24 %zext_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2763 'mul' 'mul_ln43_161' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2764 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_53)   --->   "%mul_ln43_162 = mul i24 %coeffs_178_cast_i_cast, i24 %zext_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2764 'mul' 'mul_ln43_162' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2765 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_164 = mul i24 %coeffs_180_cast_i_cast, i24 %zext_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2765 'mul' 'mul_ln43_164' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2766 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_50)   --->   "%mul_ln43_165 = mul i24 %coeffs_181_cast_i_cast, i24 %zext_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2766 'mul' 'mul_ln43_165' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2767 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_166 = mul i24 %coeffs_182_cast_i_cast, i24 %zext_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2767 'mul' 'mul_ln43_166' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2768 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_49)   --->   "%mul_ln43_167 = mul i24 %coeffs_183_cast_i_cast, i24 %zext_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2768 'mul' 'mul_ln43_167' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2769 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_168 = mul i24 %coeffs_184_cast_i_cast, i24 %zext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2769 'mul' 'mul_ln43_168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2770 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_47)   --->   "%mul_ln43_169 = mul i24 %coeffs_185_cast_i_cast, i24 %zext_ln43_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2770 'mul' 'mul_ln43_169' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2771 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_170 = mul i24 %coeffs_186_cast_i_cast, i24 %zext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2771 'mul' 'mul_ln43_170' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2772 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_46)   --->   "%mul_ln43_171 = mul i24 %coeffs_187_cast_i_cast, i24 %zext_ln43_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2772 'mul' 'mul_ln43_171' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2773 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_172 = mul i24 %coeffs_188_cast_i_cast, i24 %zext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2773 'mul' 'mul_ln43_172' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2774 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_42)   --->   "%mul_ln43_173 = mul i24 %coeffs_189_cast_i_cast, i24 %zext_ln43_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2774 'mul' 'mul_ln43_173' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2775 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_174 = mul i24 %coeffs_190_cast_i_cast, i24 %zext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2775 'mul' 'mul_ln43_174' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2776 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_41)   --->   "%mul_ln43_175 = mul i24 %coeffs_191_cast_i_cast, i24 %zext_ln43_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2776 'mul' 'mul_ln43_175' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2777 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_176 = mul i24 %coeffs_192_cast_i_cast, i24 %zext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2777 'mul' 'mul_ln43_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2778 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_39)   --->   "%mul_ln43_177 = mul i24 %coeffs_193_cast_i_cast, i24 %zext_ln43_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2778 'mul' 'mul_ln43_177' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2779 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_179 = mul i24 %coeffs_195_cast_i_cast, i24 %zext_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2779 'mul' 'mul_ln43_179' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2780 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_38)   --->   "%mul_ln43_180 = mul i24 %coeffs_196_cast_i_cast, i24 %zext_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2780 'mul' 'mul_ln43_180' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2781 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_181 = mul i24 %coeffs_197_cast_i_cast, i24 %zext_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2781 'mul' 'mul_ln43_181' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2782 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_35)   --->   "%mul_ln43_182 = mul i24 %coeffs_198_cast_i_cast, i24 %zext_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2782 'mul' 'mul_ln43_182' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2783 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_183 = mul i24 %coeffs_199_cast_i_cast, i24 %zext_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2783 'mul' 'mul_ln43_183' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2784 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_34)   --->   "%mul_ln43_184 = mul i24 %coeffs_200_cast_i_cast, i24 %zext_ln43_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2784 'mul' 'mul_ln43_184' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2785 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_185 = mul i24 %coeffs_201_cast_i_cast, i24 %zext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2785 'mul' 'mul_ln43_185' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln43_187 = zext i8 %select_ln61_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2786 'zext' 'zext_ln43_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2787 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_32)   --->   "%mul_ln43_186 = mul i24 %coeffs_202_cast_i_cast, i24 %zext_ln43_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2787 'mul' 'mul_ln43_186' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2788 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_187 = mul i24 %coeffs_203_cast_i_cast, i24 %zext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2788 'mul' 'mul_ln43_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln43_189 = zext i8 %select_ln61_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2789 'zext' 'zext_ln43_189' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2790 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_31)   --->   "%mul_ln43_188 = mul i24 %coeffs_204_cast_i_cast, i24 %zext_ln43_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2790 'mul' 'mul_ln43_188' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2791 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_27)   --->   "%mul_ln43_191 = mul i24 %coeffs_207_cast_i_cast, i24 %zext_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2791 'mul' 'mul_ln43_191' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2792 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_27)   --->   "%sext_ln43_196 = sext i24 %mul_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2792 'sext' 'sext_ln43_196' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2793 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_25)   --->   "%mul_ln43_192 = mul i24 %coeffs_208_cast_i_cast, i24 %zext_ln43_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2793 'mul' 'mul_ln43_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2794 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_25)   --->   "%sext_ln43_197 = sext i24 %mul_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2794 'sext' 'sext_ln43_197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2795 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_194 = mul i24 %coeffs_210_cast_i_cast, i24 %zext_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2795 'mul' 'mul_ln43_194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln43_199 = sext i24 %mul_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2796 'sext' 'sext_ln43_199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2797 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_23)   --->   "%mul_ln43_195 = mul i24 %coeffs_211_cast_i_cast, i24 %zext_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2797 'mul' 'mul_ln43_195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2798 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_23)   --->   "%sext_ln43_200 = sext i24 %mul_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2798 'sext' 'sext_ln43_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2799 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_196 = mul i24 %coeffs_212_cast_i_cast, i24 %zext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2799 'mul' 'mul_ln43_196' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln43_201 = sext i24 %mul_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2800 'sext' 'sext_ln43_201' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2801 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_22)   --->   "%mul_ln43_197 = mul i24 %coeffs_213_cast_i_cast, i24 %zext_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2801 'mul' 'mul_ln43_197' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2802 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_22)   --->   "%sext_ln43_202 = sext i24 %mul_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2802 'sext' 'sext_ln43_202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2803 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_198 = mul i24 %coeffs_214_cast_i_cast, i24 %zext_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2803 'mul' 'mul_ln43_198' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln43_203 = sext i24 %mul_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2804 'sext' 'sext_ln43_203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2805 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_19)   --->   "%mul_ln43_199 = mul i24 %coeffs_215_cast_i_cast, i24 %zext_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2805 'mul' 'mul_ln43_199' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2806 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_19)   --->   "%sext_ln43_204 = sext i24 %mul_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2806 'sext' 'sext_ln43_204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2807 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_200 = mul i24 %coeffs_216_cast_i_cast, i24 %zext_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2807 'mul' 'mul_ln43_200' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln43_205 = sext i24 %mul_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2808 'sext' 'sext_ln43_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2809 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_18)   --->   "%mul_ln43_201 = mul i24 %coeffs_217_cast_i_cast, i24 %zext_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2809 'mul' 'mul_ln43_201' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2810 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_18)   --->   "%sext_ln43_206 = sext i24 %mul_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2810 'sext' 'sext_ln43_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2811 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_202 = mul i24 %coeffs_218_cast_i_cast, i24 %zext_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2811 'mul' 'mul_ln43_202' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln43_207 = sext i24 %mul_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2812 'sext' 'sext_ln43_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2813 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_16)   --->   "%mul_ln43_203 = mul i24 %coeffs_219_cast_i_cast, i24 %zext_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2813 'mul' 'mul_ln43_203' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2814 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_16)   --->   "%sext_ln43_208 = sext i24 %mul_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2814 'sext' 'sext_ln43_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2815 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_204 = mul i24 %coeffs_220_cast_i_cast, i24 %zext_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2815 'mul' 'mul_ln43_204' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln43_209 = sext i24 %mul_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2816 'sext' 'sext_ln43_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2817 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_15)   --->   "%mul_ln43_205 = mul i24 %coeffs_221_cast_i_cast, i24 %zext_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2817 'mul' 'mul_ln43_205' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2818 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_15)   --->   "%sext_ln40_3 = sext i24 %mul_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2818 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2819 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_7 = add i28 %sext_ln43_3, i28 %sext_ln40_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2819 'add' 'add_ln43_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2820 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_8 = add i25 %sext_ln43_217, i25 %sext_ln43_216" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2820 'add' 'add_ln43_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln43_227 = sext i25 %add_ln43_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2821 'sext' 'sext_ln43_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_9 = add i28 %sext_ln43_227, i28 %add_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2822 'add' 'add_ln43_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln43_231 = sext i27 %add_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2823 'sext' 'sext_ln43_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2824 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln43_14 = add i28 %sext_ln43_231, i28 %add_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2824 'add' 'add_ln43_14' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln43_4 = sext i28 %add_ln43_14" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2825 'sext' 'sext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2826 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_15 = add i29 %sext_ln43_4, i29 %sext_ln40_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2826 'add' 'add_ln43_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2827 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_16 = add i25 %sext_ln43_209, i25 %sext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2827 'add' 'add_ln43_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_18 = add i25 %sext_ln43_207, i25 %sext_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2828 'add' 'add_ln43_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2829 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_19 = add i25 %sext_ln43_205, i25 %sext_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2829 'add' 'add_ln43_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2830 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_22 = add i25 %sext_ln43_203, i25 %sext_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2830 'add' 'add_ln43_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2831 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_23 = add i25 %sext_ln43_201, i25 %sext_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2831 'add' 'add_ln43_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2832 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_25 = add i25 %sext_ln43_199, i25 %sext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2832 'add' 'add_ln43_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2833 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_26 = add i25 %sext_ln43_195, i25 %sext_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2833 'add' 'add_ln43_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln43_240 = sext i25 %add_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2834 'sext' 'sext_ln43_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2835 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_27 = add i26 %sext_ln43_240, i26 %sext_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2835 'add' 'add_ln43_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2836 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_57 = add i25 %sext_ln43_162, i25 %sext_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2836 'add' 'add_ln43_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2837 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_70 = add i25 %sext_ln43_153, i25 %sext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2837 'add' 'add_ln43_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2838 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_71 = add i25 %sext_ln43_151, i25 %sext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2838 'add' 'add_ln43_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2839 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_73 = add i25 %sext_ln43_149, i25 %sext_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2839 'add' 'add_ln43_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2840 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_74 = add i25 %sext_ln43_147, i25 %sext_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2840 'add' 'add_ln43_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2841 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_78 = add i25 %sext_ln43_145, i25 %sext_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2841 'add' 'add_ln43_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2842 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_79 = add i25 %sext_ln43_143, i25 %sext_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2842 'add' 'add_ln43_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2843 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_81 = add i25 %sext_ln43_141, i25 %sext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2843 'add' 'add_ln43_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2844 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_82 = add i25 %sext_ln43_138, i25 %sext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2844 'add' 'add_ln43_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2845 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_85 = add i25 %sext_ln43_136, i25 %sext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2845 'add' 'add_ln43_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2846 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_86 = add i25 %sext_ln43_134, i25 %sext_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2846 'add' 'add_ln43_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2847 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_88 = add i25 %sext_ln43_132, i25 %sext_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2847 'add' 'add_ln43_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2848 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_89 = add i25 %sext_ln43_130, i25 %sext_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2848 'add' 'add_ln43_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_94 = add i25 %sext_ln43_128, i25 %sext_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2849 'add' 'add_ln43_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2850 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_95 = add i25 %sext_ln43_126, i25 %sext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2850 'add' 'add_ln43_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2851 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_97 = add i25 %sext_ln43_123, i25 %sext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2851 'add' 'add_ln43_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2852 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_98 = add i25 %sext_ln43_121, i25 %sext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2852 'add' 'add_ln43_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2853 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_101 = add i25 %sext_ln43_119, i25 %sext_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2853 'add' 'add_ln43_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2854 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_102 = add i25 %sext_ln43_117, i25 %sext_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2854 'add' 'add_ln43_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2855 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_104 = add i25 %sext_ln43_115, i25 %sext_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2855 'add' 'add_ln43_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2856 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_105 = add i25 %sext_ln43_113, i25 %sext_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2856 'add' 'add_ln43_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2857 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_109 = add i25 %sext_ln43_111, i25 %sext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2857 'add' 'add_ln43_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2858 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_110 = add i25 %sext_ln43_108, i25 %sext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2858 'add' 'add_ln43_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2859 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_112 = add i25 %sext_ln43_106, i25 %sext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2859 'add' 'add_ln43_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2860 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_113 = add i25 %sext_ln43_104, i25 %sext_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2860 'add' 'add_ln43_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2861 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_116 = add i25 %sext_ln43_102, i25 %sext_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2861 'add' 'add_ln43_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2862 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_117 = add i25 %sext_ln43_100, i25 %sext_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2862 'add' 'add_ln43_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2863 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_119 = add i25 %sext_ln43_98, i25 %sext_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2863 'add' 'add_ln43_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2864 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_120 = add i25 %sext_ln43_94, i25 %sext_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2864 'add' 'add_ln43_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln43_323 = sext i25 %add_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2865 'sext' 'sext_ln43_323' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_121 = add i26 %sext_ln43_323, i26 %sext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2866 'add' 'add_ln43_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2867 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_166 = add i25 %sext_ln43_47, i25 %sext_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2867 'add' 'add_ln43_166' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln43_364 = sext i25 %add_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2868 'sext' 'sext_ln43_364' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2869 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_167 = add i26 %sext_ln43_364, i26 %sext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2869 'add' 'add_ln43_167' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2870 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_168 = add i25 %sext_ln43_45, i25 %sext_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2870 'add' 'add_ln43_168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln43_366 = sext i25 %add_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2871 'sext' 'sext_ln43_366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2872 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_169 = add i25 %sext_ln43_43, i25 %sext_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2872 'add' 'add_ln43_169' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln43_367 = sext i25 %add_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2873 'sext' 'sext_ln43_367' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2874 [1/1] (0.83ns)   --->   "%add_ln43_170 = add i26 %sext_ln43_367, i26 %sext_ln43_366" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2874 'add' 'add_ln43_170' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2875 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_175 = add i25 %sext_ln43_40, i25 %sext_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2875 'add' 'add_ln43_175' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln43_372 = sext i25 %add_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2876 'sext' 'sext_ln43_372' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2877 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_176 = add i26 %sext_ln43_372, i26 %sext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2877 'add' 'add_ln43_176' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2878 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_177 = add i25 %sext_ln43_37, i25 %sext_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2878 'add' 'add_ln43_177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln43_374 = sext i25 %add_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2879 'sext' 'sext_ln43_374' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2880 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_178 = add i26 %sext_ln43_374, i26 %sext_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2880 'add' 'add_ln43_178' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2881 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_180 = add i25 %sext_ln43_33, i25 %sext_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2881 'add' 'add_ln43_180' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln43_377 = sext i25 %add_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2882 'sext' 'sext_ln43_377' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2883 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_181 = add i26 %sext_ln43_377, i26 %sext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2883 'add' 'add_ln43_181' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2884 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_182 = add i25 %sext_ln43_30, i25 %sext_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2884 'add' 'add_ln43_182' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln43_379 = sext i25 %add_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2885 'sext' 'sext_ln43_379' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2886 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_183 = add i26 %sext_ln43_379, i26 %sext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2886 'add' 'add_ln43_183' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2887 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_186 = add i25 %sext_ln43_27, i25 %sext_ln43_26" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2887 'add' 'add_ln43_186' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln43_383 = sext i25 %add_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2888 'sext' 'sext_ln43_383' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2889 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_187 = add i26 %sext_ln43_383, i26 %sext_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2889 'add' 'add_ln43_187' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2890 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_188 = add i25 %sext_ln43_24, i25 %sext_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2890 'add' 'add_ln43_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln43_385 = sext i25 %add_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2891 'sext' 'sext_ln43_385' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2892 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_189 = add i26 %sext_ln43_385, i26 %sext_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2892 'add' 'add_ln43_189' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2893 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_191 = add i25 %sext_ln43_21, i25 %sext_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2893 'add' 'add_ln43_191' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln43_388 = sext i25 %add_ln43_191" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2894 'sext' 'sext_ln43_388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2895 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_192 = add i26 %sext_ln43_388, i26 %sext_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2895 'add' 'add_ln43_192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2896 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_193 = add i25 %sext_ln43_17, i25 %sext_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2896 'add' 'add_ln43_193' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln43_390 = sext i25 %add_ln43_193" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2897 'sext' 'sext_ln43_390' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2898 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_194 = add i26 %sext_ln43_390, i26 %sext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2898 'add' 'add_ln43_194' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2899 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_198 = add i25 %sext_ln43_14, i25 %sext_ln43_13" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2899 'add' 'add_ln43_198' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln43_395 = sext i25 %add_ln43_198" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2900 'sext' 'sext_ln43_395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2901 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_199 = add i26 %sext_ln43_395, i26 %sext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2901 'add' 'add_ln43_199' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2902 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_200 = add i25 %sext_ln43_11, i25 %sext_ln43_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2902 'add' 'add_ln43_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln43_397 = sext i25 %add_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2903 'sext' 'sext_ln43_397' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2904 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_201 = add i26 %sext_ln43_397, i26 %sext_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2904 'add' 'add_ln43_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2905 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_203 = add i25 %sext_ln43_8, i25 %sext_ln43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2905 'add' 'add_ln43_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln43_400 = sext i25 %add_ln43_203" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2906 'sext' 'sext_ln43_400' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2907 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_204 = add i26 %sext_ln43_400, i26 %sext_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2907 'add' 'add_ln43_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2908 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_205 = add i25 %sext_ln43_20, i25 %sext_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2908 'add' 'add_ln43_205' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln43_402 = sext i25 %add_ln43_205" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2909 'sext' 'sext_ln43_402' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2910 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_206 = add i26 %sext_ln43_402, i26 %sext_ln40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2910 'add' 'add_ln43_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2911 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_210 = add i26 %sext_ln43_406, i26 %sext_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2911 'add' 'add_ln43_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln43_407 = sext i26 %add_ln43_210" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2912 'sext' 'sext_ln43_407' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2913 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_212 = add i26 %sext_ln43_408, i26 %sext_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2913 'add' 'add_ln43_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln43_409 = sext i26 %add_ln43_212" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2914 'sext' 'sext_ln43_409' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2915 [1/1] (0.84ns)   --->   "%add_ln43_213 = add i27 %sext_ln43_409, i27 %sext_ln43_407" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2915 'add' 'add_ln43_213' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_215 = add i26 %sext_ln43_411, i26 %sext_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2916 'add' 'add_ln43_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln43_412 = sext i26 %add_ln43_215" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2917 'sext' 'sext_ln43_412' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln43_415 = sext i26 %add_ln43_218" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2918 'sext' 'sext_ln43_415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2919 [1/1] (0.84ns)   --->   "%add_ln43_219 = add i27 %sext_ln43_415, i27 %sext_ln43_412" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2919 'add' 'add_ln43_219' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.50>
ST_10 : Operation 2920 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_70_load = load i8 %pixelWindow_mPixelWindow_val_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2920 'load' 'pixelWindow_mPixelWindow_val_70_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2921 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_71_load = load i8 %pixelWindow_mPixelWindow_val_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2921 'load' 'pixelWindow_mPixelWindow_val_71_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2922 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_72_load = load i8 %pixelWindow_mPixelWindow_val_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2922 'load' 'pixelWindow_mPixelWindow_val_72_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2923 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_73_load = load i8 %pixelWindow_mPixelWindow_val_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2923 'load' 'pixelWindow_mPixelWindow_val_73_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2924 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_74_load = load i8 %pixelWindow_mPixelWindow_val_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2924 'load' 'pixelWindow_mPixelWindow_val_74_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2925 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_75_load = load i8 %pixelWindow_mPixelWindow_val_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2925 'load' 'pixelWindow_mPixelWindow_val_75_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2926 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_76_load = load i8 %pixelWindow_mPixelWindow_val_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2926 'load' 'pixelWindow_mPixelWindow_val_76_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2927 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_77_load = load i8 %pixelWindow_mPixelWindow_val_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2927 'load' 'pixelWindow_mPixelWindow_val_77_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2928 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_78_load = load i8 %pixelWindow_mPixelWindow_val_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2928 'load' 'pixelWindow_mPixelWindow_val_78_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2929 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_79_load = load i8 %pixelWindow_mPixelWindow_val_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2929 'load' 'pixelWindow_mPixelWindow_val_79_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2930 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_80_load = load i8 %pixelWindow_mPixelWindow_val_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2930 'load' 'pixelWindow_mPixelWindow_val_80_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2931 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_140_load = load i8 %pixelWindow_mPixelWindow_val_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2931 'load' 'pixelWindow_mPixelWindow_val_140_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2932 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_141_load = load i8 %pixelWindow_mPixelWindow_val_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2932 'load' 'pixelWindow_mPixelWindow_val_141_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2933 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_142_load = load i8 %pixelWindow_mPixelWindow_val_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2933 'load' 'pixelWindow_mPixelWindow_val_142_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2934 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_143_load = load i8 %pixelWindow_mPixelWindow_val_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2934 'load' 'pixelWindow_mPixelWindow_val_143_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2935 [1/1] (0.00ns)   --->   "%pixelWindow_mPixelWindow_val_144_load = load i8 %pixelWindow_mPixelWindow_val_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2935 'load' 'pixelWindow_mPixelWindow_val_144_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_75)   --->   "%or_ln61_76 = or i1 %select_ln30_9, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2936 'or' 'or_ln61_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2937 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_75 = select i1 %or_ln61_76, i8 0, i8 %pixelWindow_mPixelWindow_val_70_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2937 'select' 'select_ln61_75' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_76)   --->   "%or_ln61_77 = or i1 %select_ln30_9, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2938 'or' 'or_ln61_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2939 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_76 = select i1 %or_ln61_77, i8 0, i8 %pixelWindow_mPixelWindow_val_71_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2939 'select' 'select_ln61_76' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_77)   --->   "%or_ln61_78 = or i1 %select_ln30_9, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2940 'or' 'or_ln61_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2941 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_77 = select i1 %or_ln61_78, i8 0, i8 %pixelWindow_mPixelWindow_val_72_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2941 'select' 'select_ln61_77' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_78)   --->   "%or_ln61_79 = or i1 %select_ln30_9, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2942 'or' 'or_ln61_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2943 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_78 = select i1 %or_ln61_79, i8 0, i8 %pixelWindow_mPixelWindow_val_73_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2943 'select' 'select_ln61_78' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_79)   --->   "%or_ln61_80 = or i1 %select_ln30_9, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2944 'or' 'or_ln61_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2945 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_79 = select i1 %or_ln61_80, i8 0, i8 %pixelWindow_mPixelWindow_val_74_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2945 'select' 'select_ln61_79' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_80)   --->   "%or_ln61_81 = or i1 %select_ln30_9, i1 %xor_ln61_5" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2946 'or' 'or_ln61_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2947 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_80 = select i1 %or_ln61_81, i8 0, i8 %pixelWindow_mPixelWindow_val_75_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2947 'select' 'select_ln61_80' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_81)   --->   "%or_ln61_82 = or i1 %select_ln30_9, i1 %xor_ln61_6" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2948 'or' 'or_ln61_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2949 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_81 = select i1 %or_ln61_82, i8 0, i8 %pixelWindow_mPixelWindow_val_76_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2949 'select' 'select_ln61_81' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_82)   --->   "%or_ln61_83 = or i1 %select_ln30_9, i1 %xor_ln61_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2950 'or' 'or_ln61_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2951 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_82 = select i1 %or_ln61_83, i8 0, i8 %pixelWindow_mPixelWindow_val_77_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2951 'select' 'select_ln61_82' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_83)   --->   "%or_ln61_84 = or i1 %select_ln30_9, i1 %xor_ln61_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2952 'or' 'or_ln61_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2953 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_83 = select i1 %or_ln61_84, i8 0, i8 %pixelWindow_mPixelWindow_val_78_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2953 'select' 'select_ln61_83' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_84)   --->   "%or_ln61_85 = or i1 %select_ln30_9, i1 %xor_ln61_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2954 'or' 'or_ln61_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2955 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_84 = select i1 %or_ln61_85, i8 0, i8 %pixelWindow_mPixelWindow_val_79_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2955 'select' 'select_ln61_84' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_85)   --->   "%or_ln61_86 = or i1 %select_ln30_9, i1 %xor_ln61_10" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2956 'or' 'or_ln61_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2957 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_85 = select i1 %or_ln61_86, i8 0, i8 %pixelWindow_mPixelWindow_val_80_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2957 'select' 'select_ln61_85' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_150)   --->   "%or_ln61_151 = or i1 %select_ln30_14, i1 %xor_ln61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2958 'or' 'or_ln61_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2959 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_150 = select i1 %or_ln61_151, i8 0, i8 %pixelWindow_mPixelWindow_val_140_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2959 'select' 'select_ln61_150' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_151)   --->   "%or_ln61_152 = or i1 %select_ln30_14, i1 %xor_ln61_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2960 'or' 'or_ln61_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2961 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_151 = select i1 %or_ln61_152, i8 0, i8 %pixelWindow_mPixelWindow_val_141_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2961 'select' 'select_ln61_151' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_152)   --->   "%or_ln61_153 = or i1 %select_ln30_14, i1 %xor_ln61_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2962 'or' 'or_ln61_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2963 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_152 = select i1 %or_ln61_153, i8 0, i8 %pixelWindow_mPixelWindow_val_142_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2963 'select' 'select_ln61_152' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_153)   --->   "%or_ln61_154 = or i1 %select_ln30_14, i1 %xor_ln61_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2964 'or' 'or_ln61_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2965 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_153 = select i1 %or_ln61_154, i8 0, i8 %pixelWindow_mPixelWindow_val_143_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2965 'select' 'select_ln61_153' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_154)   --->   "%or_ln61_155 = or i1 %select_ln30_14, i1 %xor_ln61_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2966 'or' 'or_ln61_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2967 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_154 = select i1 %or_ln61_155, i8 0, i8 %pixelWindow_mPixelWindow_val_144_load" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61]   --->   Operation 2967 'select' 'select_ln61_154' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2968 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_163)   --->   "%mul_ln43_42 = mul i24 %coeffs_58_cast_i_cast, i24 %zext_ln43_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2968 'mul' 'mul_ln43_42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2969 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_44 = mul i24 %coeffs_60_cast_i_cast, i24 %zext_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2969 'mul' 'mul_ln43_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln43_46 = zext i8 %select_ln61_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2970 'zext' 'zext_ln43_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2971 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_164)   --->   "%mul_ln43_45 = mul i24 %coeffs_61_cast_i_cast, i24 %zext_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2971 'mul' 'mul_ln43_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2972 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_161)   --->   "%mul_ln43_46 = mul i24 %coeffs_62_cast_i_cast, i24 %zext_ln43_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2972 'mul' 'mul_ln43_46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2973 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_47 = mul i24 %coeffs_63_cast_i_cast, i24 %zext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2973 'mul' 'mul_ln43_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln43_49 = zext i8 %select_ln61_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2974 'zext' 'zext_ln43_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2975 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_162)   --->   "%mul_ln43_48 = mul i24 %coeffs_64_cast_i_cast, i24 %zext_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2975 'mul' 'mul_ln43_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2976 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_157)   --->   "%mul_ln43_49 = mul i24 %coeffs_65_cast_i_cast, i24 %zext_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2976 'mul' 'mul_ln43_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2977 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_50 = mul i24 %coeffs_66_cast_i_cast, i24 %zext_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2977 'mul' 'mul_ln43_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2978 [1/1] (0.00ns)   --->   "%zext_ln43_52 = zext i8 %select_ln61_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2978 'zext' 'zext_ln43_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2979 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_158)   --->   "%mul_ln43_51 = mul i24 %coeffs_67_cast_i_cast, i24 %zext_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2979 'mul' 'mul_ln43_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2980 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_155)   --->   "%mul_ln43_52 = mul i24 %coeffs_68_cast_i_cast, i24 %zext_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2980 'mul' 'mul_ln43_52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2981 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_53 = mul i24 %coeffs_69_cast_i_cast, i24 %zext_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2981 'mul' 'mul_ln43_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln43_55 = zext i8 %select_ln61_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2982 'zext' 'zext_ln43_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2983 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_156)   --->   "%mul_ln43_54 = mul i24 %coeffs_70_cast_i_cast, i24 %zext_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2983 'mul' 'mul_ln43_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2984 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_152)   --->   "%mul_ln43_55 = mul i24 %coeffs_71_cast_i_cast, i24 %zext_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2984 'mul' 'mul_ln43_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2985 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_56 = mul i24 %coeffs_72_cast_i_cast, i24 %zext_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2985 'mul' 'mul_ln43_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln43_58 = zext i8 %select_ln61_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2986 'zext' 'zext_ln43_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2987 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_153)   --->   "%mul_ln43_57 = mul i24 %coeffs_73_cast_i_cast, i24 %zext_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2987 'mul' 'mul_ln43_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2988 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_150)   --->   "%mul_ln43_59 = mul i24 %coeffs_75_cast_i_cast, i24 %zext_ln43_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2988 'mul' 'mul_ln43_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2989 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_60 = mul i24 %coeffs_76_cast_i_cast, i24 %zext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2989 'mul' 'mul_ln43_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln43_62 = zext i8 %select_ln61_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2990 'zext' 'zext_ln43_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2991 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_151)   --->   "%mul_ln43_61 = mul i24 %coeffs_77_cast_i_cast, i24 %zext_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2991 'mul' 'mul_ln43_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2992 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_145)   --->   "%mul_ln43_62 = mul i24 %coeffs_78_cast_i_cast, i24 %zext_ln43_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2992 'mul' 'mul_ln43_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2993 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_63 = mul i24 %coeffs_79_cast_i_cast, i24 %zext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2993 'mul' 'mul_ln43_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln43_65 = zext i8 %select_ln61_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2994 'zext' 'zext_ln43_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2995 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_146)   --->   "%mul_ln43_64 = mul i24 %coeffs_80_cast_i_cast, i24 %zext_ln43_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2995 'mul' 'mul_ln43_64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2996 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_143)   --->   "%mul_ln43_65 = mul i24 %coeffs_81_cast_i_cast, i24 %zext_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2996 'mul' 'mul_ln43_65' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2997 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_66 = mul i24 %coeffs_82_cast_i_cast, i24 %zext_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2997 'mul' 'mul_ln43_66' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln43_68 = zext i8 %select_ln61_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2998 'zext' 'zext_ln43_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2999 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_144)   --->   "%mul_ln43_67 = mul i24 %coeffs_83_cast_i_cast, i24 %zext_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 2999 'mul' 'mul_ln43_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3000 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_140)   --->   "%mul_ln43_68 = mul i24 %coeffs_84_cast_i_cast, i24 %zext_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3000 'mul' 'mul_ln43_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3001 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_69 = mul i24 %coeffs_85_cast_i_cast, i24 %zext_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3001 'mul' 'mul_ln43_69' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln43_71 = zext i8 %select_ln61_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3002 'zext' 'zext_ln43_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3003 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_141)   --->   "%mul_ln43_70 = mul i24 %coeffs_86_cast_i_cast, i24 %zext_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3003 'mul' 'mul_ln43_70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3004 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_138)   --->   "%mul_ln43_71 = mul i24 %coeffs_87_cast_i_cast, i24 %zext_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3004 'mul' 'mul_ln43_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3005 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_72 = mul i24 %coeffs_88_cast_i_cast, i24 %zext_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3005 'mul' 'mul_ln43_72' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln43_75 = zext i8 %select_ln61_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3006 'zext' 'zext_ln43_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3007 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_139)   --->   "%mul_ln43_74 = mul i24 %coeffs_90_cast_i_cast, i24 %zext_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3007 'mul' 'mul_ln43_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln43_77 = zext i8 %select_ln61_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3008 'zext' 'zext_ln43_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3009 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_76 = mul i24 %coeffs_92_cast_i_cast, i24 %zext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3009 'mul' 'mul_ln43_76' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln43_80 = zext i8 %select_ln61_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3010 'zext' 'zext_ln43_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3011 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_79 = mul i24 %coeffs_95_cast_i_cast, i24 %zext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3011 'mul' 'mul_ln43_79' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln43_83 = zext i8 %select_ln61_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3012 'zext' 'zext_ln43_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3013 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_82 = mul i24 %coeffs_98_cast_i_cast, i24 %zext_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3013 'mul' 'mul_ln43_82' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln43_150 = zext i8 %select_ln61_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3014 'zext' 'zext_ln43_150' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3015 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_149 = mul i24 %coeffs_165_cast_i_cast, i24 %zext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3015 'mul' 'mul_ln43_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln43_152 = zext i8 %select_ln61_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3016 'zext' 'zext_ln43_152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3017 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_151 = mul i24 %coeffs_167_cast_i_cast, i24 %zext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3017 'mul' 'mul_ln43_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln43_154 = zext i8 %select_ln61_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3018 'zext' 'zext_ln43_154' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3019 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_153 = mul i24 %coeffs_169_cast_i_cast, i24 %zext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3019 'mul' 'mul_ln43_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3020 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_58)   --->   "%mul_ln43_157 = mul i24 %coeffs_173_cast_i_cast, i24 %zext_ln43_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3020 'mul' 'mul_ln43_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3021 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_58)   --->   "%sext_ln43_163 = sext i24 %mul_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3021 'sext' 'sext_ln43_163' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3022 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_56)   --->   "%mul_ln43_158 = mul i24 %coeffs_174_cast_i_cast, i24 %zext_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3022 'mul' 'mul_ln43_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3023 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_56)   --->   "%sext_ln43_164 = sext i24 %mul_ln43_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3023 'sext' 'sext_ln43_164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3024 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_159 = mul i24 %coeffs_175_cast_i_cast, i24 %zext_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3024 'mul' 'mul_ln43_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln43_165 = sext i24 %mul_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3025 'sext' 'sext_ln43_165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3026 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_54)   --->   "%mul_ln43_160 = mul i24 %coeffs_176_cast_i_cast, i24 %zext_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3026 'mul' 'mul_ln43_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3027 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_54)   --->   "%sext_ln43_166 = sext i24 %mul_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3027 'sext' 'sext_ln43_166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3028 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_161 = mul i24 %coeffs_177_cast_i_cast, i24 %zext_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3028 'mul' 'mul_ln43_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln43_167 = sext i24 %mul_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3029 'sext' 'sext_ln43_167' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3030 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_53)   --->   "%mul_ln43_162 = mul i24 %coeffs_178_cast_i_cast, i24 %zext_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3030 'mul' 'mul_ln43_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3031 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_53)   --->   "%sext_ln43_168 = sext i24 %mul_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3031 'sext' 'sext_ln43_168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3032 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_164 = mul i24 %coeffs_180_cast_i_cast, i24 %zext_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3032 'mul' 'mul_ln43_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln43_170 = sext i24 %mul_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3033 'sext' 'sext_ln43_170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3034 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_50)   --->   "%mul_ln43_165 = mul i24 %coeffs_181_cast_i_cast, i24 %zext_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3034 'mul' 'mul_ln43_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3035 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_50)   --->   "%sext_ln43_171 = sext i24 %mul_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3035 'sext' 'sext_ln43_171' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3036 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_166 = mul i24 %coeffs_182_cast_i_cast, i24 %zext_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3036 'mul' 'mul_ln43_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln43_172 = sext i24 %mul_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3037 'sext' 'sext_ln43_172' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3038 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_49)   --->   "%mul_ln43_167 = mul i24 %coeffs_183_cast_i_cast, i24 %zext_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3038 'mul' 'mul_ln43_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3039 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_49)   --->   "%sext_ln43_173 = sext i24 %mul_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3039 'sext' 'sext_ln43_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3040 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_168 = mul i24 %coeffs_184_cast_i_cast, i24 %zext_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3040 'mul' 'mul_ln43_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln43_174 = sext i24 %mul_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3041 'sext' 'sext_ln43_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3042 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_47)   --->   "%mul_ln43_169 = mul i24 %coeffs_185_cast_i_cast, i24 %zext_ln43_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3042 'mul' 'mul_ln43_169' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3043 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_47)   --->   "%sext_ln43_175 = sext i24 %mul_ln43_169" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3043 'sext' 'sext_ln43_175' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3044 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_170 = mul i24 %coeffs_186_cast_i_cast, i24 %zext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3044 'mul' 'mul_ln43_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln43_176 = sext i24 %mul_ln43_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3045 'sext' 'sext_ln43_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3046 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_46)   --->   "%mul_ln43_171 = mul i24 %coeffs_187_cast_i_cast, i24 %zext_ln43_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3046 'mul' 'mul_ln43_171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3047 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_46)   --->   "%sext_ln43_177 = sext i24 %mul_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3047 'sext' 'sext_ln43_177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3048 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_172 = mul i24 %coeffs_188_cast_i_cast, i24 %zext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3048 'mul' 'mul_ln43_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln43_178 = sext i24 %mul_ln43_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3049 'sext' 'sext_ln43_178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3050 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_42)   --->   "%mul_ln43_173 = mul i24 %coeffs_189_cast_i_cast, i24 %zext_ln43_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3050 'mul' 'mul_ln43_173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3051 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_42)   --->   "%sext_ln43_179 = sext i24 %mul_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3051 'sext' 'sext_ln43_179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3052 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_174 = mul i24 %coeffs_190_cast_i_cast, i24 %zext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3052 'mul' 'mul_ln43_174' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln43_180 = sext i24 %mul_ln43_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3053 'sext' 'sext_ln43_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3054 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_41)   --->   "%mul_ln43_175 = mul i24 %coeffs_191_cast_i_cast, i24 %zext_ln43_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3054 'mul' 'mul_ln43_175' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3055 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_41)   --->   "%sext_ln43_181 = sext i24 %mul_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3055 'sext' 'sext_ln43_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3056 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_176 = mul i24 %coeffs_192_cast_i_cast, i24 %zext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3056 'mul' 'mul_ln43_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln43_182 = sext i24 %mul_ln43_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3057 'sext' 'sext_ln43_182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3058 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_39)   --->   "%mul_ln43_177 = mul i24 %coeffs_193_cast_i_cast, i24 %zext_ln43_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3058 'mul' 'mul_ln43_177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3059 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_39)   --->   "%sext_ln43_183 = sext i24 %mul_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3059 'sext' 'sext_ln43_183' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3060 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_179 = mul i24 %coeffs_195_cast_i_cast, i24 %zext_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3060 'mul' 'mul_ln43_179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln43_185 = sext i24 %mul_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3061 'sext' 'sext_ln43_185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3062 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_38)   --->   "%mul_ln43_180 = mul i24 %coeffs_196_cast_i_cast, i24 %zext_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3062 'mul' 'mul_ln43_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3063 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_38)   --->   "%sext_ln43_186 = sext i24 %mul_ln43_180" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3063 'sext' 'sext_ln43_186' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3064 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_181 = mul i24 %coeffs_197_cast_i_cast, i24 %zext_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3064 'mul' 'mul_ln43_181' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln43_187 = sext i24 %mul_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3065 'sext' 'sext_ln43_187' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3066 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_35)   --->   "%mul_ln43_182 = mul i24 %coeffs_198_cast_i_cast, i24 %zext_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3066 'mul' 'mul_ln43_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3067 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_35)   --->   "%sext_ln43_188 = sext i24 %mul_ln43_182" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3067 'sext' 'sext_ln43_188' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3068 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_183 = mul i24 %coeffs_199_cast_i_cast, i24 %zext_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3068 'mul' 'mul_ln43_183' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln43_189 = sext i24 %mul_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3069 'sext' 'sext_ln43_189' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3070 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_34)   --->   "%mul_ln43_184 = mul i24 %coeffs_200_cast_i_cast, i24 %zext_ln43_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3070 'mul' 'mul_ln43_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3071 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_34)   --->   "%sext_ln43_190 = sext i24 %mul_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3071 'sext' 'sext_ln43_190' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3072 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_185 = mul i24 %coeffs_201_cast_i_cast, i24 %zext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3072 'mul' 'mul_ln43_185' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln43_191 = sext i24 %mul_ln43_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3073 'sext' 'sext_ln43_191' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3074 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_32)   --->   "%mul_ln43_186 = mul i24 %coeffs_202_cast_i_cast, i24 %zext_ln43_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3074 'mul' 'mul_ln43_186' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3075 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_187 = mul i24 %coeffs_203_cast_i_cast, i24 %zext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3075 'mul' 'mul_ln43_187' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3076 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_31)   --->   "%mul_ln43_188 = mul i24 %coeffs_204_cast_i_cast, i24 %zext_ln43_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3076 'mul' 'mul_ln43_188' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3077 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_15 = add i29 %sext_ln43_4, i29 %sext_ln40_3" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3077 'add' 'add_ln43_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3078 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_16 = add i25 %sext_ln43_209, i25 %sext_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3078 'add' 'add_ln43_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln43_232 = sext i25 %add_ln43_16" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3079 'sext' 'sext_ln43_232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3080 [1/1] (0.86ns)   --->   "%add_ln43_17 = add i29 %sext_ln43_232, i29 %add_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3080 'add' 'add_ln43_17' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3081 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_18 = add i25 %sext_ln43_207, i25 %sext_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3081 'add' 'add_ln43_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln43_233 = sext i25 %add_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3082 'sext' 'sext_ln43_233' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3083 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_19 = add i25 %sext_ln43_205, i25 %sext_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3083 'add' 'add_ln43_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln43_234 = sext i25 %add_ln43_19" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3084 'sext' 'sext_ln43_234' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3085 [1/1] (0.83ns)   --->   "%add_ln43_20 = add i26 %sext_ln43_234, i26 %sext_ln43_233" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3085 'add' 'add_ln43_20' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3086 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_22 = add i25 %sext_ln43_203, i25 %sext_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3086 'add' 'add_ln43_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln43_236 = sext i25 %add_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3087 'sext' 'sext_ln43_236' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3088 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_23 = add i25 %sext_ln43_201, i25 %sext_ln43_200" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3088 'add' 'add_ln43_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln43_237 = sext i25 %add_ln43_23" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3089 'sext' 'sext_ln43_237' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3090 [1/1] (0.83ns)   --->   "%add_ln43_24 = add i26 %sext_ln43_237, i26 %sext_ln43_236" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3090 'add' 'add_ln43_24' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3091 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_25 = add i25 %sext_ln43_199, i25 %sext_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3091 'add' 'add_ln43_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln43_239 = sext i25 %add_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3092 'sext' 'sext_ln43_239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3093 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_27 = add i26 %sext_ln43_240, i26 %sext_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3093 'add' 'add_ln43_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln43_241 = sext i26 %add_ln43_27" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3094 'sext' 'sext_ln43_241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3095 [1/1] (0.84ns)   --->   "%add_ln43_28 = add i27 %sext_ln43_241, i27 %sext_ln43_239" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3095 'add' 'add_ln43_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3096 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_34 = add i25 %sext_ln43_191, i25 %sext_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3096 'add' 'add_ln43_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3097 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_35 = add i25 %sext_ln43_189, i25 %sext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3097 'add' 'add_ln43_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3098 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_38 = add i25 %sext_ln43_187, i25 %sext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3098 'add' 'add_ln43_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3099 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_39 = add i25 %sext_ln43_185, i25 %sext_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3099 'add' 'add_ln43_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_41 = add i25 %sext_ln43_182, i25 %sext_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3100 'add' 'add_ln43_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3101 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_42 = add i25 %sext_ln43_180, i25 %sext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3101 'add' 'add_ln43_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3102 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_46 = add i25 %sext_ln43_178, i25 %sext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3102 'add' 'add_ln43_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3103 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_47 = add i25 %sext_ln43_176, i25 %sext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3103 'add' 'add_ln43_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3104 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_49 = add i25 %sext_ln43_174, i25 %sext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3104 'add' 'add_ln43_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3105 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_50 = add i25 %sext_ln43_172, i25 %sext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3105 'add' 'add_ln43_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3106 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_53 = add i25 %sext_ln43_170, i25 %sext_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3106 'add' 'add_ln43_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_54 = add i25 %sext_ln43_167, i25 %sext_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3107 'add' 'add_ln43_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_56 = add i25 %sext_ln43_165, i25 %sext_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3108 'add' 'add_ln43_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_57 = add i25 %sext_ln43_162, i25 %sext_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3109 'add' 'add_ln43_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln43_266 = sext i25 %add_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3110 'sext' 'sext_ln43_266' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3111 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_58 = add i26 %sext_ln43_266, i26 %sext_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3111 'add' 'add_ln43_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_70 = add i25 %sext_ln43_153, i25 %sext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3112 'add' 'add_ln43_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln43_275 = sext i25 %add_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3113 'sext' 'sext_ln43_275' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_71 = add i25 %sext_ln43_151, i25 %sext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3114 'add' 'add_ln43_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln43_276 = sext i25 %add_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3115 'sext' 'sext_ln43_276' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3116 [1/1] (0.83ns)   --->   "%add_ln43_72 = add i26 %sext_ln43_276, i26 %sext_ln43_275" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3116 'add' 'add_ln43_72' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_73 = add i25 %sext_ln43_149, i25 %sext_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3117 'add' 'add_ln43_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln43_278 = sext i25 %add_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3118 'sext' 'sext_ln43_278' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3119 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_74 = add i25 %sext_ln43_147, i25 %sext_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3119 'add' 'add_ln43_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln43_279 = sext i25 %add_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3120 'sext' 'sext_ln43_279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3121 [1/1] (0.83ns)   --->   "%add_ln43_75 = add i26 %sext_ln43_279, i26 %sext_ln43_278" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3121 'add' 'add_ln43_75' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3122 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_78 = add i25 %sext_ln43_145, i25 %sext_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3122 'add' 'add_ln43_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln43_282 = sext i25 %add_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3123 'sext' 'sext_ln43_282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3124 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_79 = add i25 %sext_ln43_143, i25 %sext_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3124 'add' 'add_ln43_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln43_283 = sext i25 %add_ln43_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3125 'sext' 'sext_ln43_283' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3126 [1/1] (0.83ns)   --->   "%add_ln43_80 = add i26 %sext_ln43_283, i26 %sext_ln43_282" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3126 'add' 'add_ln43_80' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_81 = add i25 %sext_ln43_141, i25 %sext_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3127 'add' 'add_ln43_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln43_285 = sext i25 %add_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3128 'sext' 'sext_ln43_285' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3129 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_82 = add i25 %sext_ln43_138, i25 %sext_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3129 'add' 'add_ln43_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln43_286 = sext i25 %add_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3130 'sext' 'sext_ln43_286' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3131 [1/1] (0.83ns)   --->   "%add_ln43_83 = add i26 %sext_ln43_286, i26 %sext_ln43_285" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3131 'add' 'add_ln43_83' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3132 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_85 = add i25 %sext_ln43_136, i25 %sext_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3132 'add' 'add_ln43_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln43_289 = sext i25 %add_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3133 'sext' 'sext_ln43_289' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3134 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_86 = add i25 %sext_ln43_134, i25 %sext_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3134 'add' 'add_ln43_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln43_290 = sext i25 %add_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3135 'sext' 'sext_ln43_290' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3136 [1/1] (0.83ns)   --->   "%add_ln43_87 = add i26 %sext_ln43_290, i26 %sext_ln43_289" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3136 'add' 'add_ln43_87' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_88 = add i25 %sext_ln43_132, i25 %sext_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3137 'add' 'add_ln43_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln43_292 = sext i25 %add_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3138 'sext' 'sext_ln43_292' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_89 = add i25 %sext_ln43_130, i25 %sext_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3139 'add' 'add_ln43_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln43_293 = sext i25 %add_ln43_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3140 'sext' 'sext_ln43_293' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3141 [1/1] (0.83ns)   --->   "%add_ln43_90 = add i26 %sext_ln43_293, i26 %sext_ln43_292" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3141 'add' 'add_ln43_90' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3142 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_94 = add i25 %sext_ln43_128, i25 %sext_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3142 'add' 'add_ln43_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln43_297 = sext i25 %add_ln43_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3143 'sext' 'sext_ln43_297' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3144 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_95 = add i25 %sext_ln43_126, i25 %sext_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3144 'add' 'add_ln43_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln43_298 = sext i25 %add_ln43_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3145 'sext' 'sext_ln43_298' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3146 [1/1] (0.83ns)   --->   "%add_ln43_96 = add i26 %sext_ln43_298, i26 %sext_ln43_297" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3146 'add' 'add_ln43_96' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_97 = add i25 %sext_ln43_123, i25 %sext_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3147 'add' 'add_ln43_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln43_300 = sext i25 %add_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3148 'sext' 'sext_ln43_300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3149 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_98 = add i25 %sext_ln43_121, i25 %sext_ln43_120" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3149 'add' 'add_ln43_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln43_301 = sext i25 %add_ln43_98" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3150 'sext' 'sext_ln43_301' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3151 [1/1] (0.83ns)   --->   "%add_ln43_99 = add i26 %sext_ln43_301, i26 %sext_ln43_300" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3151 'add' 'add_ln43_99' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3152 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_101 = add i25 %sext_ln43_119, i25 %sext_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3152 'add' 'add_ln43_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln43_304 = sext i25 %add_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3153 'sext' 'sext_ln43_304' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_102 = add i25 %sext_ln43_117, i25 %sext_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3154 'add' 'add_ln43_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln43_305 = sext i25 %add_ln43_102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3155 'sext' 'sext_ln43_305' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3156 [1/1] (0.83ns)   --->   "%add_ln43_103 = add i26 %sext_ln43_305, i26 %sext_ln43_304" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3156 'add' 'add_ln43_103' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3157 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_104 = add i25 %sext_ln43_115, i25 %sext_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3157 'add' 'add_ln43_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln43_307 = sext i25 %add_ln43_104" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3158 'sext' 'sext_ln43_307' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_105 = add i25 %sext_ln43_113, i25 %sext_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3159 'add' 'add_ln43_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln43_308 = sext i25 %add_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3160 'sext' 'sext_ln43_308' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3161 [1/1] (0.83ns)   --->   "%add_ln43_106 = add i26 %sext_ln43_308, i26 %sext_ln43_307" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3161 'add' 'add_ln43_106' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3162 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_109 = add i25 %sext_ln43_111, i25 %sext_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3162 'add' 'add_ln43_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln43_312 = sext i25 %add_ln43_109" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3163 'sext' 'sext_ln43_312' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3164 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_110 = add i25 %sext_ln43_108, i25 %sext_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3164 'add' 'add_ln43_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln43_313 = sext i25 %add_ln43_110" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3165 'sext' 'sext_ln43_313' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3166 [1/1] (0.83ns)   --->   "%add_ln43_111 = add i26 %sext_ln43_313, i26 %sext_ln43_312" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3166 'add' 'add_ln43_111' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_112 = add i25 %sext_ln43_106, i25 %sext_ln43_105" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3167 'add' 'add_ln43_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln43_315 = sext i25 %add_ln43_112" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3168 'sext' 'sext_ln43_315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3169 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_113 = add i25 %sext_ln43_104, i25 %sext_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3169 'add' 'add_ln43_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln43_316 = sext i25 %add_ln43_113" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3170 'sext' 'sext_ln43_316' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3171 [1/1] (0.83ns)   --->   "%add_ln43_114 = add i26 %sext_ln43_316, i26 %sext_ln43_315" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3171 'add' 'add_ln43_114' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3172 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_116 = add i25 %sext_ln43_102, i25 %sext_ln43_101" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3172 'add' 'add_ln43_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln43_319 = sext i25 %add_ln43_116" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3173 'sext' 'sext_ln43_319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3174 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_117 = add i25 %sext_ln43_100, i25 %sext_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3174 'add' 'add_ln43_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln43_320 = sext i25 %add_ln43_117" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3175 'sext' 'sext_ln43_320' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3176 [1/1] (0.83ns)   --->   "%add_ln43_118 = add i26 %sext_ln43_320, i26 %sext_ln43_319" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3176 'add' 'add_ln43_118' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3177 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_119 = add i25 %sext_ln43_98, i25 %sext_ln43_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3177 'add' 'add_ln43_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln43_322 = sext i25 %add_ln43_119" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3178 'sext' 'sext_ln43_322' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_121 = add i26 %sext_ln43_323, i26 %sext_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3179 'add' 'add_ln43_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln43_324 = sext i26 %add_ln43_121" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3180 'sext' 'sext_ln43_324' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3181 [1/1] (0.84ns)   --->   "%add_ln43_122 = add i27 %sext_ln43_324, i27 %sext_ln43_322" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3181 'add' 'add_ln43_122' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3182 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_167 = add i26 %sext_ln43_364, i26 %sext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3182 'add' 'add_ln43_167' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln43_365 = sext i26 %add_ln43_167" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3183 'sext' 'sext_ln43_365' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln43_368 = sext i26 %add_ln43_170" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3184 'sext' 'sext_ln43_368' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3185 [1/1] (0.84ns)   --->   "%add_ln43_171 = add i27 %sext_ln43_368, i27 %sext_ln43_365" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3185 'add' 'add_ln43_171' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3186 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_176 = add i26 %sext_ln43_372, i26 %sext_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3186 'add' 'add_ln43_176' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln43_373 = sext i26 %add_ln43_176" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3187 'sext' 'sext_ln43_373' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3188 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_178 = add i26 %sext_ln43_374, i26 %sext_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3188 'add' 'add_ln43_178' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln43_375 = sext i26 %add_ln43_178" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3189 'sext' 'sext_ln43_375' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3190 [1/1] (0.84ns)   --->   "%add_ln43_179 = add i27 %sext_ln43_375, i27 %sext_ln43_373" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3190 'add' 'add_ln43_179' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3191 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_181 = add i26 %sext_ln43_377, i26 %sext_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3191 'add' 'add_ln43_181' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln43_378 = sext i26 %add_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3192 'sext' 'sext_ln43_378' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_183 = add i26 %sext_ln43_379, i26 %sext_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3193 'add' 'add_ln43_183' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln43_380 = sext i26 %add_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3194 'sext' 'sext_ln43_380' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3195 [1/1] (0.84ns)   --->   "%add_ln43_184 = add i27 %sext_ln43_380, i27 %sext_ln43_378" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3195 'add' 'add_ln43_184' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3196 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_187 = add i26 %sext_ln43_383, i26 %sext_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3196 'add' 'add_ln43_187' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln43_384 = sext i26 %add_ln43_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3197 'sext' 'sext_ln43_384' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_189 = add i26 %sext_ln43_385, i26 %sext_ln43_25" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3198 'add' 'add_ln43_189' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln43_386 = sext i26 %add_ln43_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3199 'sext' 'sext_ln43_386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3200 [1/1] (0.84ns)   --->   "%add_ln43_190 = add i27 %sext_ln43_386, i27 %sext_ln43_384" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3200 'add' 'add_ln43_190' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3201 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_192 = add i26 %sext_ln43_388, i26 %sext_ln43_22" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3201 'add' 'add_ln43_192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln43_389 = sext i26 %add_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3202 'sext' 'sext_ln43_389' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3203 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_194 = add i26 %sext_ln43_390, i26 %sext_ln43_18" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3203 'add' 'add_ln43_194' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln43_391 = sext i26 %add_ln43_194" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3204 'sext' 'sext_ln43_391' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3205 [1/1] (0.84ns)   --->   "%add_ln43_195 = add i27 %sext_ln43_391, i27 %sext_ln43_389" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3205 'add' 'add_ln43_195' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_199 = add i26 %sext_ln43_395, i26 %sext_ln43_15" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3206 'add' 'add_ln43_199' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln43_396 = sext i26 %add_ln43_199" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3207 'sext' 'sext_ln43_396' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_201 = add i26 %sext_ln43_397, i26 %sext_ln43_12" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3208 'add' 'add_ln43_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln43_398 = sext i26 %add_ln43_201" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3209 'sext' 'sext_ln43_398' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3210 [1/1] (0.84ns)   --->   "%add_ln43_202 = add i27 %sext_ln43_398, i27 %sext_ln43_396" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3210 'add' 'add_ln43_202' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3211 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_204 = add i26 %sext_ln43_400, i26 %sext_ln43_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3211 'add' 'add_ln43_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln43_401 = sext i26 %add_ln43_204" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3212 'sext' 'sext_ln43_401' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3213 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_206 = add i26 %sext_ln43_402, i26 %sext_ln40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3213 'add' 'add_ln43_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln43_403 = sext i26 %add_ln43_206" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3214 'sext' 'sext_ln43_403' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3215 [1/1] (0.84ns)   --->   "%add_ln43_207 = add i27 %sext_ln43_403, i27 %sext_ln43_401" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3215 'add' 'add_ln43_207' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln43_410 = sext i27 %add_ln43_213" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3216 'sext' 'sext_ln43_410' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln43_416 = sext i27 %add_ln43_219" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3217 'sext' 'sext_ln43_416' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3218 [1/1] (0.85ns)   --->   "%add_ln43_220 = add i28 %sext_ln43_416, i28 %sext_ln43_410" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3218 'add' 'add_ln43_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3219 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_155, i8 %pixelWindow_mPixelWindow_val_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3219 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3220 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_154, i8 %pixelWindow_mPixelWindow_val_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3220 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3221 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_153, i8 %pixelWindow_mPixelWindow_val_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3221 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3222 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_152, i8 %pixelWindow_mPixelWindow_val_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3222 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3223 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_151, i8 %pixelWindow_mPixelWindow_val_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3223 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3224 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_86, i8 %pixelWindow_mPixelWindow_val_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3224 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3225 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_85, i8 %pixelWindow_mPixelWindow_val_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3225 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3226 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_84, i8 %pixelWindow_mPixelWindow_val_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3226 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3227 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_83, i8 %pixelWindow_mPixelWindow_val_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3227 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3228 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_82, i8 %pixelWindow_mPixelWindow_val_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3228 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3229 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_81, i8 %pixelWindow_mPixelWindow_val_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3229 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3230 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_80, i8 %pixelWindow_mPixelWindow_val_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3230 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3231 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_79, i8 %pixelWindow_mPixelWindow_val_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3231 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3232 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_78, i8 %pixelWindow_mPixelWindow_val_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3232 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3233 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_77, i8 %pixelWindow_mPixelWindow_val_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3233 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3234 [1/1] (0.00ns)   --->   "%store_ln32 = store i8 %select_ln61_76, i8 %pixelWindow_mPixelWindow_val_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3234 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3235 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3235 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.21>
ST_11 : Operation 3236 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_163)   --->   "%mul_ln43_42 = mul i24 %coeffs_58_cast_i_cast, i24 %zext_ln43_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3236 'mul' 'mul_ln43_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3237 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_163)   --->   "%sext_ln43_49 = sext i24 %mul_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3237 'sext' 'sext_ln43_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3238 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_44 = mul i24 %coeffs_60_cast_i_cast, i24 %zext_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3238 'mul' 'mul_ln43_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln43_51 = sext i24 %mul_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3239 'sext' 'sext_ln43_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3240 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_164)   --->   "%mul_ln43_45 = mul i24 %coeffs_61_cast_i_cast, i24 %zext_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3240 'mul' 'mul_ln43_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3241 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_161)   --->   "%mul_ln43_46 = mul i24 %coeffs_62_cast_i_cast, i24 %zext_ln43_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3241 'mul' 'mul_ln43_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3242 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_161)   --->   "%sext_ln43_53 = sext i24 %mul_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3242 'sext' 'sext_ln43_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3243 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_47 = mul i24 %coeffs_63_cast_i_cast, i24 %zext_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3243 'mul' 'mul_ln43_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln43_54 = sext i24 %mul_ln43_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3244 'sext' 'sext_ln43_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3245 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_162)   --->   "%mul_ln43_48 = mul i24 %coeffs_64_cast_i_cast, i24 %zext_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3245 'mul' 'mul_ln43_48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3246 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_157)   --->   "%mul_ln43_49 = mul i24 %coeffs_65_cast_i_cast, i24 %zext_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3246 'mul' 'mul_ln43_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3247 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_157)   --->   "%sext_ln43_56 = sext i24 %mul_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3247 'sext' 'sext_ln43_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3248 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_50 = mul i24 %coeffs_66_cast_i_cast, i24 %zext_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3248 'mul' 'mul_ln43_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln43_57 = sext i24 %mul_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3249 'sext' 'sext_ln43_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3250 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_158)   --->   "%mul_ln43_51 = mul i24 %coeffs_67_cast_i_cast, i24 %zext_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3250 'mul' 'mul_ln43_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3251 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_155)   --->   "%mul_ln43_52 = mul i24 %coeffs_68_cast_i_cast, i24 %zext_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3251 'mul' 'mul_ln43_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3252 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_155)   --->   "%sext_ln43_59 = sext i24 %mul_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3252 'sext' 'sext_ln43_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3253 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_53 = mul i24 %coeffs_69_cast_i_cast, i24 %zext_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3253 'mul' 'mul_ln43_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln43_60 = sext i24 %mul_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3254 'sext' 'sext_ln43_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3255 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_156)   --->   "%mul_ln43_54 = mul i24 %coeffs_70_cast_i_cast, i24 %zext_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3255 'mul' 'mul_ln43_54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3256 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_152)   --->   "%mul_ln43_55 = mul i24 %coeffs_71_cast_i_cast, i24 %zext_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3256 'mul' 'mul_ln43_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3257 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_152)   --->   "%sext_ln43_62 = sext i24 %mul_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3257 'sext' 'sext_ln43_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3258 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_56 = mul i24 %coeffs_72_cast_i_cast, i24 %zext_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3258 'mul' 'mul_ln43_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln43_63 = sext i24 %mul_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3259 'sext' 'sext_ln43_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3260 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_153)   --->   "%mul_ln43_57 = mul i24 %coeffs_73_cast_i_cast, i24 %zext_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3260 'mul' 'mul_ln43_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3261 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_150)   --->   "%mul_ln43_59 = mul i24 %coeffs_75_cast_i_cast, i24 %zext_ln43_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3261 'mul' 'mul_ln43_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3262 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_150)   --->   "%sext_ln43_66 = sext i24 %mul_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3262 'sext' 'sext_ln43_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3263 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_60 = mul i24 %coeffs_76_cast_i_cast, i24 %zext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3263 'mul' 'mul_ln43_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln43_67 = sext i24 %mul_ln43_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3264 'sext' 'sext_ln43_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3265 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_151)   --->   "%mul_ln43_61 = mul i24 %coeffs_77_cast_i_cast, i24 %zext_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3265 'mul' 'mul_ln43_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3266 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_145)   --->   "%mul_ln43_62 = mul i24 %coeffs_78_cast_i_cast, i24 %zext_ln43_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3266 'mul' 'mul_ln43_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3267 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_145)   --->   "%sext_ln43_69 = sext i24 %mul_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3267 'sext' 'sext_ln43_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3268 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_63 = mul i24 %coeffs_79_cast_i_cast, i24 %zext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3268 'mul' 'mul_ln43_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln43_70 = sext i24 %mul_ln43_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3269 'sext' 'sext_ln43_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3270 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_146)   --->   "%mul_ln43_64 = mul i24 %coeffs_80_cast_i_cast, i24 %zext_ln43_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3270 'mul' 'mul_ln43_64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3271 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_143)   --->   "%mul_ln43_65 = mul i24 %coeffs_81_cast_i_cast, i24 %zext_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3271 'mul' 'mul_ln43_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3272 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_143)   --->   "%sext_ln43_72 = sext i24 %mul_ln43_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3272 'sext' 'sext_ln43_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3273 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_66 = mul i24 %coeffs_82_cast_i_cast, i24 %zext_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3273 'mul' 'mul_ln43_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln43_73 = sext i24 %mul_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3274 'sext' 'sext_ln43_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3275 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_144)   --->   "%mul_ln43_67 = mul i24 %coeffs_83_cast_i_cast, i24 %zext_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3275 'mul' 'mul_ln43_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3276 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_140)   --->   "%mul_ln43_68 = mul i24 %coeffs_84_cast_i_cast, i24 %zext_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3276 'mul' 'mul_ln43_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3277 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_140)   --->   "%sext_ln43_75 = sext i24 %mul_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3277 'sext' 'sext_ln43_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3278 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_69 = mul i24 %coeffs_85_cast_i_cast, i24 %zext_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3278 'mul' 'mul_ln43_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln43_76 = sext i24 %mul_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3279 'sext' 'sext_ln43_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3280 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_141)   --->   "%mul_ln43_70 = mul i24 %coeffs_86_cast_i_cast, i24 %zext_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3280 'mul' 'mul_ln43_70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3281 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_138)   --->   "%mul_ln43_71 = mul i24 %coeffs_87_cast_i_cast, i24 %zext_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3281 'mul' 'mul_ln43_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3282 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_138)   --->   "%sext_ln43_78 = sext i24 %mul_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3282 'sext' 'sext_ln43_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3283 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_72 = mul i24 %coeffs_88_cast_i_cast, i24 %zext_ln43_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3283 'mul' 'mul_ln43_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln43_79 = sext i24 %mul_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3284 'sext' 'sext_ln43_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3285 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_139)   --->   "%mul_ln43_74 = mul i24 %coeffs_90_cast_i_cast, i24 %zext_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3285 'mul' 'mul_ln43_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3286 [1/1] (0.00ns)   --->   "%zext_ln43_76 = zext i8 %select_ln61_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3286 'zext' 'zext_ln43_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3287 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_134)   --->   "%mul_ln43_75 = mul i24 %coeffs_91_cast_i_cast, i24 %zext_ln43_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3287 'mul' 'mul_ln43_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3288 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_76 = mul i24 %coeffs_92_cast_i_cast, i24 %zext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3288 'mul' 'mul_ln43_76' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln43_79 = zext i8 %select_ln61_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3289 'zext' 'zext_ln43_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3290 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_132)   --->   "%mul_ln43_78 = mul i24 %coeffs_94_cast_i_cast, i24 %zext_ln43_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3290 'mul' 'mul_ln43_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3291 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_79 = mul i24 %coeffs_95_cast_i_cast, i24 %zext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3291 'mul' 'mul_ln43_79' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln43_82 = zext i8 %select_ln61_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3292 'zext' 'zext_ln43_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3293 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_129)   --->   "%mul_ln43_81 = mul i24 %coeffs_97_cast_i_cast, i24 %zext_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3293 'mul' 'mul_ln43_81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3294 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_82 = mul i24 %coeffs_98_cast_i_cast, i24 %zext_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3294 'mul' 'mul_ln43_82' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln43_86 = zext i8 %select_ln61_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3295 'zext' 'zext_ln43_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3296 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_85 = mul i24 %coeffs_101_cast_i_cast, i24 %zext_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3296 'mul' 'mul_ln43_85' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3297 [1/1] (0.00ns)   --->   "%zext_ln43_148 = zext i8 %select_ln61_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3297 'zext' 'zext_ln43_148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3298 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_67)   --->   "%mul_ln43_147 = mul i24 %coeffs_163_cast_i_cast, i24 %zext_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3298 'mul' 'mul_ln43_147' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3299 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_149 = mul i24 %coeffs_165_cast_i_cast, i24 %zext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3299 'mul' 'mul_ln43_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3300 [1/1] (0.00ns)   --->   "%zext_ln43_151 = zext i8 %select_ln61_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3300 'zext' 'zext_ln43_151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3301 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_66)   --->   "%mul_ln43_150 = mul i24 %coeffs_166_cast_i_cast, i24 %zext_ln43_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3301 'mul' 'mul_ln43_150' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3302 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_151 = mul i24 %coeffs_167_cast_i_cast, i24 %zext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3302 'mul' 'mul_ln43_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3303 [1/1] (0.00ns)   --->   "%zext_ln43_153 = zext i8 %select_ln61_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3303 'zext' 'zext_ln43_153' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3304 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_64)   --->   "%mul_ln43_152 = mul i24 %coeffs_168_cast_i_cast, i24 %zext_ln43_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3304 'mul' 'mul_ln43_152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3305 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_153 = mul i24 %coeffs_169_cast_i_cast, i24 %zext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3305 'mul' 'mul_ln43_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln43_155 = zext i8 %select_ln61_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3306 'zext' 'zext_ln43_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3307 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_63)   --->   "%mul_ln43_154 = mul i24 %coeffs_170_cast_i_cast, i24 %zext_ln43_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3307 'mul' 'mul_ln43_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3308 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_32)   --->   "%mul_ln43_186 = mul i24 %coeffs_202_cast_i_cast, i24 %zext_ln43_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3308 'mul' 'mul_ln43_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3309 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_32)   --->   "%sext_ln43_192 = sext i24 %mul_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3309 'sext' 'sext_ln43_192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3310 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_187 = mul i24 %coeffs_203_cast_i_cast, i24 %zext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3310 'mul' 'mul_ln43_187' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln43_193 = sext i24 %mul_ln43_187" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3311 'sext' 'sext_ln43_193' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3312 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_31)   --->   "%mul_ln43_188 = mul i24 %coeffs_204_cast_i_cast, i24 %zext_ln43_189" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3312 'mul' 'mul_ln43_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3313 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_31)   --->   "%sext_ln40_2 = sext i24 %mul_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3313 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln43_235 = sext i26 %add_ln43_20" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3314 'sext' 'sext_ln43_235' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_21 = add i29 %sext_ln43_235, i29 %add_ln43_17" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3315 'add' 'add_ln43_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln43_238 = sext i26 %add_ln43_24" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3316 'sext' 'sext_ln43_238' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln43_242 = sext i27 %add_ln43_28" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3317 'sext' 'sext_ln43_242' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3318 [1/1] (0.85ns)   --->   "%add_ln43_29 = add i28 %sext_ln43_242, i28 %sext_ln43_238" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3318 'add' 'add_ln43_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln43_243 = sext i28 %add_ln43_29" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3319 'sext' 'sext_ln43_243' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3320 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln43_30 = add i29 %sext_ln43_243, i29 %add_ln43_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3320 'add' 'add_ln43_30' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln43_5 = sext i29 %add_ln43_30" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3321 'sext' 'sext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3322 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_31 = add i30 %sext_ln43_5, i30 %sext_ln40_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3322 'add' 'add_ln43_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3323 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_32 = add i25 %sext_ln43_193, i25 %sext_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3323 'add' 'add_ln43_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_34 = add i25 %sext_ln43_191, i25 %sext_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3324 'add' 'add_ln43_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln43_245 = sext i25 %add_ln43_34" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3325 'sext' 'sext_ln43_245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3326 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_35 = add i25 %sext_ln43_189, i25 %sext_ln43_188" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3326 'add' 'add_ln43_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln43_246 = sext i25 %add_ln43_35" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3327 'sext' 'sext_ln43_246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3328 [1/1] (0.83ns)   --->   "%add_ln43_36 = add i26 %sext_ln43_246, i26 %sext_ln43_245" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3328 'add' 'add_ln43_36' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3329 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_38 = add i25 %sext_ln43_187, i25 %sext_ln43_186" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3329 'add' 'add_ln43_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3330 [1/1] (0.00ns)   --->   "%sext_ln43_248 = sext i25 %add_ln43_38" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3330 'sext' 'sext_ln43_248' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3331 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_39 = add i25 %sext_ln43_185, i25 %sext_ln43_183" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3331 'add' 'add_ln43_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln43_249 = sext i25 %add_ln43_39" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3332 'sext' 'sext_ln43_249' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3333 [1/1] (0.83ns)   --->   "%add_ln43_40 = add i26 %sext_ln43_249, i26 %sext_ln43_248" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3333 'add' 'add_ln43_40' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3334 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_41 = add i25 %sext_ln43_182, i25 %sext_ln43_181" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3334 'add' 'add_ln43_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln43_251 = sext i25 %add_ln43_41" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3335 'sext' 'sext_ln43_251' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3336 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_42 = add i25 %sext_ln43_180, i25 %sext_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3336 'add' 'add_ln43_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln43_252 = sext i25 %add_ln43_42" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3337 'sext' 'sext_ln43_252' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3338 [1/1] (0.83ns)   --->   "%add_ln43_43 = add i26 %sext_ln43_252, i26 %sext_ln43_251" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3338 'add' 'add_ln43_43' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3339 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_46 = add i25 %sext_ln43_178, i25 %sext_ln43_177" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3339 'add' 'add_ln43_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln43_255 = sext i25 %add_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3340 'sext' 'sext_ln43_255' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3341 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_47 = add i25 %sext_ln43_176, i25 %sext_ln43_175" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3341 'add' 'add_ln43_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln43_256 = sext i25 %add_ln43_47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3342 'sext' 'sext_ln43_256' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3343 [1/1] (0.83ns)   --->   "%add_ln43_48 = add i26 %sext_ln43_256, i26 %sext_ln43_255" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3343 'add' 'add_ln43_48' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3344 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_49 = add i25 %sext_ln43_174, i25 %sext_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3344 'add' 'add_ln43_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln43_258 = sext i25 %add_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3345 'sext' 'sext_ln43_258' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3346 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_50 = add i25 %sext_ln43_172, i25 %sext_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3346 'add' 'add_ln43_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln43_259 = sext i25 %add_ln43_50" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3347 'sext' 'sext_ln43_259' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3348 [1/1] (0.83ns)   --->   "%add_ln43_51 = add i26 %sext_ln43_259, i26 %sext_ln43_258" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3348 'add' 'add_ln43_51' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3349 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_53 = add i25 %sext_ln43_170, i25 %sext_ln43_168" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3349 'add' 'add_ln43_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln43_262 = sext i25 %add_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3350 'sext' 'sext_ln43_262' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3351 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_54 = add i25 %sext_ln43_167, i25 %sext_ln43_166" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3351 'add' 'add_ln43_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln43_263 = sext i25 %add_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3352 'sext' 'sext_ln43_263' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3353 [1/1] (0.83ns)   --->   "%add_ln43_55 = add i26 %sext_ln43_263, i26 %sext_ln43_262" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3353 'add' 'add_ln43_55' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3354 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_56 = add i25 %sext_ln43_165, i25 %sext_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3354 'add' 'add_ln43_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln43_265 = sext i25 %add_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3355 'sext' 'sext_ln43_265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3356 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_58 = add i26 %sext_ln43_266, i26 %sext_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3356 'add' 'add_ln43_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln43_267 = sext i26 %add_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3357 'sext' 'sext_ln43_267' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3358 [1/1] (0.84ns)   --->   "%add_ln43_59 = add i27 %sext_ln43_267, i27 %sext_ln43_265" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3358 'add' 'add_ln43_59' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln43_277 = sext i26 %add_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3359 'sext' 'sext_ln43_277' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln43_280 = sext i26 %add_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3360 'sext' 'sext_ln43_280' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3361 [1/1] (0.84ns)   --->   "%add_ln43_76 = add i27 %sext_ln43_280, i27 %sext_ln43_277" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3361 'add' 'add_ln43_76' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln43_284 = sext i26 %add_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3362 'sext' 'sext_ln43_284' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln43_287 = sext i26 %add_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3363 'sext' 'sext_ln43_287' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3364 [1/1] (0.84ns)   --->   "%add_ln43_84 = add i27 %sext_ln43_287, i27 %sext_ln43_284" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3364 'add' 'add_ln43_84' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln43_288 = sext i27 %add_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3365 'sext' 'sext_ln43_288' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln43_291 = sext i26 %add_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3366 'sext' 'sext_ln43_291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln43_294 = sext i26 %add_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3367 'sext' 'sext_ln43_294' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3368 [1/1] (0.84ns)   --->   "%add_ln43_91 = add i27 %sext_ln43_294, i27 %sext_ln43_291" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3368 'add' 'add_ln43_91' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln43_295 = sext i27 %add_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3369 'sext' 'sext_ln43_295' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3370 [1/1] (0.85ns)   --->   "%add_ln43_92 = add i28 %sext_ln43_295, i28 %sext_ln43_288" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3370 'add' 'add_ln43_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln43_299 = sext i26 %add_ln43_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3371 'sext' 'sext_ln43_299' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln43_302 = sext i26 %add_ln43_99" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3372 'sext' 'sext_ln43_302' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3373 [1/1] (0.84ns)   --->   "%add_ln43_100 = add i27 %sext_ln43_302, i27 %sext_ln43_299" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3373 'add' 'add_ln43_100' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln43_303 = sext i27 %add_ln43_100" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3374 'sext' 'sext_ln43_303' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln43_306 = sext i26 %add_ln43_103" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3375 'sext' 'sext_ln43_306' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln43_309 = sext i26 %add_ln43_106" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3376 'sext' 'sext_ln43_309' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3377 [1/1] (0.84ns)   --->   "%add_ln43_107 = add i27 %sext_ln43_309, i27 %sext_ln43_306" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3377 'add' 'add_ln43_107' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln43_310 = sext i27 %add_ln43_107" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3378 'sext' 'sext_ln43_310' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3379 [1/1] (0.85ns)   --->   "%add_ln43_108 = add i28 %sext_ln43_310, i28 %sext_ln43_303" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3379 'add' 'add_ln43_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln43_314 = sext i26 %add_ln43_111" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3380 'sext' 'sext_ln43_314' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln43_317 = sext i26 %add_ln43_114" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3381 'sext' 'sext_ln43_317' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3382 [1/1] (0.84ns)   --->   "%add_ln43_115 = add i27 %sext_ln43_317, i27 %sext_ln43_314" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3382 'add' 'add_ln43_115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln43_318 = sext i27 %add_ln43_115" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3383 'sext' 'sext_ln43_318' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln43_321 = sext i26 %add_ln43_118" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3384 'sext' 'sext_ln43_321' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln43_325 = sext i27 %add_ln43_122" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3385 'sext' 'sext_ln43_325' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3386 [1/1] (0.85ns)   --->   "%add_ln43_123 = add i28 %sext_ln43_325, i28 %sext_ln43_321" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3386 'add' 'add_ln43_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln43_326 = sext i28 %add_ln43_123" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3387 'sext' 'sext_ln43_326' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3388 [1/1] (0.85ns)   --->   "%add_ln43_124 = add i29 %sext_ln43_326, i29 %sext_ln43_318" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3388 'add' 'add_ln43_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_138 = add i25 %sext_ln43_79, i25 %sext_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3389 'add' 'add_ln43_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3390 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_140 = add i25 %sext_ln43_76, i25 %sext_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3390 'add' 'add_ln43_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3391 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_143 = add i25 %sext_ln43_73, i25 %sext_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3391 'add' 'add_ln43_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3392 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_145 = add i25 %sext_ln43_70, i25 %sext_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3392 'add' 'add_ln43_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3393 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_150 = add i25 %sext_ln43_67, i25 %sext_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3393 'add' 'add_ln43_150' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3394 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_152 = add i25 %sext_ln43_63, i25 %sext_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3394 'add' 'add_ln43_152' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3395 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_155 = add i25 %sext_ln43_60, i25 %sext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3395 'add' 'add_ln43_155' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3396 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_157 = add i25 %sext_ln43_57, i25 %sext_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3396 'add' 'add_ln43_157' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3397 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_161 = add i25 %sext_ln43_54, i25 %sext_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3397 'add' 'add_ln43_161' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3398 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_163 = add i25 %sext_ln43_51, i25 %sext_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3398 'add' 'add_ln43_163' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln43_376 = sext i27 %add_ln43_179" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3399 'sext' 'sext_ln43_376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln43_381 = sext i27 %add_ln43_184" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3400 'sext' 'sext_ln43_381' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3401 [1/1] (0.85ns)   --->   "%add_ln43_185 = add i28 %sext_ln43_381, i28 %sext_ln43_376" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3401 'add' 'add_ln43_185' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln43_382 = sext i28 %add_ln43_185" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3402 'sext' 'sext_ln43_382' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln43_387 = sext i27 %add_ln43_190" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3403 'sext' 'sext_ln43_387' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln43_392 = sext i27 %add_ln43_195" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3404 'sext' 'sext_ln43_392' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3405 [1/1] (0.85ns)   --->   "%add_ln43_196 = add i28 %sext_ln43_392, i28 %sext_ln43_387" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3405 'add' 'add_ln43_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln43_393 = sext i28 %add_ln43_196" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3406 'sext' 'sext_ln43_393' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3407 [1/1] (0.85ns)   --->   "%add_ln43_197 = add i29 %sext_ln43_393, i29 %sext_ln43_382" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3407 'add' 'add_ln43_197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln43_399 = sext i27 %add_ln43_202" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3408 'sext' 'sext_ln43_399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln43_404 = sext i27 %add_ln43_207" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3409 'sext' 'sext_ln43_404' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3410 [1/1] (0.85ns)   --->   "%add_ln43_208 = add i28 %sext_ln43_404, i28 %sext_ln43_399" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3410 'add' 'add_ln43_208' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln43_405 = sext i28 %add_ln43_208" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3411 'sext' 'sext_ln43_405' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln43_417 = sext i28 %add_ln43_220" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3412 'sext' 'sext_ln43_417' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3413 [1/1] (0.85ns)   --->   "%add_ln43_221 = add i29 %sext_ln43_417, i29 %sext_ln43_405" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3413 'add' 'add_ln43_221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 3414 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_164)   --->   "%mul_ln43_45 = mul i24 %coeffs_61_cast_i_cast, i24 %zext_ln43_46" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3414 'mul' 'mul_ln43_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3415 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_164)   --->   "%sext_ln43_52 = sext i24 %mul_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3415 'sext' 'sext_ln43_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3416 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_162)   --->   "%mul_ln43_48 = mul i24 %coeffs_64_cast_i_cast, i24 %zext_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3416 'mul' 'mul_ln43_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3417 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_162)   --->   "%sext_ln43_55 = sext i24 %mul_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3417 'sext' 'sext_ln43_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3418 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_158)   --->   "%mul_ln43_51 = mul i24 %coeffs_67_cast_i_cast, i24 %zext_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3418 'mul' 'mul_ln43_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3419 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_158)   --->   "%sext_ln43_58 = sext i24 %mul_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3419 'sext' 'sext_ln43_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3420 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_156)   --->   "%mul_ln43_54 = mul i24 %coeffs_70_cast_i_cast, i24 %zext_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3420 'mul' 'mul_ln43_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3421 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_156)   --->   "%sext_ln43_61 = sext i24 %mul_ln43_54" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3421 'sext' 'sext_ln43_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3422 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_153)   --->   "%mul_ln43_57 = mul i24 %coeffs_73_cast_i_cast, i24 %zext_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3422 'mul' 'mul_ln43_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3423 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_153)   --->   "%sext_ln43_64 = sext i24 %mul_ln43_57" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3423 'sext' 'sext_ln43_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3424 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_151)   --->   "%mul_ln43_61 = mul i24 %coeffs_77_cast_i_cast, i24 %zext_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3424 'mul' 'mul_ln43_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3425 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_151)   --->   "%sext_ln43_68 = sext i24 %mul_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3425 'sext' 'sext_ln43_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3426 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_146)   --->   "%mul_ln43_64 = mul i24 %coeffs_80_cast_i_cast, i24 %zext_ln43_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3426 'mul' 'mul_ln43_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3427 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_146)   --->   "%sext_ln43_71 = sext i24 %mul_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3427 'sext' 'sext_ln43_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3428 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_144)   --->   "%mul_ln43_67 = mul i24 %coeffs_83_cast_i_cast, i24 %zext_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3428 'mul' 'mul_ln43_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3429 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_144)   --->   "%sext_ln43_74 = sext i24 %mul_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3429 'sext' 'sext_ln43_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3430 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_141)   --->   "%mul_ln43_70 = mul i24 %coeffs_86_cast_i_cast, i24 %zext_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3430 'mul' 'mul_ln43_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3431 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_141)   --->   "%sext_ln43_77 = sext i24 %mul_ln43_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3431 'sext' 'sext_ln43_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3432 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_139)   --->   "%mul_ln43_74 = mul i24 %coeffs_90_cast_i_cast, i24 %zext_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3432 'mul' 'mul_ln43_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3433 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_139)   --->   "%sext_ln43_81 = sext i24 %mul_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3433 'sext' 'sext_ln43_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3434 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_134)   --->   "%mul_ln43_75 = mul i24 %coeffs_91_cast_i_cast, i24 %zext_ln43_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3434 'mul' 'mul_ln43_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3435 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_76 = mul i24 %coeffs_92_cast_i_cast, i24 %zext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3435 'mul' 'mul_ln43_76' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln43_78 = zext i8 %select_ln61_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3436 'zext' 'zext_ln43_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3437 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_135)   --->   "%mul_ln43_77 = mul i24 %coeffs_93_cast_i_cast, i24 %zext_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3437 'mul' 'mul_ln43_77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3438 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_132)   --->   "%mul_ln43_78 = mul i24 %coeffs_94_cast_i_cast, i24 %zext_ln43_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3438 'mul' 'mul_ln43_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3439 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_79 = mul i24 %coeffs_95_cast_i_cast, i24 %zext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3439 'mul' 'mul_ln43_79' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln43_81 = zext i8 %select_ln61_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3440 'zext' 'zext_ln43_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3441 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_133)   --->   "%mul_ln43_80 = mul i24 %coeffs_96_cast_i_cast, i24 %zext_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3441 'mul' 'mul_ln43_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3442 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_129)   --->   "%mul_ln43_81 = mul i24 %coeffs_97_cast_i_cast, i24 %zext_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3442 'mul' 'mul_ln43_81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3443 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_82 = mul i24 %coeffs_98_cast_i_cast, i24 %zext_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3443 'mul' 'mul_ln43_82' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln43_84 = zext i8 %select_ln61_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3444 'zext' 'zext_ln43_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3445 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_130)   --->   "%mul_ln43_83 = mul i24 %coeffs_99_cast_i_cast, i24 %zext_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3445 'mul' 'mul_ln43_83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln43_85 = zext i8 %select_ln61_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3446 'zext' 'zext_ln43_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3447 [3/3] (0.99ns) (grouped into DSP with root node add_ln43_127)   --->   "%mul_ln43_84 = mul i24 %coeffs_100_cast_i_cast, i24 %zext_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3447 'mul' 'mul_ln43_84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3448 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_85 = mul i24 %coeffs_101_cast_i_cast, i24 %zext_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3448 'mul' 'mul_ln43_85' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3449 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_67)   --->   "%mul_ln43_147 = mul i24 %coeffs_163_cast_i_cast, i24 %zext_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3449 'mul' 'mul_ln43_147' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3450 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_149 = mul i24 %coeffs_165_cast_i_cast, i24 %zext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3450 'mul' 'mul_ln43_149' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3451 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_66)   --->   "%mul_ln43_150 = mul i24 %coeffs_166_cast_i_cast, i24 %zext_ln43_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3451 'mul' 'mul_ln43_150' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3452 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_151 = mul i24 %coeffs_167_cast_i_cast, i24 %zext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3452 'mul' 'mul_ln43_151' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3453 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_64)   --->   "%mul_ln43_152 = mul i24 %coeffs_168_cast_i_cast, i24 %zext_ln43_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3453 'mul' 'mul_ln43_152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3454 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_153 = mul i24 %coeffs_169_cast_i_cast, i24 %zext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3454 'mul' 'mul_ln43_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3455 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_63)   --->   "%mul_ln43_154 = mul i24 %coeffs_170_cast_i_cast, i24 %zext_ln43_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3455 'mul' 'mul_ln43_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3456 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_31 = add i30 %sext_ln43_5, i30 %sext_ln40_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3456 'add' 'add_ln43_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3457 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_32 = add i25 %sext_ln43_193, i25 %sext_ln43_192" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3457 'add' 'add_ln43_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln43_244 = sext i25 %add_ln43_32" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3458 'sext' 'sext_ln43_244' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_33 = add i30 %sext_ln43_244, i30 %add_ln43_31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3459 'add' 'add_ln43_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln43_247 = sext i26 %add_ln43_36" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3460 'sext' 'sext_ln43_247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3461 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln43_37 = add i30 %sext_ln43_247, i30 %add_ln43_33" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3461 'add' 'add_ln43_37' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln43_250 = sext i26 %add_ln43_40" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3462 'sext' 'sext_ln43_250' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln43_253 = sext i26 %add_ln43_43" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3463 'sext' 'sext_ln43_253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3464 [1/1] (0.84ns)   --->   "%add_ln43_44 = add i27 %sext_ln43_253, i27 %sext_ln43_250" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3464 'add' 'add_ln43_44' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln43_254 = sext i27 %add_ln43_44" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3465 'sext' 'sext_ln43_254' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_45 = add i30 %sext_ln43_254, i30 %add_ln43_37" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3466 'add' 'add_ln43_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln43_257 = sext i26 %add_ln43_48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3467 'sext' 'sext_ln43_257' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln43_260 = sext i26 %add_ln43_51" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3468 'sext' 'sext_ln43_260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3469 [1/1] (0.84ns)   --->   "%add_ln43_52 = add i27 %sext_ln43_260, i27 %sext_ln43_257" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3469 'add' 'add_ln43_52' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln43_261 = sext i27 %add_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3470 'sext' 'sext_ln43_261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln43_264 = sext i26 %add_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3471 'sext' 'sext_ln43_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln43_268 = sext i27 %add_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3472 'sext' 'sext_ln43_268' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3473 [1/1] (0.85ns)   --->   "%add_ln43_60 = add i28 %sext_ln43_268, i28 %sext_ln43_264" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3473 'add' 'add_ln43_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln43_269 = sext i28 %add_ln43_60" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3474 'sext' 'sext_ln43_269' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3475 [1/1] (0.85ns)   --->   "%add_ln43_61 = add i29 %sext_ln43_269, i29 %sext_ln43_261" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3475 'add' 'add_ln43_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln43_270 = sext i29 %add_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3476 'sext' 'sext_ln43_270' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3477 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln43_62 = add i30 %sext_ln43_270, i30 %add_ln43_45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3477 'add' 'add_ln43_62' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln43_311 = sext i28 %add_ln43_108" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3478 'sext' 'sext_ln43_311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln43_327 = sext i29 %add_ln43_124" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3479 'sext' 'sext_ln43_327' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3480 [1/1] (0.86ns)   --->   "%add_ln43_125 = add i30 %sext_ln43_327, i30 %sext_ln43_311" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3480 'add' 'add_ln43_125' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3481 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_138 = add i25 %sext_ln43_79, i25 %sext_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3481 'add' 'add_ln43_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln43_337 = sext i25 %add_ln43_138" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3482 'sext' 'sext_ln43_337' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3483 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_139 = add i26 %sext_ln43_337, i26 %sext_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3483 'add' 'add_ln43_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3484 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_140 = add i25 %sext_ln43_76, i25 %sext_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3484 'add' 'add_ln43_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln43_339 = sext i25 %add_ln43_140" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3485 'sext' 'sext_ln43_339' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3486 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_141 = add i26 %sext_ln43_339, i26 %sext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3486 'add' 'add_ln43_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3487 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_143 = add i25 %sext_ln43_73, i25 %sext_ln43_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3487 'add' 'add_ln43_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln43_342 = sext i25 %add_ln43_143" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3488 'sext' 'sext_ln43_342' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3489 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_144 = add i26 %sext_ln43_342, i26 %sext_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3489 'add' 'add_ln43_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3490 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_145 = add i25 %sext_ln43_70, i25 %sext_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3490 'add' 'add_ln43_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln43_344 = sext i25 %add_ln43_145" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3491 'sext' 'sext_ln43_344' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3492 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_146 = add i26 %sext_ln43_344, i26 %sext_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3492 'add' 'add_ln43_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3493 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_150 = add i25 %sext_ln43_67, i25 %sext_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3493 'add' 'add_ln43_150' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln43_348 = sext i25 %add_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3494 'sext' 'sext_ln43_348' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3495 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_151 = add i26 %sext_ln43_348, i26 %sext_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3495 'add' 'add_ln43_151' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3496 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_152 = add i25 %sext_ln43_63, i25 %sext_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3496 'add' 'add_ln43_152' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln43_350 = sext i25 %add_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3497 'sext' 'sext_ln43_350' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3498 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_153 = add i26 %sext_ln43_350, i26 %sext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3498 'add' 'add_ln43_153' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3499 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_155 = add i25 %sext_ln43_60, i25 %sext_ln43_59" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3499 'add' 'add_ln43_155' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln43_353 = sext i25 %add_ln43_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3500 'sext' 'sext_ln43_353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3501 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_156 = add i26 %sext_ln43_353, i26 %sext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3501 'add' 'add_ln43_156' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3502 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_157 = add i25 %sext_ln43_57, i25 %sext_ln43_56" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3502 'add' 'add_ln43_157' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln43_355 = sext i25 %add_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3503 'sext' 'sext_ln43_355' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_158 = add i26 %sext_ln43_355, i26 %sext_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3504 'add' 'add_ln43_158' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3505 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_161 = add i25 %sext_ln43_54, i25 %sext_ln43_53" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3505 'add' 'add_ln43_161' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln43_359 = sext i25 %add_ln43_161" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3506 'sext' 'sext_ln43_359' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3507 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_162 = add i26 %sext_ln43_359, i26 %sext_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3507 'add' 'add_ln43_162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3508 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_163 = add i25 %sext_ln43_51, i25 %sext_ln43_49" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3508 'add' 'add_ln43_163' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln43_361 = sext i25 %add_ln43_163" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3509 'sext' 'sext_ln43_361' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3510 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_164 = add i26 %sext_ln43_361, i26 %sext_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3510 'add' 'add_ln43_164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln43_394 = sext i29 %add_ln43_197" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3511 'sext' 'sext_ln43_394' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln43_418 = sext i29 %add_ln43_221" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3512 'sext' 'sext_ln43_418' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3513 [1/1] (0.86ns)   --->   "%add_ln43_222 = add i30 %sext_ln43_418, i30 %sext_ln43_394" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3513 'add' 'add_ln43_222' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 3514 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_134)   --->   "%mul_ln43_75 = mul i24 %coeffs_91_cast_i_cast, i24 %zext_ln43_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3514 'mul' 'mul_ln43_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3515 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_134)   --->   "%sext_ln43_82 = sext i24 %mul_ln43_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3515 'sext' 'sext_ln43_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3516 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_76 = mul i24 %coeffs_92_cast_i_cast, i24 %zext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3516 'mul' 'mul_ln43_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln43_83 = sext i24 %mul_ln43_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3517 'sext' 'sext_ln43_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3518 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_135)   --->   "%mul_ln43_77 = mul i24 %coeffs_93_cast_i_cast, i24 %zext_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3518 'mul' 'mul_ln43_77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3519 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_132)   --->   "%mul_ln43_78 = mul i24 %coeffs_94_cast_i_cast, i24 %zext_ln43_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3519 'mul' 'mul_ln43_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3520 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_132)   --->   "%sext_ln43_85 = sext i24 %mul_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3520 'sext' 'sext_ln43_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3521 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_79 = mul i24 %coeffs_95_cast_i_cast, i24 %zext_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3521 'mul' 'mul_ln43_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln43_86 = sext i24 %mul_ln43_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3522 'sext' 'sext_ln43_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3523 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_133)   --->   "%mul_ln43_80 = mul i24 %coeffs_96_cast_i_cast, i24 %zext_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3523 'mul' 'mul_ln43_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3524 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_129)   --->   "%mul_ln43_81 = mul i24 %coeffs_97_cast_i_cast, i24 %zext_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3524 'mul' 'mul_ln43_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3525 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_129)   --->   "%sext_ln43_88 = sext i24 %mul_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3525 'sext' 'sext_ln43_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3526 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_82 = mul i24 %coeffs_98_cast_i_cast, i24 %zext_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3526 'mul' 'mul_ln43_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln43_89 = sext i24 %mul_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3527 'sext' 'sext_ln43_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3528 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_130)   --->   "%mul_ln43_83 = mul i24 %coeffs_99_cast_i_cast, i24 %zext_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3528 'mul' 'mul_ln43_83' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3529 [2/3] (0.99ns) (grouped into DSP with root node add_ln43_127)   --->   "%mul_ln43_84 = mul i24 %coeffs_100_cast_i_cast, i24 %zext_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3529 'mul' 'mul_ln43_84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3530 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln43_85 = mul i24 %coeffs_101_cast_i_cast, i24 %zext_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3530 'mul' 'mul_ln43_85' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3531 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_67)   --->   "%mul_ln43_147 = mul i24 %coeffs_163_cast_i_cast, i24 %zext_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3531 'mul' 'mul_ln43_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3532 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_67)   --->   "%sext_ln43_154 = sext i24 %mul_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3532 'sext' 'sext_ln43_154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3533 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_149 = mul i24 %coeffs_165_cast_i_cast, i24 %zext_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3533 'mul' 'mul_ln43_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln43_156 = sext i24 %mul_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3534 'sext' 'sext_ln43_156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3535 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_66)   --->   "%mul_ln43_150 = mul i24 %coeffs_166_cast_i_cast, i24 %zext_ln43_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3535 'mul' 'mul_ln43_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3536 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_66)   --->   "%sext_ln43_157 = sext i24 %mul_ln43_150" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3536 'sext' 'sext_ln43_157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3537 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_151 = mul i24 %coeffs_167_cast_i_cast, i24 %zext_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3537 'mul' 'mul_ln43_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln43_158 = sext i24 %mul_ln43_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3538 'sext' 'sext_ln43_158' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3539 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_64)   --->   "%mul_ln43_152 = mul i24 %coeffs_168_cast_i_cast, i24 %zext_ln43_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3539 'mul' 'mul_ln43_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3540 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_64)   --->   "%sext_ln43_159 = sext i24 %mul_ln43_152" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3540 'sext' 'sext_ln43_159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3541 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_153 = mul i24 %coeffs_169_cast_i_cast, i24 %zext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3541 'mul' 'mul_ln43_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln43_160 = sext i24 %mul_ln43_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3542 'sext' 'sext_ln43_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3543 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_63)   --->   "%mul_ln43_154 = mul i24 %coeffs_170_cast_i_cast, i24 %zext_ln43_155" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3543 'mul' 'mul_ln43_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3544 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_63)   --->   "%sext_ln40_1 = sext i24 %mul_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:40->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3544 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln43_6 = sext i30 %add_ln43_62" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3545 'sext' 'sext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3546 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_63 = add i31 %sext_ln43_6, i31 %sext_ln40_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3546 'add' 'add_ln43_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3547 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_64 = add i25 %sext_ln43_160, i25 %sext_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3547 'add' 'add_ln43_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3548 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_66 = add i25 %sext_ln43_158, i25 %sext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3548 'add' 'add_ln43_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3549 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_67 = add i25 %sext_ln43_156, i25 %sext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3549 'add' 'add_ln43_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3550 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_129 = add i25 %sext_ln43_89, i25 %sext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3550 'add' 'add_ln43_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3551 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_132 = add i25 %sext_ln43_86, i25 %sext_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3551 'add' 'add_ln43_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3552 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_134 = add i25 %sext_ln43_83, i25 %sext_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3552 'add' 'add_ln43_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3553 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_139 = add i26 %sext_ln43_337, i26 %sext_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3553 'add' 'add_ln43_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln43_338 = sext i26 %add_ln43_139" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3554 'sext' 'sext_ln43_338' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3555 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_141 = add i26 %sext_ln43_339, i26 %sext_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3555 'add' 'add_ln43_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln43_340 = sext i26 %add_ln43_141" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3556 'sext' 'sext_ln43_340' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3557 [1/1] (0.84ns)   --->   "%add_ln43_142 = add i27 %sext_ln43_340, i27 %sext_ln43_338" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3557 'add' 'add_ln43_142' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3558 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_144 = add i26 %sext_ln43_342, i26 %sext_ln43_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3558 'add' 'add_ln43_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln43_343 = sext i26 %add_ln43_144" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3559 'sext' 'sext_ln43_343' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_146 = add i26 %sext_ln43_344, i26 %sext_ln43_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3560 'add' 'add_ln43_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln43_345 = sext i26 %add_ln43_146" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3561 'sext' 'sext_ln43_345' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3562 [1/1] (0.84ns)   --->   "%add_ln43_147 = add i27 %sext_ln43_345, i27 %sext_ln43_343" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3562 'add' 'add_ln43_147' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3563 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_151 = add i26 %sext_ln43_348, i26 %sext_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3563 'add' 'add_ln43_151' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln43_349 = sext i26 %add_ln43_151" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3564 'sext' 'sext_ln43_349' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3565 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_153 = add i26 %sext_ln43_350, i26 %sext_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3565 'add' 'add_ln43_153' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln43_351 = sext i26 %add_ln43_153" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3566 'sext' 'sext_ln43_351' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3567 [1/1] (0.84ns)   --->   "%add_ln43_154 = add i27 %sext_ln43_351, i27 %sext_ln43_349" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3567 'add' 'add_ln43_154' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3568 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_156 = add i26 %sext_ln43_353, i26 %sext_ln43_61" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3568 'add' 'add_ln43_156' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln43_354 = sext i26 %add_ln43_156" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3569 'sext' 'sext_ln43_354' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3570 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_158 = add i26 %sext_ln43_355, i26 %sext_ln43_58" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3570 'add' 'add_ln43_158' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln43_356 = sext i26 %add_ln43_158" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3571 'sext' 'sext_ln43_356' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3572 [1/1] (0.84ns)   --->   "%add_ln43_159 = add i27 %sext_ln43_356, i27 %sext_ln43_354" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3572 'add' 'add_ln43_159' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3573 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_162 = add i26 %sext_ln43_359, i26 %sext_ln43_55" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3573 'add' 'add_ln43_162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln43_360 = sext i26 %add_ln43_162" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3574 'sext' 'sext_ln43_360' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3575 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_164 = add i26 %sext_ln43_361, i26 %sext_ln43_52" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3575 'add' 'add_ln43_164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln43_362 = sext i26 %add_ln43_164" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3576 'sext' 'sext_ln43_362' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3577 [1/1] (0.84ns)   --->   "%add_ln43_165 = add i27 %sext_ln43_362, i27 %sext_ln43_360" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3577 'add' 'add_ln43_165' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.24>
ST_14 : Operation 3578 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_135)   --->   "%mul_ln43_77 = mul i24 %coeffs_93_cast_i_cast, i24 %zext_ln43_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3578 'mul' 'mul_ln43_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3579 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_135)   --->   "%sext_ln43_84 = sext i24 %mul_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3579 'sext' 'sext_ln43_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3580 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_133)   --->   "%mul_ln43_80 = mul i24 %coeffs_96_cast_i_cast, i24 %zext_ln43_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3580 'mul' 'mul_ln43_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3581 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_133)   --->   "%sext_ln43_87 = sext i24 %mul_ln43_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3581 'sext' 'sext_ln43_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3582 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_130)   --->   "%mul_ln43_83 = mul i24 %coeffs_99_cast_i_cast, i24 %zext_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3582 'mul' 'mul_ln43_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3583 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_130)   --->   "%sext_ln43_90 = sext i24 %mul_ln43_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3583 'sext' 'sext_ln43_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3584 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_127)   --->   "%mul_ln43_84 = mul i24 %coeffs_100_cast_i_cast, i24 %zext_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3584 'mul' 'mul_ln43_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3585 [1/1] (0.00ns) (grouped into DSP with root node add_ln43_127)   --->   "%sext_ln43_91 = sext i24 %mul_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3585 'sext' 'sext_ln43_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3586 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_85 = mul i24 %coeffs_101_cast_i_cast, i24 %zext_ln43_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3586 'mul' 'mul_ln43_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln43_92 = sext i24 %mul_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3587 'sext' 'sext_ln43_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3588 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_63 = add i31 %sext_ln43_6, i31 %sext_ln40_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3588 'add' 'add_ln43_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3589 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_64 = add i25 %sext_ln43_160, i25 %sext_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3589 'add' 'add_ln43_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln43_271 = sext i25 %add_ln43_64" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3590 'sext' 'sext_ln43_271' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3591 [1/1] (0.87ns)   --->   "%add_ln43_65 = add i31 %sext_ln43_271, i31 %add_ln43_63" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3591 'add' 'add_ln43_65' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3592 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_66 = add i25 %sext_ln43_158, i25 %sext_ln43_157" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3592 'add' 'add_ln43_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln43_272 = sext i25 %add_ln43_66" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3593 'sext' 'sext_ln43_272' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3594 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_67 = add i25 %sext_ln43_156, i25 %sext_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3594 'add' 'add_ln43_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln43_273 = sext i25 %add_ln43_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3595 'sext' 'sext_ln43_273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3596 [1/1] (0.83ns)   --->   "%add_ln43_68 = add i26 %sext_ln43_273, i26 %sext_ln43_272" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3596 'add' 'add_ln43_68' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln43_274 = sext i26 %add_ln43_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3597 'sext' 'sext_ln43_274' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_69 = add i31 %sext_ln43_274, i31 %add_ln43_65" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3598 'add' 'add_ln43_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln43_281 = sext i27 %add_ln43_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3599 'sext' 'sext_ln43_281' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3600 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln43_77 = add i31 %sext_ln43_281, i31 %add_ln43_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3600 'add' 'add_ln43_77' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3601 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_127 = add i25 %sext_ln43_92, i25 %sext_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3601 'add' 'add_ln43_127' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3602 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_129 = add i25 %sext_ln43_89, i25 %sext_ln43_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3602 'add' 'add_ln43_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln43_330 = sext i25 %add_ln43_129" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3603 'sext' 'sext_ln43_330' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3604 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_130 = add i26 %sext_ln43_330, i26 %sext_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3604 'add' 'add_ln43_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3605 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_132 = add i25 %sext_ln43_86, i25 %sext_ln43_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3605 'add' 'add_ln43_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln43_332 = sext i25 %add_ln43_132" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3606 'sext' 'sext_ln43_332' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3607 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_133 = add i26 %sext_ln43_332, i26 %sext_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3607 'add' 'add_ln43_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3608 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_134 = add i25 %sext_ln43_83, i25 %sext_ln43_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3608 'add' 'add_ln43_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln43_334 = sext i25 %add_ln43_134" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3609 'sext' 'sext_ln43_334' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3610 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_135 = add i26 %sext_ln43_334, i26 %sext_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3610 'add' 'add_ln43_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln43_341 = sext i27 %add_ln43_142" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3611 'sext' 'sext_ln43_341' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln43_346 = sext i27 %add_ln43_147" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3612 'sext' 'sext_ln43_346' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3613 [1/1] (0.85ns)   --->   "%add_ln43_148 = add i28 %sext_ln43_346, i28 %sext_ln43_341" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3613 'add' 'add_ln43_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln43_352 = sext i27 %add_ln43_154" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3614 'sext' 'sext_ln43_352' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln43_357 = sext i27 %add_ln43_159" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3615 'sext' 'sext_ln43_357' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3616 [1/1] (0.85ns)   --->   "%add_ln43_160 = add i28 %sext_ln43_357, i28 %sext_ln43_352" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3616 'add' 'add_ln43_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln43_358 = sext i28 %add_ln43_160" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3617 'sext' 'sext_ln43_358' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln43_363 = sext i27 %add_ln43_165" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3618 'sext' 'sext_ln43_363' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln43_369 = sext i27 %add_ln43_171" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3619 'sext' 'sext_ln43_369' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3620 [1/1] (0.85ns)   --->   "%add_ln43_172 = add i28 %sext_ln43_369, i28 %sext_ln43_363" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3620 'add' 'add_ln43_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln43_370 = sext i28 %add_ln43_172" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3621 'sext' 'sext_ln43_370' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3622 [1/1] (0.85ns)   --->   "%add_ln43_173 = add i29 %sext_ln43_370, i29 %sext_ln43_358" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3622 'add' 'add_ln43_173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.22>
ST_15 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln43_296 = sext i28 %add_ln43_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3623 'sext' 'sext_ln43_296' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_93 = add i31 %sext_ln43_296, i31 %add_ln43_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3624 'add' 'add_ln43_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln43_328 = sext i30 %add_ln43_125" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3625 'sext' 'sext_ln43_328' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3626 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln43_126 = add i31 %sext_ln43_328, i31 %add_ln43_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3626 'add' 'add_ln43_126' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln43_7 = sext i31 %add_ln43_126" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3627 'sext' 'sext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3628 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_127 = add i25 %sext_ln43_92, i25 %sext_ln43_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3628 'add' 'add_ln43_127' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln43_329 = sext i25 %add_ln43_127" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3629 'sext' 'sext_ln43_329' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_128 = add i32 %sext_ln43_329, i32 %sext_ln43_7" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3630 'add' 'add_ln43_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3631 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_130 = add i26 %sext_ln43_330, i26 %sext_ln43_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3631 'add' 'add_ln43_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln43_331 = sext i26 %add_ln43_130" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3632 'sext' 'sext_ln43_331' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3633 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln43_131 = add i32 %sext_ln43_331, i32 %add_ln43_128" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3633 'add' 'add_ln43_131' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3634 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_133 = add i26 %sext_ln43_332, i26 %sext_ln43_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3634 'add' 'add_ln43_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln43_333 = sext i26 %add_ln43_133" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3635 'sext' 'sext_ln43_333' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3636 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln43_135 = add i26 %sext_ln43_334, i26 %sext_ln43_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3636 'add' 'add_ln43_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln43_335 = sext i26 %add_ln43_135" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3637 'sext' 'sext_ln43_335' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3638 [1/1] (0.84ns)   --->   "%add_ln43_136 = add i27 %sext_ln43_335, i27 %sext_ln43_333" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3638 'add' 'add_ln43_136' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln43_336 = sext i27 %add_ln43_136" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3639 'sext' 'sext_ln43_336' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_137 = add i32 %sext_ln43_336, i32 %add_ln43_131" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3640 'add' 'add_ln43_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln43_347 = sext i28 %add_ln43_148" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3641 'sext' 'sext_ln43_347' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3642 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln43_149 = add i32 %sext_ln43_347, i32 %add_ln43_137" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3642 'add' 'add_ln43_149' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 0.73>
ST_16 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln43_371 = sext i29 %add_ln43_173" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3643 'sext' 'sext_ln43_371' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_174 = add i32 %sext_ln43_371, i32 %add_ln43_149" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3644 'add' 'add_ln43_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln43_419 = sext i30 %add_ln43_222" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3645 'sext' 'sext_ln43_419' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3646 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum_1 = add i32 %sext_ln43_419, i32 %add_ln43_174" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3646 'add' 'sum_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_1, i32 31" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3647 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.27>
ST_17 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i32 %sum_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3648 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 3649 [2/2] (2.27ns)   --->   "%mul_ln48 = mul i64 %sext_ln48, i64 4886718346" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3649 'mul' 'mul_ln48' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.27>
ST_18 : Operation 3650 [1/2] (2.27ns)   --->   "%mul_ln48 = mul i64 %sext_ln48, i64 4886718346" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3650 'mul' 'mul_ln48' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3651 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln48, i32 40, i32 47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3651 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 3652 [1/1] (1.14ns)   --->   "%sub_ln48 = sub i64 0, i64 %mul_ln48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3652 'sub' 'sub_ln48' <Predicate = (tmp_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_1)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %sub_ln48, i32 40, i32 47" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3653 'partselect' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_19 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node sub_ln48_1)   --->   "%select_ln48 = select i1 %tmp_6, i8 %tmp_7, i8 %tmp_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3654 'select' 'select_ln48' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3655 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln48_1 = sub i8 0, i8 %select_ln48" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3655 'sub' 'sub_ln48_1' <Predicate = (tmp_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3656 [1/1] (0.30ns)   --->   "%outpix = select i1 %tmp_6, i8 %sub_ln48_1, i8 %tmp_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3656 'select' 'outpix' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3659 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3659 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 3657 [1/1] (1.21ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %dst_pixels, i8 %outpix" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:54->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3657 'write' 'write_ln54' <Predicate = (is_valid)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_20 : Operation 3658 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc32.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:55->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 3658 'br' 'br_ln55' <Predicate = (is_valid)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [461]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [922]  (0.387 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('x', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) on local variable 'xoffset' [927]  (0 ns)
	'icmp' operation ('icmp_ln32', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:32->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [992]  (0.676 ns)
	'select' operation ('select_ln30', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [1001]  (0.292 ns)
	'add' operation ('add_ln61', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1361]  (0.775 ns)
	'icmp' operation ('icmp_ln61', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1363]  (0.676 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	fifo read operation ('pix', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:43) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:43) [1132]  (1.22 ns)
	'store' operation ('store_ln744', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:744) of variable 'pix', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:43 on array 'pixelWindow_mLineBuffer_val_28' [1133]  (1.17 ns)

 <State 4>: 1.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln61_6', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1401]  (0.122 ns)
	'or' operation ('or_ln61_218', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1852]  (0 ns)
	'select' operation ('select_ln61_216', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1853]  (0.303 ns)
	'mul' operation of DSP[2554] ('mul_ln43_215', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2521]  (0.996 ns)

 <State 5>: 2.01ns
The critical path consists of the following:
	'load' operation ('pixelWindow_mLineBuffer_val_load', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/hls_video_mem.h:804) on array 'pixelWindow_mLineBuffer_val' [1360]  (1.17 ns)
	'select' operation ('select_ln61_14', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1449]  (0.303 ns)
	'mul' operation of DSP[1915] ('mul_ln43_13', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [1915]  (0.535 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln61_1', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1372]  (0 ns)
	'select' operation ('select_ln61_1', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61) [1373]  (0.303 ns)
	'mul' operation of DSP[2933] ('mul_ln43', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [1876]  (0.996 ns)

 <State 7>: 2.13ns
The critical path consists of the following:
	'add' operation of DSP[2547] ('add_ln43', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2547]  (0.645 ns)
	'add' operation ('add_ln43_2', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2551]  (0.838 ns)
	'add' operation of DSP[2553] ('add_ln43_3', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2553]  (0.645 ns)

 <State 8>: 2.14ns
The critical path consists of the following:
	'add' operation of DSP[2553] ('add_ln43_3', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2553]  (0.645 ns)
	'add' operation ('add_ln43_6', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2558]  (0.85 ns)
	'add' operation of DSP[2560] ('add_ln43_7', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2560]  (0.645 ns)

 <State 9>: 2.01ns
The critical path consists of the following:
	'add' operation of DSP[2560] ('add_ln43_7', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2560]  (0.645 ns)
	'add' operation ('add_ln43_9', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2563]  (0 ns)
	'add' operation ('add_ln43_14', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2572]  (0.717 ns)
	'add' operation of DSP[2574] ('add_ln43_15', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2574]  (0.645 ns)

 <State 10>: 1.51ns
The critical path consists of the following:
	'add' operation of DSP[2574] ('add_ln43_15', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2574]  (0.645 ns)
	'add' operation ('add_ln43_17', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2577]  (0.862 ns)

 <State 11>: 2.22ns
The critical path consists of the following:
	'add' operation ('add_ln43_29', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2599]  (0.85 ns)
	'add' operation ('add_ln43_30', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2601]  (0.721 ns)
	'add' operation of DSP[2603] ('add_ln43_31', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2603]  (0.645 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	'add' operation ('add_ln43_60', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2657]  (0.85 ns)
	'add' operation ('add_ln43_61', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2659]  (0.856 ns)
	'add' operation ('add_ln43_62', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2661]  (0.724 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'add' operation of DSP[2807] ('add_ln43_139', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2807]  (0.645 ns)
	'add' operation ('add_ln43_142', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2813]  (0.844 ns)

 <State 14>: 2.25ns
The critical path consists of the following:
	'add' operation of DSP[2663] ('add_ln43_63', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2663]  (0.645 ns)
	'add' operation ('add_ln43_65', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2666]  (0.874 ns)
	'add' operation ('add_ln43_69', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2673]  (0 ns)
	'add' operation ('add_ln43_77', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2688]  (0.728 ns)

 <State 15>: 2.22ns
The critical path consists of the following:
	'add' operation of DSP[2796] ('add_ln43_133', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2796]  (0.645 ns)
	'add' operation ('add_ln43_136', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2802]  (0.844 ns)
	'add' operation ('add_ln43_137', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2804]  (0 ns)
	'add' operation ('add_ln43_149', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2827]  (0.731 ns)

 <State 16>: 0.731ns
The critical path consists of the following:
	'add' operation ('add_ln43_174', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2876]  (0 ns)
	'add' operation ('sum', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2973]  (0.731 ns)

 <State 17>: 2.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2975]  (2.28 ns)

 <State 18>: 2.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2975]  (2.28 ns)

 <State 19>: 2.15ns
The critical path consists of the following:
	'sub' operation ('sub_ln48', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2976]  (1.15 ns)
	'select' operation ('select_ln48', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2980]  (0 ns)
	'sub' operation ('sub_ln48_1', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2981]  (0.705 ns)
	'select' operation ('outpix', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2982]  (0.303 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln54', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:54->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:54->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93) [2985]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
