-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111110100000111000110001011000", 
    1 => "10111111000101010111111111101010", 
    2 => "00111101111011000010101011000110", 
    3 => "10111110001101111010001011100001", 
    4 => "00111110100011101001100010000001", 
    5 => "00111111001100011111100110101010", 
    6 => "01000000000001110111101011100011", 
    7 => "00111111101100000100001011100100", 
    8 => "10111110010111111011100011101111", 
    9 => "10111100001110010111110101110010", 
    10 => "00111110110010101100101111101110", 
    11 => "00111110110001001100010111100101", 
    12 => "00111111110011010111111001000011", 
    13 => "00111111011001110010001000101001", 
    14 => "00111101101101011001011110000111", 
    15 => "10111101101101000000000110011000", 
    16 => "10111110111110010011000001100010", 
    17 => "00111101011010110010001010001000", 
    18 => "00111100000011001110101101011111", 
    19 => "10111111100000010100000111011001", 
    20 => "00111111110000110010111111101110", 
    21 => "00111111000100010001101100100111", 
    22 => "00111111000101001111100111000010", 
    23 => "00111101100110001011111000111001", 
    24 => "10111100100100000100000010000001", 
    25 => "10111101111101001101111111001100", 
    26 => "00111110101111101011100111110000", 
    27 => "00111111000010001100100110100010", 
    28 => "10111101011110100010100001101101", 
    29 => "10111111001101010101100111001010", 
    30 => "00111110100011100101101100111111", 
    31 => "00111110000101100001111011001010", 
    32 => "00111101100110000101011001011100", 
    33 => "00111110001010001001100110110000", 
    34 => "00111111000001100100010011100100", 
    35 => "10111101110111100001010011111000", 
    36 => "00111110011111001100101000110011", 
    37 => "00111111001111010000111111011100", 
    38 => "00111111000010110110111110110110", 
    39 => "00111111000011101010000100010101", 
    40 => "00111111011011010011110000111001", 
    41 => "00111110100010010101110111010101", 
    42 => "10111110110001110101100111101111", 
    43 => "00111111000011111000101101101110", 
    44 => "00111110001000000011010100000101", 
    45 => "00111110110110100010100011110100", 
    46 => "00111110101101101011001010100101", 
    47 => "00111110100101010011000001010100", 
    48 => "00111101101010111000100110110111", 
    49 => "00111101100001011000100110001111", 
    50 => "10111110010011011101011011110001", 
    51 => "10111101100100110010110011000110", 
    52 => "00111110110111011011101011011000", 
    53 => "00111111000001110111110101101011", 
    54 => "10111110010100100111010101010001", 
    55 => "00111110100010100100011100101001", 
    56 => "00111101011000011001011111011011", 
    57 => "10111110111111011010111000101111", 
    58 => "00111110000111110100011101011000", 
    59 => "10111111011000101111110000001111", 
    60 => "10111111010011001100101111101111", 
    61 => "00111110101010000100010101101001", 
    62 => "10111110101111001011011011001100", 
    63 => "00111110011111010000101101101001", 
    64 => "00111110100010101101110101111111", 
    65 => "00111110100010100110011101000101", 
    66 => "00111110101000011111100101111111", 
    67 => "00111111000110000000011101000110", 
    68 => "00111111001000110011001011101110", 
    69 => "00111110001100001000011011010000", 
    70 => "10111111010110110010011000110010", 
    71 => "10111111010000000010101011110100", 
    72 => "10111110110011100111010100010000", 
    73 => "10111110110111010100100000010100", 
    74 => "10111110010010000110110011101100", 
    75 => "10111111000001101011101101111011", 
    76 => "10111110000111010001010111000011", 
    77 => "10111100100011010101000001001010", 
    78 => "10111110100110111111011010110000", 
    79 => "10111110101001111100100001010111", 
    80 => "00111110110001011000000000101111", 
    81 => "00111111100011110110001000011000", 
    82 => "00111111000100110101101111001001", 
    83 => "10111100001010011100011101010100", 
    84 => "10111101100011011011011100101011", 
    85 => "10111101000110110001101100100101", 
    86 => "10111110111001000101111000101100", 
    87 => "10111111001101001111101110010110", 
    88 => "10111111101101000011000000010101", 
    89 => "11000000000110000011010010111011", 
    90 => "00111111000101001000100110111101", 
    91 => "10111111001111011101110001010110", 
    92 => "10111110100101111000011010101011", 
    93 => "00111110101101000010100000011100", 
    94 => "00111110100001010110101011101000", 
    95 => "00111101110000010101000011000100", 
    96 => "10111110101110101110001110000011", 
    97 => "10111110110100000110000010010010", 
    98 => "00111111001001110101100001101000", 
    99 => "11000000001100101000101111111010" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

