
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.777832 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.778076 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.400635 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.400635 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008709    0.029476    2.727120 2282.127930 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029476    0.000227 2282.127930 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.170028    0.190994 2282.319092 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.170052    0.001592 2282.320557 ^ io_west_out[8] (out)
                                           2282.320557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.320557   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.429688   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.777832 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.778076 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.400635 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.400635 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006641    0.026834    2.713705 2282.114502 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026834    0.000227 2282.114746 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171139    0.190994 2282.305664 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.171161    0.001592 2282.307129 ^ io_south_out[8] (out)
                                           2282.307129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.307129   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.442871   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.777832 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.778076 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006319    0.028440    2.060460 2279.838623 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.028440    0.000227 2279.838867 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.169839    0.190539 2280.029297 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.169862    0.001592 2280.031006 ^ io_east_out[8] (out)
                                           2280.031006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.031006   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.719238   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.803955 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.803955 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.442871 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.442871 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006796    0.027995    2.216211 2279.658936 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027995    0.000227 2279.659180 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.170078    0.190539 2279.849854 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.170102    0.001592 2279.851318 ^ io_west_out[13] (out)
                                           2279.851318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.851318   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.898926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.803955 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.803955 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.442871 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.442871 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006667    0.027625    2.206434 2279.649170 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027625    0.000227 2279.649414 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171138    0.191221 2279.840576 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.171159    0.001592 2279.842285 ^ io_south_out[13] (out)
                                           2279.842285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.842285   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.907715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.635742 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.635742 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.457031 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.457031 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006707    0.033361    2.117304 2279.574463 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.033361    0.000227 2279.574707 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.170221    0.192586 2279.767334 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.170245    0.001819 2279.769043 ^ io_west_out[14] (out)
                                           2279.769043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.769043   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.980957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.635742 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.635742 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.457031 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.457031 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006883    0.029750    1.988838 2279.446045 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029750    0.000227 2279.446289 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170799    0.191676 2279.637939 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.170821    0.001592 2279.639404 ^ io_south_out[14] (out)
                                           2279.639404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.639404   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.110840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.777832 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.778076 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006559    0.026725    1.608669 2279.386719 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026725    0.000227 2279.386963 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171139    0.190767 2279.577881 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.171161    0.001592 2279.579346 ^ io_south_out[24] (out)
                                           2279.579346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.579346   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.170898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.421875 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.421875 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.314941 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.314941 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006848    0.036150    1.984063 2279.299072 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.036150    0.000227 2279.299316 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.170051    0.193722 2279.492920 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.170076    0.001592 2279.494629 ^ io_west_out[15] (out)
                                           2279.494629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.494629   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.255371   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.423828 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.423828 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.332031 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.332031 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007614    0.037653    1.959506 2279.291504 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037653    0.000227 2279.291748 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.170371    0.194404 2279.486084 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.170396    0.001819 2279.488037 ^ io_west_out[12] (out)
                                           2279.488037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.488037   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.262207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.421875 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.421875 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.314941 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.314941 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005742    0.031055    1.871740 2279.186768 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.031055    0.000227 2279.187012 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171133    0.192586 2279.379639 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.171155    0.001592 2279.381104 ^ io_south_out[15] (out)
                                           2279.381104   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.381104   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.369141   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.423828 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.423828 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.332031 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.332031 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006583    0.028232    1.709168 2279.041260 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.028232    0.000227 2279.041504 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171136    0.191449 2279.232910 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.171158    0.001592 2279.234375 ^ io_south_out[12] (out)
                                           2279.234375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.234375   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.515137   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.904297 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.904541 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.591553 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.591553 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006641    0.027396    1.950866 2278.542480 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027396    0.000227 2278.542480 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.170011    0.190312 2278.732910 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.170035    0.001592 2278.734375 ^ io_west_out[9] (out)
                                           2278.734375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.734375   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.015625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.904297 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.904541 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.591553 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.591553 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.007125    0.027138    1.912895 2278.504395 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.027138    0.000227 2278.504639 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171138    0.190994 2278.695557 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.171160    0.001592 2278.697266 ^ io_south_out[9] (out)
                                           2278.697266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.697266   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.052734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.803955 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.803955 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006209    0.028032    2.058869 2277.862793 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.028032    0.000227 2277.863037 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.170470    0.190767 2278.053711 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.170494    0.001592 2278.055420 ^ io_east_out[13] (out)
                                           2278.055420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.055420   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.694824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.635742 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.635742 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.007032    0.030067    2.065235 2277.701172 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.030067    0.000227 2277.701416 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.169443    0.190994 2277.892334 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.169465    0.001592 2277.893799 ^ io_east_out[14] (out)
                                           2277.893799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.893799   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.855957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.168213 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.168457 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.824219 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.824219 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006848    0.027880    1.845592 2277.669922 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027880    0.000227 2277.670166 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.170109    0.190539 2277.860596 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.170134    0.001592 2277.862305 ^ io_west_out[10] (out)
                                           2277.862305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.862305   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.887695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.168213 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.168457 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.824219 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.824219 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007742    0.027353    1.776698 2277.601074 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027353    0.000227 2277.601318 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170804    0.190767 2277.791992 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.170825    0.001592 2277.793701 ^ io_south_out[10] (out)
                                           2277.793701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.793701   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.956543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005517    0.028747    2.552270 2277.586914 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028747    0.000227 2277.587158 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170778    0.191449 2277.778564 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170801    0.001592 2277.780273 ^ io_north_out[24] (out)
                                           2277.780273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.780273   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.969727   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.421875 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.421875 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.006220    0.028571    2.122533 2277.544434 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028571    0.000227 2277.544678 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.168931    0.190084 2277.734619 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.168953    0.001592 2277.736328 ^ io_east_out[15] (out)
                                           2277.736328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.736328   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.013672   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.423828 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.423828 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006920    0.029082    2.062052 2277.486084 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.029082    0.000227 2277.486328 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.169077    0.190312 2277.676514 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.169099    0.001592 2277.678223 ^ io_east_out[12] (out)
                                           2277.678223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.678223   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.071777   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.034668 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.034668 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006342    0.028478    2.442903 2277.477539 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.028478    0.000227 2277.477783 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.169071    0.190084 2277.667969 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.169093    0.001592 2277.669434 ^ io_east_out[24] (out)
                                           2277.669434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.669434   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.080566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.803955 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.803955 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006601    0.027540    1.630269 2277.434082 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027540    0.000227 2277.434326 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171138    0.191221 2277.625488 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.171160    0.001592 2277.627197 ^ io_south_out[29] (out)
                                           2277.627197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.627197   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.123047   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.005859 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.005859 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.650146 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.650146 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006707    0.027646    1.722128 2277.372314 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027646    0.000227 2277.372559 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.169789    0.190084 2277.562500 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169814    0.001592 2277.564209 ^ io_west_out[11] (out)
                                           2277.564209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.564209   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.186035   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.005859 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.005859 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.650146 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.650146 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006087    0.025842    1.678018 2277.328125 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025842    0.000227 2277.328369 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171141    0.190539 2277.519043 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.171163    0.001592 2277.520508 ^ io_south_out[11] (out)
                                           2277.520508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.520508   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.229980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.635742 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.635742 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006759    0.029552    1.694389 2277.330322 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029552    0.000227 2277.330566 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170800    0.191676 2277.522217 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.170821    0.001592 2277.523682 ^ io_south_out[30] (out)
                                           2277.523682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.523682   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.226074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.421875 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.421875 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005659    0.030905    1.783746 2277.205566 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030905    0.000227 2277.205811 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171131    0.192358 2277.398193 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.171153    0.001592 2277.399902 ^ io_south_out[31] (out)
                                           2277.399902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.399902   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.350098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.423828 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.423828 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006459    0.028030    1.659373 2277.083252 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.028030    0.000227 2277.083496 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171137    0.191449 2277.274902 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.171159    0.001592 2277.276611 ^ io_south_out[28] (out)
                                           2277.276611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.276611   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.473633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.904297 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.904541 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007720    0.029993    2.067509 2276.972168 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029993    0.000227 2276.972412 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.169443    0.190994 2277.163330 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.169465    0.001592 2277.165039 ^ io_east_out[9] (out)
                                           2277.165039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.165039   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.585449   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.904297 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.904541 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007554    0.027595    1.648004 2276.552734 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027595    0.000227 2276.552734 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.171724    0.191449 2276.744385 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.171749    0.001819 2276.746094 ^ io_south_out[25] (out)
                                           2276.746094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.746094   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.003906   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.168213 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.168457 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007320    0.029308    2.030674 2276.198975 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.029308    0.000227 2276.199219 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.168981    0.190312 2276.389648 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.169002    0.001592 2276.391113 ^ io_east_out[10] (out)
                                           2276.391113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.391113   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.358887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005834    0.027811    2.324668 2276.135742 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027811    0.000227 2276.135986 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.171320    0.191449 2276.327393 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.171343    0.001592 2276.329102 ^ io_north_out[30] (out)
                                           2276.329102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.329102   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.421387   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.005859 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.005859 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006319    0.027673    2.052275 2276.058105 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027673    0.000227 2276.058350 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.169471    0.190084 2276.248291 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.169493    0.001592 2276.250000 ^ io_east_out[11] (out)
                                           2276.250000   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.250000   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.500488   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.811279 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.811279 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006887    0.029836    2.217803 2276.029053 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029836    0.000227 2276.029297 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.169216    0.190767 2276.219971 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.169238    0.001592 2276.221680 ^ io_east_out[30] (out)
                                           2276.221680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.221680   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.528320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006393    0.029885    2.332854 2275.996338 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029885    0.000227 2275.996582 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170590    0.191676 2276.188477 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.170612    0.001592 2276.189941 ^ io_north_out[28] (out)
                                           2276.189941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.189941   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.560547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006317    0.032720    2.291245 2275.941650 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032720    0.000227 2275.941895 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.171118    0.193040 2276.135010 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.171141    0.001592 2276.136475 ^ io_north_out[31] (out)
                                           2276.136475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.136475   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.613770   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005593    0.027648    2.231673 2275.919922 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027648    0.000227 2275.920166 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.172013    0.191676 2276.111816 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.172037    0.001592 2276.113281 ^ io_north_out[29] (out)
                                           2276.113281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.113281   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.636719   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.688232 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.688232 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006185    0.027995    2.120942 2275.809082 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027995    0.000227 2275.809326 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.169043    0.189857 2275.999268 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.169064    0.001592 2276.000732 ^ io_east_out[29] (out)
                                           2276.000732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.000732   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.749512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.663574 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.663574 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.007035    0.029267    2.125716 2275.789307 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.029267    0.000227 2275.789551 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.169895    0.190994 2275.980469 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.169918    0.001592 2275.982178 ^ io_east_out[28] (out)
                                           2275.982178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.982178   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.767578   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.168213 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.168457 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007870    0.027498    1.587978 2275.756348 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027498    0.000227 2275.756592 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.171193    0.191221 2275.947754 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.171215    0.001592 2275.949463 ^ io_south_out[26] (out)
                                           2275.949463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.949463   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.800293   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.650391 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.650391 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006365    0.028804    2.079560 2275.729980 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028804    0.000227 2275.730225 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.170277    0.190994 2275.921143 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.170301    0.001592 2275.922852 ^ io_east_out[31] (out)
                                           2275.922852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.922852   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.827148   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.005859 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.005859 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006132    0.025902    1.600029 2275.605713 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025902    0.000227 2275.605957 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170807    0.190312 2275.796387 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.170828    0.001592 2275.797852 ^ io_south_out[27] (out)
                                           2275.797852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.797852   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.952148   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005834    0.030701    2.258048 2275.519287 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030701    0.000227 2275.519531 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170590    0.191903 2275.711426 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.170612    0.001592 2275.712891 ^ io_north_out[25] (out)
                                           2275.712891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.712891   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.037109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.261230 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.261230 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007621    0.029851    2.043407 2275.304443 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029851    0.000227 2275.304688 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.169216    0.190767 2275.495605 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.169238    0.001592 2275.497070 ^ io_east_out[25] (out)
                                           2275.497070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.497070   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.252930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008794    0.029573    2.727347 2275.289551 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029573    0.000227 2275.289795 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.170085    0.191221 2275.480957 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.170109    0.001592 2275.482666 ^ io_west_out[24] (out)
                                           2275.482666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.482666   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.267578   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.226562 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.226562 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.567871 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.568115 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.669678 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.669678 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.224365 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.224365 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.562256 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.562256 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005433    0.028593    2.540673 2275.102783 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028593    0.000227 2275.103027 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.170626    0.191221 2275.294434 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.170648    0.001592 2275.295898 ^ io_north_out[8] (out)
                                           2275.295898   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.295898   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.454590   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007693    0.033395    2.087745 2274.794434 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033395    0.000227 2274.794678 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170770    0.193040 2274.987549 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.170792    0.001592 2274.989258 ^ io_north_out[26] (out)
                                           2274.989258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.989258   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.760742   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006375    0.031243    2.129809 2274.624268 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.031243    0.000227 2274.624512 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170774    0.192358 2274.816895 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.170796    0.001592 2274.818359 ^ io_north_out[27] (out)
                                           2274.818359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.818359   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.932129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.706543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.706543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007455    0.029494    1.888793 2274.595459 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029494    0.000227 2274.595703 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.169643    0.190767 2274.786377 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.169665    0.001592 2274.788086 ^ io_east_out[26] (out)
                                           2274.788086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.788086   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.961914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.494385 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.494385 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006121    0.027350    1.944500 2274.438965 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.027350    0.000227 2274.439209 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.169028    0.189630 2274.628906 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.169050    0.001592 2274.630371 ^ io_east_out[27] (out)
                                           2274.630371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.630371   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.119629   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005937    0.027976    2.490879 2273.899902 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027976    0.000227 2273.900146 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170780    0.190994 2274.091064 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.170802    0.001592 2274.092773 ^ io_north_out[14] (out)
                                           2274.092773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.092773   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.657715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006253    0.032623    2.396291 2273.859863 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032623    0.000227 2273.860107 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170585    0.192813 2274.052979 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.170607    0.001592 2274.054443 ^ io_north_out[15] (out)
                                           2274.054443   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.054443   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.695801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006495    0.030045    2.290108 2273.853271 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.030045    0.000227 2273.853516 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170590    0.191676 2274.045166 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.170612    0.001592 2274.046631 ^ io_north_out[12] (out)
                                           2274.046631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.046631   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.703125   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005653    0.027761    2.329898 2273.781006 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027761    0.000227 2273.781250 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170780    0.190994 2273.972168 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170803    0.001592 2273.973633 ^ io_north_out[13] (out)
                                           2273.973633   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.973633   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.776367   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.956787 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.956787 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.039062 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.039062 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.115967 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.115967 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.366699 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.366943 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.450928 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.450928 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006855    0.028072    2.216439 2273.667480 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.028072    0.000227 2273.667725 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.170139    0.190539 2273.858154 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.170164    0.001592 2273.859863 ^ io_west_out[29] (out)
                                           2273.859863   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.859863   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.890625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.334961 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.334961 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.112305 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.112305 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.192383 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.192383 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.544189 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.544434 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.563232 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.563232 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007578    0.037597    1.959506 2273.522705 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037597    0.000227 2273.522949 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.169784    0.193950 2273.716797 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169808    0.001592 2273.718506 ^ io_west_out[28] (out)
                                           2273.718506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.718506   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.031250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.280273 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.280273 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.069092 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.069092 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.152100 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.152100 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.494629 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.494873 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.408936 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.408936 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006802    0.033503    2.117304 2273.526367 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033503    0.000227 2273.526611 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.170012    0.192586 2273.718994 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.170037    0.001592 2273.720703 ^ io_west_out[30] (out)
                                           2273.720703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.720703   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.029785   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005778    0.030607    2.541810 2273.456787 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030607    0.000227 2273.457031 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170777    0.192131 2273.649170 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.170799    0.001592 2273.650635 ^ io_north_out[9] (out)
                                           2273.650635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.650635   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.099609   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.364746 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.364990 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.136719 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.136719 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.261475 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.261475 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.586914 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.586914 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.463623 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.463623 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006694    0.035930    1.983835 2273.447266 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035930    0.000227 2273.447510 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.170261    0.193722 2273.641357 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.170286    0.001819 2273.643066 ^ io_west_out[31] (out)
                                           2273.643066   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.643066   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.106934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007795    0.033551    2.416528 2272.887451 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033551    0.000227 2272.887695 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170770    0.193268 2273.080811 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.170792    0.001592 2273.082520 ^ io_north_out[10] (out)
                                           2273.082520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.082520   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.667480   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.482178 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.482178 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.011963 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.011963 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.098145 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.098145 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.359131 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.359131 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.914795 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.914795 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006802    0.027605    1.951094 2272.865967 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027605    0.000227 2272.866211 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.170110    0.190312 2273.056396 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.170134    0.001592 2273.058105 ^ io_west_out[25] (out)
                                           2273.058105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.058105   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.691895   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006544    0.031503    2.303523 2272.660156 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031503    0.000227 2272.660400 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170773    0.192358 2272.852783 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.170796    0.001592 2272.854492 ^ io_north_out[11] (out)
                                           2272.854492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.854492   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.895508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.385986 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.385986 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.830811 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.830811 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.880127 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.880127 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.970947 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.970947 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.470703 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.470703 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006755    0.027764    1.845365 2272.316162 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027764    0.000227 2272.316406 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.170329    0.190539 2272.506836 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.170354    0.001819 2272.508789 ^ io_west_out[26] (out)
                                           2272.508789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.508789   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.241211   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.252441 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.252686 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.672363 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.672363 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.744385 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.744385 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.898193 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.898438 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.356689 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.356689 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006724    0.027668    1.722128 2272.078857 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027668    0.000227 2272.079102 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.170432    0.190539 2272.269531 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.170457    0.001819 2272.271484 ^ io_west_out[27] (out)
                                           2272.271484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.271484   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.478516   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008325    0.039614    9.938958 2263.224609 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039614    0.000227 2263.224854 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171114    0.195769 2263.420654 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.171136    0.001592 2263.422119 ^ io_south_out[2] (out)
                                           2263.422119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.422119   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.327637   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009325    0.039012    9.876658 2263.162354 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.039012    0.000227 2263.162598 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.170680    0.195087 2263.357666 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.170707    0.001819 2263.359375 ^ io_west_out[2] (out)
                                           2263.359375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.359375   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.390625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006818    0.035210    9.743872 2263.029541 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.035210    0.000227 2263.029785 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.169666    0.193040 2263.222900 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169691    0.001592 2263.224365 ^ io_west_out[6] (out)
                                           2263.224365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.224365   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.525879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006898    0.035319    9.709311 2262.995117 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.035319    0.000227 2262.995117 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.170009    0.193268 2263.188477 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.170033    0.001592 2263.190186 ^ io_west_out[0] (out)
                                           2263.190186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.190186   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.559570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006707    0.028913    9.587212 2262.872803 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028913    0.000227 2262.873047 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.170093    0.190767 2263.063965 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.170117    0.001592 2263.065430 ^ io_west_out[3] (out)
                                           2263.065430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.065430   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.684570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006144    0.036911    9.554697 2262.840332 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036911    0.000227 2262.840576 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.171174    0.194859 2263.035400 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.171196    0.001592 2263.037109 ^ io_south_out[6] (out)
                                           2263.037109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.037109   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.712891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005742    0.027198    9.528094 2262.813721 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.027198    0.000227 2262.813965 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170804    0.190767 2263.004883 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.170826    0.001592 2263.006348 ^ io_south_out[3] (out)
                                           2263.006348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.006348   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.743652   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006542    0.028548    9.531050 2262.816650 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028548    0.000227 2262.816895 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.169734    0.190539 2263.007568 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169758    0.001592 2263.009033 ^ io_west_out[1] (out)
                                           2263.009033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.009033   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.740723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006442    0.027715    9.487849 2262.773438 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027715    0.000227 2262.773682 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171137    0.191221 2262.965088 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.171159    0.001592 2262.966553 ^ io_south_out[1] (out)
                                           2262.966553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.966553   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.783691   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008183    0.030352    9.465112 2262.750732 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030352    0.000227 2262.750977 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170798    0.191903 2262.942871 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.170820    0.001592 2262.944580 ^ io_south_out[0] (out)
                                           2262.944580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.944580   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.805176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006872    0.027930    9.428050 2262.713623 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027930    0.000227 2262.713867 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.170022    0.190539 2262.904541 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.170046    0.001592 2262.906006 ^ io_west_out[5] (out)
                                           2262.906006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.906006   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.844238   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005683    0.024745    9.354154 2262.639893 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024745    0.000227 2262.640137 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171143    0.190084 2262.830078 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.171165    0.001592 2262.831787 ^ io_south_out[5] (out)
                                           2262.831787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.831787   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.917969   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006407    0.026291    9.358019 2262.643799 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.026291    0.000227 2262.644043 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.170013    0.189857 2262.833740 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.170037    0.001592 2262.835449 ^ io_west_out[4] (out)
                                           2262.835449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.835449   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.914551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005687    0.024898    9.337782 2262.623535 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024898    0.000227 2262.623779 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171142    0.190084 2262.813721 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.171164    0.001592 2262.815430 ^ io_south_out[4] (out)
                                           2262.815430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.815430   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.934570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007154    0.029378    9.330506 2262.616211 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029378    0.000227 2262.616455 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.170359    0.191221 2262.807617 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.170384    0.001819 2262.809570 ^ io_west_out[7] (out)
                                           2262.809570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.809570   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.940918   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.285645 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.285645 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006083    0.026288    9.256155 2262.541748 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.026288    0.000227 2262.541992 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170806    0.190539 2262.732666 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.170827    0.001592 2262.734131 ^ io_south_out[7] (out)
                                           2262.734131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.734131   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.016113   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006049    0.027383    2.182560 2253.579834 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.027383    0.000227 2253.580078 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.169932    0.190312 2253.770508 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.169955    0.001592 2253.771973 ^ io_east_out[7] (out)
                                           2253.771973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.771973   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.978027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.397217 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.397461 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005959    0.026125    1.794433 2253.191895 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.026125    0.000227 2253.191895 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170806    0.190312 2253.382324 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.170828    0.001592 2253.384033 ^ io_south_out[23] (out)
                                           2253.384033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.384033   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.365723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005634    0.028353    2.442675 2252.026367 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.028353    0.000227 2252.026611 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170779    0.191221 2252.217773 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.170802    0.001592 2252.219238 ^ io_north_out[23] (out)
                                           2252.219238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.219238   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.531250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.583496 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.583496 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006269    0.027740    2.186198 2251.769775 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027740    0.000227 2251.770020 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.169927    0.190312 2251.960449 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.169949    0.001592 2251.961914 ^ io_east_out[23] (out)
                                           2251.961914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.961914   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.788574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006599    0.029278   10.217946 2250.129150 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.029278    0.000227 2250.129395 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170777    0.191449 2250.320801 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170800    0.001592 2250.322266 ^ io_north_out[2] (out)
                                           2250.322266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.322266   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.427734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005544    0.029243   10.212261 2250.123291 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.029243    0.000227 2250.123535 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170777    0.191449 2250.314941 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.170800    0.001592 2250.316650 ^ io_north_out[0] (out)
                                           2250.316650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.316650   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.433594   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005253    0.027713   10.096756 2250.007812 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027713    0.000227 2250.008057 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170594    0.190767 2250.198975 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.170616    0.001592 2250.200439 ^ io_north_out[1] (out)
                                           2250.200439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.200439   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.549805   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005961    0.029145   10.059239 2249.970459 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.029145    0.000227 2249.970703 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.172082    0.192358 2250.162842 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.172106    0.001592 2250.164551 ^ io_north_out[3] (out)
                                           2250.164551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.164551   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.585449   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006852    0.030242   10.043096 2249.954102 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.030242    0.000227 2249.954346 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170776    0.191903 2250.146240 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170798    0.001592 2250.147949 ^ io_north_out[4] (out)
                                           2250.147949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.147949   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.602051   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006295    0.029730   10.026043 2249.937256 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029730    0.000227 2249.937500 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170591    0.191676 2250.129150 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.170613    0.001592 2250.130615 ^ io_north_out[5] (out)
                                           2250.130615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.130615   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.619141   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005813    0.028687    9.904625 2249.815674 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028687    0.000227 2249.815918 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.172015    0.192131 2250.008057 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.172039    0.001592 2250.009766 ^ io_north_out[7] (out)
                                           2250.009766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.009766   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.740234   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005853    0.028549    9.888254 2249.799316 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028549    0.000227 2249.799561 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170779    0.191221 2249.990723 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170801    0.001592 2249.992432 ^ io_north_out[6] (out)
                                           2249.992432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.992432   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.757324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009302    0.038934    9.879841 2249.791016 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.038934    0.000227 2249.791260 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.169726    0.194404 2249.985596 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169750    0.001592 2249.987305 ^ io_west_out[18] (out)
                                           2249.987305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.987305   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.762695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006990    0.035464    9.747282 2249.658447 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035464    0.000227 2249.658691 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.170362    0.193495 2249.852051 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.170388    0.001819 2249.854004 ^ io_west_out[22] (out)
                                           2249.854004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.854004   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.895996   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006655    0.034960    9.712039 2249.623047 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034960    0.000227 2249.623291 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.170256    0.193268 2249.816650 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.170281    0.001819 2249.818359 ^ io_west_out[16] (out)
                                           2249.818359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.818359   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.931641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006755    0.028973    9.590622 2249.501709 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028973    0.000227 2249.501953 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.170086    0.190994 2249.692871 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.170110    0.001592 2249.694580 ^ io_west_out[19] (out)
                                           2249.694580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.694580   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.055664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006702    0.028806    9.534461 2249.445557 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028806    0.000227 2249.445801 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.170374    0.190994 2249.636719 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.170399    0.001819 2249.638672 ^ io_west_out[17] (out)
                                           2249.638672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.638672   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.111328   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006755    0.027783    9.431005 2249.342041 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027783    0.000227 2249.342285 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.170328    0.190539 2249.532959 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.170353    0.001819 2249.534668 ^ io_west_out[21] (out)
                                           2249.534668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.534668   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.215332   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006571    0.026506    9.361429 2249.272461 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.026506    0.000227 2249.272705 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.170823    0.190312 2249.463135 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170849    0.001819 2249.464844 ^ io_west_out[20] (out)
                                           2249.464844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.464844   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.285156   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.911133 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.911133 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.007090    0.029297    9.333690 2249.244873 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.029297    0.000227 2249.245117 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.169742    0.190767 2249.435791 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.169767    0.001592 2249.437500 ^ io_west_out[23] (out)
                                           2249.437500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.437500   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.312500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005921    0.039675    1.704848 2240.139160 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.039675    0.000227 2240.139404 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.169056    0.194404 2240.333740 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.169077    0.001592 2240.335449 ^ io_east_out[22] (out)
                                           2240.335449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.335449   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.414551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.434326 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.434326 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005793    0.028449    1.625494 2240.059814 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028449    0.000227 2240.060059 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170779    0.191221 2240.251221 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170801    0.001592 2240.252930 ^ io_north_out[22] (out)
                                           2240.252930   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.252930   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.497070   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006085    0.040354    2.225533 2238.552246 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.040354    0.000227 2238.552490 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.169448    0.194859 2238.747314 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.169470    0.001592 2238.749023 ^ io_east_out[6] (out)
                                           2238.749023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.749023   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.000977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.503662 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.503662 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.591309 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.591309 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.326660 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.326904 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006001    0.036608    1.773742 2238.100586 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036608    0.000227 2238.100830 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171121    0.194632 2238.295410 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.171143    0.001592 2238.296875 ^ io_south_out[22] (out)
                                           2238.296875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.296875   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.453125   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006193    0.029570    2.057277 2225.087891 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029570    0.000227 2225.088135 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.170624    0.191676 2225.279785 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.170646    0.001592 2225.281494 ^ io_north_out[21] (out)
                                           2225.281494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.281494   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.468262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.030762 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.030762 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006860    0.028712    1.860371 2224.891113 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028712    0.000227 2224.891357 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.169522    0.190539 2225.081787 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.169544    0.001592 2225.083496 ^ io_east_out[21] (out)
                                           2225.083496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.083496   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.666504   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006720    0.028484    2.179832 2222.832520 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.028484    0.000227 2222.832520 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.168931    0.189857 2223.022461 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.168953    0.001592 2223.024170 ^ io_east_out[5] (out)
                                           2223.024170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.024170   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.725586   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.980469 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.980469 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.825684 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.825684 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.652344 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.652588 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005559    0.024577    1.707349 2222.359863 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024577    0.000227 2222.360107 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171143    0.190084 2222.550293 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.171165    0.001592 2222.551758 ^ io_south_out[21] (out)
                                           2222.551758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.551758   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.198242   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006739    0.030064    2.133902 2209.645020 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.030064    0.000227 2209.645264 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.172029    0.192813 2209.837891 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.172052    0.001592 2209.839600 ^ io_north_out[20] (out)
                                           2209.839600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.839600   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.910645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.510986 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.510986 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006821    0.028862    1.922444 2209.433594 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028862    0.000227 2209.433838 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.169253    0.190312 2209.624023 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.169275    0.001592 2209.625732 ^ io_east_out[20] (out)
                                           2209.625732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.625732   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.124512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006920    0.029022    2.146862 2207.298096 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.029022    0.000227 2207.298340 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.169394    0.190539 2207.488770 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.169416    0.001592 2207.490479 ^ io_east_out[4] (out)
                                           2207.490479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.490479   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.259766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.431885 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.431885 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.269287 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.269287 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.150879 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.151123 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005732    0.024958    1.656190 2206.807373 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024958    0.000227 2206.807617 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170808    0.189857 2206.997314 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.170830    0.001592 2206.999023 ^ io_south_out[20] (out)
                                           2206.999023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.999023   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.750977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005793    0.028874    1.945409 2193.909668 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028874    0.000227 2193.909668 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170778    0.191449 2194.101318 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.170801    0.001592 2194.102783 ^ io_north_out[19] (out)
                                           2194.102783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.102783   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.647461   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.964111 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.964111 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013642    0.039974    1.864464 2193.828613 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039974    0.000227 2193.828857 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.169034    0.194404 2194.023193 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.169056    0.001592 2194.024902 ^ io_east_out[19] (out)
                                           2194.024902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.024902   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.725098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013619    0.039923    2.277148 2191.883301 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039923    0.000227 2191.883545 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.169818    0.194859 2192.078369 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.169841    0.001592 2192.079834 ^ io_east_out[3] (out)
                                           2192.079834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.079834   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.670410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.799561 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.799561 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.811523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.811523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.605713 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.605957 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005870    0.027425    1.828994 2191.435059 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.027425    0.000227 2191.435303 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171138    0.191221 2191.626465 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.171160    0.001592 2191.628174 ^ io_south_out[19] (out)
                                           2191.628174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.628174   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.122070   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006634    0.029333    2.119350 2178.156006 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.029333    0.000227 2178.156250 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170591    0.191449 2178.347656 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.170613    0.001592 2178.349121 ^ io_north_out[18] (out)
                                           2178.349121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.400879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.036621 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.036621 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.008158    0.027808    2.104116 2178.140625 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027808    0.000227 2178.140869 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.169911    0.190312 2178.331299 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.169934    0.001592 2178.332764 ^ io_east_out[18] (out)
                                           2178.332764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.332764   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.417480   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008023    0.027656    2.240995 2176.021484 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027656    0.000227 2176.021729 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169852    0.190312 2176.211914 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.169875    0.001592 2176.213623 ^ io_east_out[2] (out)
                                           2176.213623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.213623   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.536621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.725830 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.725830 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.970215 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.970215 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.780273 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.780273 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008232    0.039426    1.978606 2175.759033 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.039426    0.000227 2175.759277 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171116    0.195769 2175.955078 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.171138    0.001592 2175.956543 ^ io_south_out[18] (out)
                                           2175.956543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.956543   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.793457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005317    0.027830    2.142087 2162.298584 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027830    0.000227 2162.298828 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170780    0.190994 2162.489990 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.170802    0.001592 2162.491455 ^ io_north_out[17] (out)
                                           2162.491455   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.491455   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.258789   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.156494 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.156494 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.040976    2.062961 2162.219482 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040976    0.000227 2162.219727 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.169039    0.194859 2162.414551 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.169060    0.001592 2162.416260 ^ io_east_out[17] (out)
                                           2162.416260   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.416260   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.333496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014819    0.041289    2.477464 2160.073486 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.041289    0.000227 2160.073730 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.169395    0.195087 2160.268799 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.169418    0.001592 2160.270264 ^ io_east_out[1] (out)
                                           2160.270264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.270264   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.479980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.882324 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.882324 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.903809 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.903809 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.595703 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.595947 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006359    0.027581    1.952003 2159.547852 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027581    0.000227 2159.548096 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171138    0.191221 2159.739502 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.171159    0.001592 2159.740967 ^ io_south_out[17] (out)
                                           2159.740967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.740967   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.009277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005434    0.029041    2.248498 2146.362549 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.029041    0.000227 2146.362793 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170778    0.191449 2146.554199 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.170800    0.001592 2146.555908 ^ io_north_out[16] (out)
                                           2146.555908   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.555908   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.194336   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.114014 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.114014 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.014260    0.040904    1.995886 2146.109863 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040904    0.000227 2146.110107 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.169398    0.195087 2146.305176 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.169421    0.001592 2146.306885 ^ io_east_out[16] (out)
                                           2146.306885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.306885   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.443359   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.014120    0.040681    2.376965 2143.857422 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040681    0.000227 2143.857666 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.168960    0.194632 2144.052246 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.168981    0.001592 2144.053711 ^ io_east_out[0] (out)
                                           2144.053711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.053711   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.696289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.753662 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.753662 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.305908 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.306152 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.817993 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.817993 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.526245 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.526245 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.746704 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.746704 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.296021 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.296265 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.703003 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.703003 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.904419 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.904419 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.093994 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.093994 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.960693 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.960938 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.235352 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.235352 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.940674 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.940674 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.992920 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.992920 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.415771 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.416016 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.733398 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.733398 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.571777 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.571777 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.583740 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.583740 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.043213 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.043213 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.227295 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.227295 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.118652 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.118652 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.126221 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.126221 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.533691 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.533691 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.748535 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.748535 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.640137 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.640137 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.508057 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.508057 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.814697 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.814697 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.141357 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.141357 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.046143 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.046143 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.955811 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.955811 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.364258 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.364258 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.572266 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.572266 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.020752 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.020752 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.512939 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.512939 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.497559 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.497559 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.480225 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.480469 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.008059    0.030173    1.887202 2143.367676 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.030173    0.000227 2143.367920 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170799    0.191903 2143.559814 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.170820    0.001592 2143.561279 ^ io_south_out[16] (out)
                                           2143.561279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.561279   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.188965   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079587    0.008640 2000.178101 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208641    0.083228    0.163936 2000.342041 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.261990    0.122554 2000.464600 v cell0/config_en (fpgacell)
                                           2000.464600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013642 10000.507812 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.257812   clock uncertainty
                                  0.000000 10000.257812   clock reconvergence pessimism
                                 -3.151180 9997.106445   library setup time
                                           9997.106445   data required time
---------------------------------------------------------------------------------------------
                                           9997.106445   data required time
                                           -2000.464600   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.641602   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079587    0.008640 2000.178101 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208641    0.083228    0.163936 2000.342041 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.237317    0.107320 2000.449341 v cell1/config_en (fpgacell)
                                           2000.449341   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032742 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.273438   clock uncertainty
                                  0.000000 10000.273438   clock reconvergence pessimism
                                 -3.151180 9997.122070   library setup time
                                           9997.122070   data required time
---------------------------------------------------------------------------------------------
                                           9997.122070   data required time
                                           -2000.449341   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.673340   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.096308    0.028649 2000.198120 v cell2/config_en (fpgacell)
                                           2000.198120   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014552 10000.508789 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                 -3.151180 9997.106445   library setup time
                                           9997.106445   data required time
---------------------------------------------------------------------------------------------
                                           9997.106445   data required time
                                           -2000.198120   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.908691   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.081496    0.012278 2000.181763 v cell3/config_en (fpgacell)
                                           2000.181763   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.012733 10000.503906 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                 -3.151180 9997.102539   library setup time
                                           9997.102539   data required time
---------------------------------------------------------------------------------------------
                                           9997.102539   data required time
                                           -2000.181763   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.920898   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     3    0.040076    0.198224    1.962352    2.466493 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.198353    0.007294    2.473787 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.171433    0.246894    2.720681 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.171447    0.001624    2.722305 ^ config_data_out (out)
                                              2.722305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.722305   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.027832   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.079200    0.012278 2000.179443 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215845    0.090055    0.165073 2000.344482 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.262558    0.122327 2000.466797 v cell0/en (fpgacell)
                                           2000.466797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013642 10000.507812 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.257812   clock uncertainty
                                  0.000000 10000.257812   clock reconvergence pessimism
                                 -2.663260 9997.594727   library setup time
                                           9997.594727   data required time
---------------------------------------------------------------------------------------------
                                           9997.594727   data required time
                                           -2000.466797   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.126953   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.079200    0.012278 2000.179443 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215845    0.090055    0.165073 2000.344482 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.240178    0.108457 2000.453003 v cell1/en (fpgacell)
                                           2000.453003   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032742 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.273438   clock uncertainty
                                  0.000000 10000.273438   clock reconvergence pessimism
                                 -2.663260 9997.610352   library setup time
                                           9997.610352   data required time
---------------------------------------------------------------------------------------------
                                           9997.610352   data required time
                                           -2000.453003   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.158203   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.094282    0.028422 2000.195557 v cell2/en (fpgacell)
                                           2000.195557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014552 10000.508789 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                 -2.663260 9997.595703   library setup time
                                           9997.595703   data required time
---------------------------------------------------------------------------------------------
                                           9997.595703   data required time
                                           -2000.195557   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.399902   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.080884    0.014779 2000.182007 v cell3/en (fpgacell)
                                           2000.182007   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.012733 10000.503906 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                 -2.663260 9997.590820   library setup time
                                           9997.590820   data required time
---------------------------------------------------------------------------------------------
                                           9997.590820   data required time
                                           -2000.182007   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.409180   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
                                           2000.515991   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013642 10000.507812 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.257812   clock uncertainty
                                  0.000000 10000.257812   clock reconvergence pessimism
                                 -1.017710 9999.239258   library setup time
                                           9999.239258   data required time
---------------------------------------------------------------------------------------------
                                           9999.239258   data required time
                                           -2000.515991   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.724121   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.275791    0.094587 2000.503906 ^ cell1/nrst (fpgacell)
                                           2000.503906   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032742 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.273438   clock uncertainty
                                  0.000000 10000.273438   clock reconvergence pessimism
                                 -1.017710 9999.255859   library setup time
                                           9999.255859   data required time
---------------------------------------------------------------------------------------------
                                           9999.255859   data required time
                                           -2000.503906   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.752441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.152322    0.025238 2000.236084 ^ cell2/nrst (fpgacell)
                                           2000.236084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014552 10000.508789 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                 -1.017710 9999.240234   library setup time
                                           9999.240234   data required time
---------------------------------------------------------------------------------------------
                                           9999.240234   data required time
                                           -2000.236084   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.004395   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.146405    0.010914 2000.221802 ^ cell3/nrst (fpgacell)
                                           2000.221802   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.012733 10000.503906 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                 -1.017710 9999.236328   library setup time
                                           9999.236328   data required time
---------------------------------------------------------------------------------------------
                                           9999.236328   data required time
                                           -2000.221802   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.014160   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003458    0.010144    0.005684 2000.005737 v config_data_in (in)
                                                         config_data_in (net)
                      0.010151    0.000000 2000.005737 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.097139    0.171895 2000.177612 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.097377    0.003638 2000.181274 v cell0/config_data_in (fpgacell)
                                           2000.181274   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013642 10000.507812 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.257812   clock uncertainty
                                  0.000000 10000.257812   clock reconvergence pessimism
                                  0.267300 10000.524414   library setup time
                                           10000.524414   data required time
---------------------------------------------------------------------------------------------
                                           10000.524414   data required time
                                           -2000.181274   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.343262   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     3    0.124662    0.600285    2.211040    2.718178 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.607252    0.050213    2.768391 ^ cell1/config_data_in (fpgacell)
                                              2.768391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032742 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.273438   clock uncertainty
                                  0.000000 10000.273438   clock reconvergence pessimism
                                  0.413900 10000.687500   library setup time
                                           10000.687500   data required time
---------------------------------------------------------------------------------------------
                                           10000.687500   data required time
                                             -2.768391   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.918945   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     3    0.112671    0.538073    2.199686    2.723562 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.538326    0.010888    2.734449 ^ cell2/config_data_in (fpgacell)
                                              2.734449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009095 10000.285156 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209184 10000.494141 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014552 10000.508789 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.258789   clock uncertainty
                                  0.000000 10000.258789   clock reconvergence pessimism
                                  0.413900 10000.671875   library setup time
                                           10000.671875   data required time
---------------------------------------------------------------------------------------------
                                           10000.671875   data required time
                                             -2.734449   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.937500   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     3    0.097360    0.471126    2.134135    2.642369 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.475005    0.036326    2.678695 ^ cell3/config_data_in (fpgacell)
                                              2.678695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027623    0.129357    0.090949 10000.090820 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000 10000.090820 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.184627 10000.275391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002728 10000.278320 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212822 10000.491211 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.012733 10000.503906 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                  0.413900 10000.667969   library setup time
                                           10000.667969   data required time
---------------------------------------------------------------------------------------------
                                           10000.667969   data required time
                                             -2.678695   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.989258   slack (MET)



