// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/04/2018 17:13:30")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2930:2930:2930) (2921:2921:2921))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2975:2975:2975) (2945:2945:2945))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4236:4236:4236) (3991:3991:3991))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4082:4082:4082) (3882:3882:3882))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3254:3254:3254) (3236:3236:3236))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3182:3182:3182) (3146:3146:3146))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4030:4030:4030) (3832:3832:3832))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3892:3892:3892) (3667:3667:3667))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3216:3216:3216) (3193:3193:3193))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3175:3175:3175) (3119:3119:3119))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4570:4570:4570) (4287:4287:4287))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2356:2356:2356) (2216:2216:2216))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4557:4557:4557) (4407:4407:4407))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (882:882:882) (806:806:806))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1134:1134:1134) (1060:1060:1060))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2124:2124:2124) (2000:2000:2000))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1644:1644:1644) (1748:1748:1748))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1182:1182:1182) (1081:1081:1081))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1266:1266:1266))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1937:1937:1937) (1791:1791:1791))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1168:1168:1168) (1085:1085:1085))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1967:1967:1967) (1853:1853:1853))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1716:1716:1716) (1619:1619:1619))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1647:1647:1647) (1757:1757:1757))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1650:1650:1650))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3622:3622:3622) (3487:3487:3487))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2729:2729:2729) (2648:2648:2648))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4197:4197:4197) (4047:4047:4047))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (836:836:836) (744:744:744))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1050:1050:1050) (927:927:927))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (837:837:837) (743:743:743))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (796:796:796) (701:701:701))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1215:1215:1215) (1146:1146:1146))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (748:748:748) (639:639:639))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (1942:1942:1942))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1360:1360:1360))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1601:1601:1601) (1443:1443:1443))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1254:1254:1254) (1087:1087:1087))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2058:2058:2058) (1815:1815:1815))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1007:1007:1007))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1614:1614:1614) (1464:1464:1464))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1698:1698:1698) (1457:1457:1457))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1479:1479:1479) (1279:1279:1279))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1478:1478:1478) (1266:1266:1266))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (771:771:771) (663:663:663))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (813:813:813) (722:722:722))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1464:1464:1464) (1253:1253:1253))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (914:914:914))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (935:935:935))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1482:1482:1482) (1390:1390:1390))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1207:1207:1207) (1043:1043:1043))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1529:1529:1529))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4225:4225:4225) (4350:4350:4350))
        (PORT datad (4835:4835:4835) (5069:5069:5069))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4225:4225:4225) (4350:4350:4350))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4953:4953:4953) (5218:5218:5218))
        (PORT datad (3934:3934:3934) (4070:4070:4070))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3968:3968:3968) (4111:4111:4111))
        (PORT datad (307:307:307) (387:387:387))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (515:515:515))
        (PORT datab (322:322:322) (408:408:408))
        (PORT datac (4126:4126:4126) (4229:4229:4229))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (516:516:516))
        (PORT datab (323:323:323) (408:408:408))
        (PORT datac (4126:4126:4126) (4229:4229:4229))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datab (241:241:241) (278:278:278))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (369:369:369))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (363:363:363))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (329:329:329) (413:413:413))
        (PORT datac (235:235:235) (306:306:306))
        (PORT datad (295:295:295) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (421:421:421))
        (PORT datad (288:288:288) (367:367:367))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (302:302:302) (378:378:378))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4607:4607:4607) (4520:4520:4520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (335:335:335) (421:421:421))
        (PORT datad (290:290:290) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4607:4607:4607) (4520:4520:4520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (420:420:420))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (288:288:288) (367:367:367))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4607:4607:4607) (4520:4520:4520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (518:518:518))
        (PORT datab (512:512:512) (526:526:526))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (519:519:519))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (4223:4223:4223) (4348:4348:4348))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (523:523:523))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4887:4887:4887) (4815:4815:4815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (521:521:521))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (3969:3969:3969) (4111:4111:4111))
        (PORT datad (392:392:392) (373:373:373))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4607:4607:4607) (4520:4520:4520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (514:514:514))
        (PORT datab (517:517:517) (532:532:532))
        (PORT datac (4222:4222:4222) (4347:4347:4347))
        (PORT datad (442:442:442) (461:461:461))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (4224:4224:4224) (4349:4349:4349))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (4224:4224:4224) (4349:4349:4349))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4223:4223:4223) (4348:4348:4348))
        (PORT datad (423:423:423) (438:438:438))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1083:1083:1083) (1047:1047:1047))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (4226:4226:4226) (4350:4350:4350))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (4222:4222:4222) (4347:4347:4347))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1050:1050:1050) (1013:1013:1013))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4223:4223:4223) (4348:4348:4348))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (4226:4226:4226) (4351:4351:4351))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datac (4223:4223:4223) (4347:4347:4347))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (3882:3882:3882) (4001:4001:4001))
        (PORT datad (714:714:714) (726:726:726))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1295:1295:1295))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (534:534:534))
        (PORT datac (486:486:486) (544:544:544))
        (PORT datad (1058:1058:1058) (1060:1060:1060))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1030:1030:1030) (994:994:994))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1042:1042:1042) (1006:1006:1006))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (375:375:375))
        (PORT datab (521:521:521) (545:545:545))
        (PORT datac (767:767:767) (787:787:787))
        (PORT datad (1058:1058:1058) (1060:1060:1060))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1052:1052:1052) (1018:1018:1018))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1056:1056:1056) (1022:1022:1022))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (563:563:563))
        (PORT datad (495:495:495) (537:537:537))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1937:1937:1937))
        (PORT asdata (1020:1020:1020) (995:995:995))
        (PORT ena (1370:1370:1370) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (513:513:513))
        (PORT datad (693:693:693) (698:698:698))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (831:831:831))
        (PORT datab (514:514:514) (563:563:563))
        (PORT datac (485:485:485) (543:543:543))
        (PORT datad (1057:1057:1057) (1058:1058:1058))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (835:835:835))
        (PORT datab (515:515:515) (564:564:564))
        (PORT datac (484:484:484) (542:542:542))
        (PORT datad (1056:1056:1056) (1057:1057:1057))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (608:608:608))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (457:457:457) (496:496:496))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (434:434:434) (471:471:471))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (533:533:533))
        (PORT datab (312:312:312) (395:395:395))
        (PORT datac (463:463:463) (508:508:508))
        (PORT datad (780:780:780) (803:803:803))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (822:822:822))
        (PORT datab (1106:1106:1106) (1099:1099:1099))
        (PORT datac (486:486:486) (545:545:545))
        (PORT datad (492:492:492) (533:533:533))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (580:580:580))
        (PORT datab (514:514:514) (563:563:563))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (494:494:494))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (278:278:278) (363:363:363))
        (PORT datad (549:549:549) (499:499:499))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (392:392:392))
        (PORT datab (474:474:474) (517:517:517))
        (PORT datac (460:460:460) (498:498:498))
        (PORT datad (665:665:665) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (504:504:504))
        (PORT datab (309:309:309) (391:391:391))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (782:782:782) (805:805:805))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (404:404:404))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (289:289:289) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (584:584:584))
        (PORT datab (514:514:514) (563:563:563))
        (PORT datac (1001:1001:1001) (1004:1004:1004))
        (PORT datad (473:473:473) (504:504:504))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (578:578:578))
        (PORT datab (485:485:485) (529:529:529))
        (PORT datac (773:773:773) (795:795:795))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1039:1039:1039))
        (PORT datab (520:520:520) (544:544:544))
        (PORT datac (767:767:767) (788:788:788))
        (PORT datad (483:483:483) (524:524:524))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (484:484:484) (543:543:543))
        (PORT datad (483:483:483) (524:524:524))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1039:1039:1039))
        (PORT datab (514:514:514) (563:563:563))
        (PORT datac (484:484:484) (543:543:543))
        (PORT datad (473:473:473) (505:505:505))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (492:492:492) (533:533:533))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (434:434:434) (471:471:471))
        (PORT datad (461:461:461) (500:500:500))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (526:526:526))
        (PORT datab (807:807:807) (824:824:824))
        (PORT datac (749:749:749) (769:769:769))
        (PORT datad (991:991:991) (970:970:970))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (816:816:816))
        (PORT datac (739:739:739) (759:759:759))
        (PORT datad (988:988:988) (967:967:967))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (834:834:834))
        (PORT datab (805:805:805) (822:822:822))
        (PORT datac (453:453:453) (490:490:490))
        (PORT datad (759:759:759) (781:781:781))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1021:1021:1021) (1006:1006:1006))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (791:791:791))
        (PORT datac (752:752:752) (772:772:772))
        (PORT datad (756:756:756) (782:782:782))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (973:973:973))
        (PORT datab (1243:1243:1243) (1176:1176:1176))
        (PORT datac (658:658:658) (655:655:655))
        (PORT datad (740:740:740) (754:754:754))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (760:760:760))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (362:362:362) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (706:706:706))
        (PORT datab (749:749:749) (719:719:719))
        (PORT datac (704:704:704) (681:681:681))
        (PORT datad (712:712:712) (692:692:692))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (831:831:831))
        (PORT datad (4247:4247:4247) (4363:4363:4363))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4227:4227:4227) (4352:4352:4352))
        (PORT datad (446:446:446) (476:476:476))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (490:490:490))
        (PORT datad (4244:4244:4244) (4360:4360:4360))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (756:756:756))
        (PORT datad (4245:4245:4245) (4361:4361:4361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1008:1008:1008))
        (PORT datad (4241:4241:4241) (4356:4356:4356))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (561:561:561))
        (PORT datab (495:495:495) (528:528:528))
        (PORT datac (452:452:452) (500:500:500))
        (PORT datad (462:462:462) (486:486:486))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (763:763:763))
        (PORT datad (4243:4243:4243) (4358:4358:4358))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (774:774:774))
        (PORT datad (4237:4237:4237) (4351:4351:4351))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (820:820:820))
        (PORT datad (4239:4239:4239) (4354:4354:4354))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (783:783:783) (797:797:797))
        (PORT datad (4236:4236:4236) (4351:4351:4351))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (565:565:565))
        (PORT datab (488:488:488) (523:523:523))
        (PORT datac (465:465:465) (508:508:508))
        (PORT datad (481:481:481) (516:516:516))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (819:819:819))
        (PORT datad (911:911:911) (843:843:843))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|key_released_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (886:886:886))
        (PORT datac (886:886:886) (822:822:822))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (743:743:743))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (737:737:737))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (747:747:747))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (735:735:735))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (733:733:733) (745:745:745))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (748:748:748))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (731:731:731))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datac (730:730:730) (741:741:741))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (729:729:729))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datac (735:735:735) (746:746:746))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (723:723:723) (734:734:734))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datac (732:732:732) (744:744:744))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (729:729:729) (740:740:740))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (720:720:720) (730:730:730))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (725:725:725) (736:736:736))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (722:722:722) (732:732:732))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (683:683:683))
        (PORT datad (428:428:428) (447:447:447))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (658:658:658) (649:649:649))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (656:656:656) (647:647:647))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (654:654:654) (645:645:645))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (408:408:408))
        (PORT datad (279:279:279) (356:356:356))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1045:1045:1045))
        (PORT datac (463:463:463) (508:508:508))
        (PORT datad (694:694:694) (700:700:700))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (440:440:440))
        (PORT datab (517:517:517) (543:543:543))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1037:1037:1037))
        (PORT datab (506:506:506) (546:546:546))
        (PORT datac (465:465:465) (508:508:508))
        (PORT datad (692:692:692) (697:697:697))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (541:541:541))
        (PORT datad (286:286:286) (366:366:366))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (520:520:520))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (374:374:374) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (543:543:543))
        (PORT datab (322:322:322) (411:411:411))
        (PORT datad (283:283:283) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (543:543:543))
        (PORT datab (600:600:600) (553:553:553))
        (PORT datac (998:998:998) (996:996:996))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1043:1043:1043))
        (PORT datac (465:465:465) (510:510:510))
        (PORT datad (694:694:694) (699:699:699))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (543:543:543))
        (PORT datac (466:466:466) (508:508:508))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1038:1038:1038))
        (PORT datac (468:468:468) (514:514:514))
        (PORT datad (692:692:692) (698:698:698))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (439:439:439))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (533:533:533))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (462:462:462) (507:507:507))
        (PORT datad (779:779:779) (802:802:802))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (311:311:311) (394:394:394))
        (PORT datad (780:780:780) (803:803:803))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (780:780:780))
        (PORT datab (692:692:692) (687:687:687))
        (PORT datac (709:709:709) (719:719:719))
        (PORT datad (737:737:737) (750:750:750))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (393:393:393))
        (PORT datab (316:316:316) (403:403:403))
        (PORT datac (440:440:440) (485:485:485))
        (PORT datad (653:653:653) (616:616:616))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (403:403:403))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (441:441:441))
        (PORT datab (515:515:515) (540:540:540))
        (PORT datac (999:999:999) (997:997:997))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (459:459:459) (497:497:497))
        (PORT datad (403:403:403) (381:381:381))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (544:544:544))
        (PORT datab (724:724:724) (734:734:734))
        (PORT datac (470:470:470) (516:516:516))
        (PORT datad (376:376:376) (359:359:359))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (533:533:533))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (282:282:282) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (405:405:405))
        (PORT datab (826:826:826) (839:839:839))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (440:440:440))
        (PORT datab (725:725:725) (735:735:735))
        (PORT datac (466:466:466) (508:508:508))
        (PORT datad (346:346:346) (331:331:331))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (544:544:544))
        (PORT datac (466:466:466) (508:508:508))
        (PORT datad (402:402:402) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (469:469:469) (514:514:514))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (894:894:894))
        (PORT datab (909:909:909) (866:866:866))
        (PORT datac (924:924:924) (866:866:866))
        (PORT datad (976:976:976) (933:933:933))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (419:419:419))
        (PORT datac (1514:1514:1514) (1477:1477:1477))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (393:393:393))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (395:395:395))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (474:474:474))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (434:434:434) (424:424:424))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4430:4430:4430) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (399:399:399))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (474:474:474))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (434:434:434) (424:424:424))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4430:4430:4430) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (496:496:496))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (445:445:445))
        (PORT datab (242:242:242) (269:269:269))
        (PORT datad (372:372:372) (353:353:353))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (448:448:448))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (704:704:704))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (394:394:394))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datad (445:445:445) (471:471:471))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (PORT ena (908:908:908) (904:904:904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (461:461:461))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4399:4399:4399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (509:509:509))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datad (387:387:387) (367:367:367))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4399:4399:4399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (497:497:497))
        (PORT datad (275:275:275) (358:358:358))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (257:257:257) (342:342:342))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (392:392:392))
        (PORT datac (253:253:253) (337:337:337))
        (PORT datad (268:268:268) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (294:294:294))
        (PORT datab (240:240:240) (277:277:277))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (294:294:294))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (383:383:383))
        (PORT datab (307:307:307) (397:397:397))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (380:380:380))
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (PORT ena (1129:1129:1129) (1130:1130:1130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (393:393:393))
        (PORT datac (609:609:609) (605:605:605))
        (PORT datad (267:267:267) (343:343:343))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (504:504:504))
        (PORT datab (274:274:274) (347:347:347))
        (PORT datad (391:391:391) (371:371:371))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4399:4399:4399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (PORT datad (449:449:449) (476:476:476))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (PORT ena (908:908:908) (904:904:904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (390:390:390))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (410:410:410) (408:408:408))
        (PORT datad (276:276:276) (346:346:346))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5054:5054:5054) (4956:4956:4956))
        (PORT sclr (1232:1232:1232) (1250:1250:1250))
        (PORT ena (1541:1541:1541) (1443:1443:1443))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (480:480:480))
        (PORT datab (270:270:270) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5369:5369:5369) (5269:5269:5269))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (1273:1273:1273) (1198:1198:1198))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (678:678:678) (645:645:645))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (903:903:903) (810:810:810))
        (PORT datad (451:451:451) (477:477:477))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4341:4341:4341) (4165:4165:4165))
        (PORT ena (908:908:908) (904:904:904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (484:484:484))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (266:266:266) (356:356:356))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (474:474:474))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (434:434:434) (424:424:424))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4430:4430:4430) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (316:316:316) (402:402:402))
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (284:284:284) (353:353:353))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (407:407:407))
        (PORT datad (275:275:275) (345:345:345))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (478:478:478) (460:460:460))
        (PORT datad (441:441:441) (435:435:435))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4430:4430:4430) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (478:478:478) (460:460:460))
        (PORT datad (440:440:440) (434:434:434))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4430:4430:4430) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (281:281:281) (365:365:365))
        (PORT datad (467:467:467) (494:494:494))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (507:507:507))
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (278:278:278) (361:361:361))
        (PORT datad (470:470:470) (497:497:497))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (789:789:789))
        (PORT datab (798:798:798) (777:777:777))
        (PORT datac (667:667:667) (632:632:632))
        (PORT datad (793:793:793) (824:824:824))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1513:1513:1513))
        (PORT datab (447:447:447) (444:444:444))
        (PORT datad (390:390:390) (378:378:378))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4697:4697:4697) (4525:4525:4525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (294:294:294))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datad (414:414:414) (405:405:405))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4697:4697:4697) (4525:4525:4525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (444:444:444) (489:489:489))
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (421:421:421) (413:413:413))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4697:4697:4697) (4525:4525:4525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (525:525:525))
        (PORT datab (306:306:306) (388:388:388))
        (PORT datac (462:462:462) (502:502:502))
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (296:296:296))
        (PORT datab (447:447:447) (444:444:444))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4697:4697:4697) (4525:4525:4525))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (764:764:764))
        (PORT datac (914:914:914) (862:862:862))
        (PORT datad (699:699:699) (676:676:676))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (536:536:536))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (925:925:925) (872:872:872))
        (PORT datad (923:923:923) (865:865:865))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1046:1046:1046))
        (PORT datab (928:928:928) (876:876:876))
        (PORT datac (978:978:978) (984:984:984))
        (PORT datad (1143:1143:1143) (1051:1051:1051))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (281:281:281))
        (PORT datad (228:228:228) (254:254:254))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (2257:2257:2257) (2191:2191:2191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (531:531:531))
        (PORT datab (506:506:506) (526:526:526))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (451:451:451) (474:474:474))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (684:684:684))
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1025:1025:1025))
        (PORT datab (927:927:927) (874:874:874))
        (PORT datac (1004:1004:1004) (1002:1002:1002))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (809:809:809))
        (PORT datab (817:817:817) (834:834:834))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (963:963:963) (955:955:955))
        (PORT datad (1048:1048:1048) (1053:1053:1053))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (908:908:908))
        (PORT datab (1089:1089:1089) (1086:1086:1086))
        (PORT datac (975:975:975) (971:971:971))
        (PORT datad (1363:1363:1363) (1237:1237:1237))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1004:1004:1004))
        (PORT datac (1051:1051:1051) (1055:1055:1055))
        (PORT datad (915:915:915) (867:867:867))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[0\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (771:771:771) (776:776:776))
        (PORT datac (609:609:609) (584:584:584))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (533:533:533))
        (PORT datab (311:311:311) (397:397:397))
        (PORT datac (922:922:922) (869:869:869))
        (PORT datad (923:923:923) (864:864:864))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1198:1198:1198))
        (PORT datab (1175:1175:1175) (1075:1075:1075))
        (PORT datac (1277:1277:1277) (1257:1257:1257))
        (PORT datad (1304:1304:1304) (1254:1254:1254))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1205:1205:1205))
        (PORT datac (1272:1272:1272) (1251:1251:1251))
        (PORT datad (1301:1301:1301) (1252:1252:1252))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[0\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1077:1077:1077))
        (PORT datac (729:729:729) (763:763:763))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (982:982:982))
        (PORT datac (969:969:969) (940:940:940))
        (PORT datad (1052:1052:1052) (1057:1057:1057))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (771:771:771))
        (PORT datab (471:471:471) (461:461:461))
        (PORT datac (619:619:619) (608:608:608))
        (PORT datad (612:612:612) (584:584:584))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1477:1477:1477))
        (PORT datab (1171:1171:1171) (1089:1089:1089))
        (PORT datac (1167:1167:1167) (1088:1088:1088))
        (PORT datad (1288:1288:1288) (1241:1241:1241))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1096:1096:1096))
        (PORT datac (957:957:957) (952:952:952))
        (PORT datad (1438:1438:1438) (1317:1317:1317))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[0\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (685:685:685))
        (PORT datac (1151:1151:1151) (1060:1060:1060))
        (PORT datad (748:748:748) (774:774:774))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (936:936:936))
        (PORT datab (471:471:471) (461:461:461))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (433:433:433) (456:456:456))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (459:459:459))
        (PORT datad (382:382:382) (368:368:368))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1036:1036:1036))
        (PORT datab (477:477:477) (463:463:463))
        (PORT datac (642:642:642) (608:608:608))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1193:1193:1193))
        (PORT datab (1241:1241:1241) (1182:1182:1182))
        (PORT datac (1220:1220:1220) (1159:1159:1159))
        (PORT datad (960:960:960) (941:941:941))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (571:571:571))
        (PORT datad (927:927:927) (879:879:879))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (732:732:732))
        (PORT datab (1395:1395:1395) (1263:1263:1263))
        (PORT datad (1516:1516:1516) (1470:1470:1470))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1249:1249:1249) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (924:924:924))
        (PORT datab (666:666:666) (670:670:670))
        (PORT datac (677:677:677) (679:679:679))
        (PORT datad (668:668:668) (667:667:667))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (703:703:703))
        (PORT datad (1110:1110:1110) (1026:1026:1026))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1041:1041:1041))
        (PORT datac (671:671:671) (653:653:653))
        (PORT datad (668:668:668) (638:638:638))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1362:1362:1362) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (653:653:653))
        (PORT datab (969:969:969) (952:952:952))
        (PORT datac (646:646:646) (617:617:617))
        (PORT datad (437:437:437) (459:459:459))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1154:1154:1154))
        (PORT datab (309:309:309) (391:391:391))
        (PORT datac (460:460:460) (499:499:499))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (705:705:705) (682:682:682))
        (PORT datad (427:427:427) (428:428:428))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1563:1563:1563))
        (PORT datac (215:215:215) (247:247:247))
        (PORT datad (433:433:433) (435:435:435))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (925:925:925))
        (PORT datab (668:668:668) (673:673:673))
        (PORT datac (680:680:680) (682:682:682))
        (PORT datad (667:667:667) (666:666:666))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (690:690:690))
        (PORT datad (252:252:252) (289:289:289))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (423:423:423))
        (PORT datac (1536:1536:1536) (1491:1491:1491))
        (PORT datad (253:253:253) (290:290:290))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (651:651:651))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (712:712:712) (724:724:724))
        (PORT datad (955:955:955) (942:942:942))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1191:1191:1191))
        (PORT datab (1240:1240:1240) (1181:1181:1181))
        (PORT datac (1223:1223:1223) (1162:1162:1162))
        (PORT datad (962:962:962) (943:943:943))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (306:306:306))
        (PORT datad (912:912:912) (851:851:851))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[0\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (346:346:346))
        (PORT datab (1017:1017:1017) (1021:1021:1021))
        (PORT datac (921:921:921) (874:874:874))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1192:1192:1192))
        (PORT datab (1241:1241:1241) (1182:1182:1182))
        (PORT datac (1223:1223:1223) (1162:1162:1162))
        (PORT datad (962:962:962) (943:943:943))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (719:719:719))
        (PORT datad (437:437:437) (428:428:428))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (1013:1013:1013))
        (PORT datac (921:921:921) (874:874:874))
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (536:536:536))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (418:418:418) (409:409:409))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT datac (1338:1338:1338) (1216:1216:1216))
        (PORT datad (628:628:628) (595:595:595))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[0\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1325:1325:1325))
        (PORT datac (718:718:718) (704:704:704))
        (PORT datad (598:598:598) (551:551:551))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (879:879:879))
        (PORT datab (1090:1090:1090) (1086:1086:1086))
        (PORT datac (970:970:970) (966:966:966))
        (PORT datad (693:693:693) (660:660:660))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (579:579:579))
        (PORT datad (682:682:682) (650:650:650))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[0\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (423:423:423))
        (PORT datab (653:653:653) (618:618:618))
        (PORT datac (1536:1536:1536) (1490:1490:1490))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (651:651:651))
        (PORT datab (977:977:977) (940:940:940))
        (PORT datac (939:939:939) (929:929:929))
        (PORT datad (641:641:641) (614:614:614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (652:652:652))
        (PORT datab (983:983:983) (951:951:951))
        (PORT datac (989:989:989) (973:973:973))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1063:1063:1063))
        (PORT datab (914:914:914) (859:859:859))
        (PORT datac (962:962:962) (963:963:963))
        (PORT datad (1141:1141:1141) (1049:1049:1049))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1012:1012:1012))
        (PORT datab (919:919:919) (865:865:865))
        (PORT datac (1012:1012:1012) (1013:1013:1013))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (812:812:812))
        (PORT datab (815:815:815) (832:832:832))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (907:907:907))
        (PORT datab (1089:1089:1089) (1085:1085:1085))
        (PORT datac (976:976:976) (972:972:972))
        (PORT datad (1363:1363:1363) (1238:1238:1238))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (525:525:525))
        (PORT datad (448:448:448) (471:471:471))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (537:537:537))
        (PORT datab (461:461:461) (500:500:500))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (229:229:229) (255:255:255))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1326:1326:1326))
        (PORT datab (756:756:756) (740:740:740))
        (PORT datad (591:591:591) (543:543:543))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (627:627:627))
        (PORT datab (470:470:470) (459:459:459))
        (PORT datac (646:646:646) (628:628:628))
        (PORT datad (636:636:636) (622:622:622))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1203:1203:1203))
        (PORT datab (1177:1177:1177) (1077:1077:1077))
        (PORT datac (1275:1275:1275) (1254:1254:1254))
        (PORT datad (1303:1303:1303) (1253:1253:1253))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1201:1201:1201))
        (PORT datac (1275:1275:1275) (1254:1254:1254))
        (PORT datad (1302:1302:1302) (1253:1253:1253))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1078:1078:1078))
        (PORT datac (732:732:732) (766:766:766))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1478:1478:1478))
        (PORT datab (1170:1170:1170) (1087:1087:1087))
        (PORT datac (1163:1163:1163) (1083:1083:1083))
        (PORT datad (1288:1288:1288) (1242:1242:1242))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (533:533:533))
        (PORT datab (507:507:507) (527:527:527))
        (PORT datac (351:351:351) (332:332:332))
        (PORT datad (232:232:232) (258:258:258))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[0\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (825:825:825))
        (PORT datac (1147:1147:1147) (1055:1055:1055))
        (PORT datad (742:742:742) (768:768:768))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (626:626:626))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (620:620:620) (610:610:610))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1086:1086:1086) (1076:1076:1076))
        (PORT datac (958:958:958) (952:952:952))
        (PORT datad (589:589:589) (530:530:530))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (797:797:797))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1037:1037:1037) (1035:1035:1035))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (308:308:308) (393:393:393))
        (PORT datac (276:276:276) (359:359:359))
        (PORT datad (291:291:291) (360:360:360))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (467:467:467) (494:494:494))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1180:1180:1180))
        (PORT datab (1311:1311:1311) (1288:1288:1288))
        (PORT datad (1527:1527:1527) (1473:1473:1473))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1233:1233:1233) (1206:1206:1206))
        (PORT datad (1052:1052:1052) (1058:1058:1058))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (714:714:714) (700:700:700))
        (PORT datad (1286:1286:1286) (1277:1277:1277))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1362:1362:1362) (1343:1343:1343))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (939:939:939) (916:916:916))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1235:1235:1235))
        (PORT datab (651:651:651) (618:618:618))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1656:1656:1656) (1621:1621:1621))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (945:945:945) (923:923:923))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (655:655:655) (622:622:622))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1236:1236:1236))
        (PORT datab (998:998:998) (988:988:988))
        (PORT datac (974:974:974) (946:946:946))
        (PORT datad (1046:1046:1046) (1051:1051:1051))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1315:1315:1315) (1301:1301:1301))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (460:460:460))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1235:1235:1235))
        (PORT datab (650:650:650) (615:615:615))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1086:1086:1086) (1094:1094:1094))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (932:932:932) (904:904:904))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4703:4703:4703) (4525:4525:4525))
        (PORT ena (1671:1671:1671) (1605:1605:1605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1234:1234:1234))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (722:722:722) (734:734:734))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (1021:1021:1021) (1001:1001:1001))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (674:674:674) (636:636:636))
        (PORT datad (1509:1509:1509) (1402:1402:1402))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (641:641:641) (628:628:628))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (1297:1297:1297) (1268:1268:1268))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (1505:1505:1505) (1397:1397:1397))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (298:298:298))
        (PORT datab (593:593:593) (556:556:556))
        (PORT datac (1232:1232:1232) (1206:1206:1206))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (990:990:990) (977:977:977))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (442:442:442))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (993:993:993) (980:980:980))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (677:677:677) (640:640:640))
        (PORT datad (1506:1506:1506) (1398:1398:1398))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (676:676:676) (639:639:639))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (579:579:579))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (222:222:222) (260:260:260))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (986:986:986))
        (PORT datab (641:641:641) (590:590:590))
        (PORT datac (879:879:879) (839:839:839))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1504:1504:1504))
        (PORT datab (847:847:847) (867:867:867))
        (PORT datac (1013:1013:1013) (965:965:965))
        (PORT datad (754:754:754) (744:744:744))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (PORT datab (289:289:289) (375:375:375))
        (PORT datac (408:408:408) (405:405:405))
        (PORT datad (274:274:274) (344:344:344))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (716:716:716))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (683:683:683))
        (PORT datad (254:254:254) (291:291:291))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1263:1263:1263))
        (PORT datad (928:928:928) (880:880:880))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1249:1249:1249) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT datac (909:909:909) (852:852:852))
        (PORT datad (1285:1285:1285) (1217:1217:1217))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1634:1634:1634) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (923:923:923))
        (PORT datab (716:716:716) (724:724:724))
        (PORT datac (913:913:913) (878:878:878))
        (PORT datad (703:703:703) (710:710:710))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (961:961:961))
        (PORT datab (943:943:943) (921:921:921))
        (PORT datac (911:911:911) (877:877:877))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1008:1008:1008))
        (PORT datab (915:915:915) (860:860:860))
        (PORT datac (1017:1017:1017) (1019:1019:1019))
        (PORT datad (1099:1099:1099) (1020:1020:1020))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1476:1476:1476))
        (PORT datab (1443:1443:1443) (1353:1353:1353))
        (PORT datac (1172:1172:1172) (1093:1093:1093))
        (PORT datad (1287:1287:1287) (1241:1241:1241))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1208:1208:1208))
        (PORT datab (1441:1441:1441) (1339:1339:1339))
        (PORT datac (1272:1272:1272) (1250:1250:1250))
        (PORT datad (1302:1302:1302) (1252:1252:1252))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (906:906:906))
        (PORT datab (1098:1098:1098) (1096:1096:1096))
        (PORT datac (961:961:961) (956:956:956))
        (PORT datad (918:918:918) (871:871:871))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (951:951:951))
        (PORT datab (771:771:771) (773:773:773))
        (PORT datac (745:745:745) (758:758:758))
        (PORT datad (947:947:947) (908:908:908))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (761:761:761))
        (PORT datab (730:730:730) (750:750:750))
        (PORT datac (954:954:954) (913:913:913))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1199:1199:1199))
        (PORT datab (1443:1443:1443) (1341:1341:1341))
        (PORT datac (1277:1277:1277) (1256:1256:1256))
        (PORT datad (1304:1304:1304) (1254:1254:1254))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1477:1477:1477))
        (PORT datab (1444:1444:1444) (1354:1354:1354))
        (PORT datac (1168:1168:1168) (1089:1089:1089))
        (PORT datad (1288:1288:1288) (1241:1241:1241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1019:1019:1019))
        (PORT datab (922:922:922) (869:869:869))
        (PORT datac (1010:1010:1010) (1010:1010:1010))
        (PORT datad (1096:1096:1096) (1016:1016:1016))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (910:910:910))
        (PORT datab (1092:1092:1092) (1090:1090:1090))
        (PORT datac (970:970:970) (965:965:965))
        (PORT datad (912:912:912) (863:863:863))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (949:949:949))
        (PORT datab (732:732:732) (751:751:751))
        (PORT datac (951:951:951) (910:910:910))
        (PORT datad (707:707:707) (709:709:709))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (947:947:947))
        (PORT datab (779:779:779) (782:782:782))
        (PORT datac (730:730:730) (739:739:739))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (344:344:344))
        (PORT datac (948:948:948) (897:897:897))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1226:1226:1226))
        (PORT datad (630:630:630) (597:597:597))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (620:620:620))
        (PORT datac (700:700:700) (678:678:678))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (881:881:881))
        (PORT datab (680:680:680) (659:659:659))
        (PORT datac (431:431:431) (457:457:457))
        (PORT datad (954:954:954) (904:904:904))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (717:717:717))
        (PORT datad (439:439:439) (430:430:430))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (492:492:492))
        (PORT datab (984:984:984) (939:939:939))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1270:1270:1270) (1176:1176:1176))
        (PORT datac (1177:1177:1177) (1131:1131:1131))
        (PORT datad (1625:1625:1625) (1566:1566:1566))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (637:637:637))
        (PORT datab (1670:1670:1670) (1602:1602:1602))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (712:712:712))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1657:1657:1657) (1607:1607:1607))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (1098:1098:1098) (1050:1050:1050))
        (PORT datad (1891:1891:1891) (1795:1795:1795))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1103:1103:1103) (1110:1110:1110))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (743:743:743))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1843:1843:1843))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (1022:1022:1022) (1000:1000:1000))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (806:806:806) (828:828:828))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (716:716:716) (653:653:653))
        (PORT datad (975:975:975) (927:927:927))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (1018:1018:1018) (1009:1009:1009))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1006:1006:1006) (963:963:963))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1165:1165:1165))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (895:895:895) (834:834:834))
        (PORT datad (1624:1624:1624) (1564:1564:1564))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1068:1068:1068) (1089:1089:1089))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1106:1106:1106) (1113:1113:1113))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT asdata (1118:1118:1118) (1129:1129:1129))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (725:725:725))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4548:4548:4548) (4400:4400:4400))
        (PORT ena (1438:1438:1438) (1390:1390:1390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1842:1842:1842))
        (PORT datab (1097:1097:1097) (1049:1049:1049))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1841:1841:1841))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1287:1287:1287) (1273:1273:1273))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1312:1312:1312) (1293:1293:1293))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1545:1545:1545))
        (PORT datab (807:807:807) (780:780:780))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1282:1282:1282) (1261:1261:1261))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1057:1057:1057) (1066:1066:1066))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1545:1545:1545))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (907:907:907))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (653:653:653) (621:621:621))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (310:310:310))
        (PORT datab (911:911:911) (835:835:835))
        (PORT datac (672:672:672) (649:649:649))
        (PORT datad (863:863:863) (793:793:793))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1497:1497:1497))
        (PORT datab (839:839:839) (858:858:858))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (747:747:747) (736:736:736))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1022:1022:1022))
        (PORT datab (925:925:925) (872:872:872))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (951:951:951) (906:906:906))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (938:938:938))
        (PORT datab (1504:1504:1504) (1407:1407:1407))
        (PORT datac (1170:1170:1170) (1091:1091:1091))
        (PORT datad (1288:1288:1288) (1241:1241:1241))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1013:1013:1013))
        (PORT datab (987:987:987) (941:941:941))
        (PORT datac (1047:1047:1047) (1051:1051:1051))
        (PORT datad (909:909:909) (861:861:861))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1205:1205:1205))
        (PORT datab (1240:1240:1240) (1140:1140:1140))
        (PORT datac (1274:1274:1274) (1252:1252:1252))
        (PORT datad (1302:1302:1302) (1253:1253:1253))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (787:787:787))
        (PORT datab (988:988:988) (956:956:956))
        (PORT datac (692:692:692) (686:686:686))
        (PORT datad (933:933:933) (913:913:913))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (969:969:969))
        (PORT datab (987:987:987) (955:955:955))
        (PORT datac (725:725:725) (734:734:734))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (682:682:682))
        (PORT datad (734:734:734) (708:708:708))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (647:647:647))
        (PORT datad (716:716:716) (693:693:693))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1042:1042:1042) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (937:937:937))
        (PORT datab (273:273:273) (346:346:346))
        (PORT datac (913:913:913) (863:863:863))
        (PORT datad (717:717:717) (724:724:724))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (1006:1006:1006) (954:954:954))
        (PORT datad (251:251:251) (288:288:288))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (730:730:730))
        (PORT datad (431:431:431) (433:433:433))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (963:963:963) (949:949:949))
        (PORT datac (917:917:917) (867:867:867))
        (PORT datad (712:712:712) (721:721:721))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (612:612:612))
        (PORT datac (1005:1005:1005) (953:953:953))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datac (971:971:971) (926:926:926))
        (PORT datad (629:629:629) (596:596:596))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (940:940:940))
        (PORT datab (1018:1018:1018) (996:996:996))
        (PORT datac (915:915:915) (866:866:866))
        (PORT datad (893:893:893) (870:870:870))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT datac (682:682:682) (658:658:658))
        (PORT datad (437:437:437) (428:428:428))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (337:337:337))
        (PORT datad (1239:1239:1239) (1173:1173:1173))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (480:480:480) (494:494:494))
        (PORT datac (944:944:944) (904:904:904))
        (PORT datad (635:635:635) (615:615:615))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (940:940:940))
        (PORT datab (1505:1505:1505) (1408:1408:1408))
        (PORT datac (1166:1166:1166) (1087:1087:1087))
        (PORT datad (1288:1288:1288) (1241:1241:1241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1211:1211:1211))
        (PORT datab (1239:1239:1239) (1139:1139:1139))
        (PORT datac (1270:1270:1270) (1249:1249:1249))
        (PORT datad (1301:1301:1301) (1253:1253:1253))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1004:1004:1004))
        (PORT datab (988:988:988) (942:942:942))
        (PORT datac (1052:1052:1052) (1057:1057:1057))
        (PORT datad (916:916:916) (868:868:868))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1009:1009:1009))
        (PORT datab (916:916:916) (861:861:861))
        (PORT datac (1016:1016:1016) (1018:1018:1018))
        (PORT datad (950:950:950) (905:905:905))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (993:993:993))
        (PORT datab (728:728:728) (720:720:720))
        (PORT datac (944:944:944) (925:925:925))
        (PORT datad (954:954:954) (916:916:916))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (766:766:766))
        (PORT datab (727:727:727) (718:718:718))
        (PORT datac (930:930:930) (906:906:906))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1094:1094:1094))
        (PORT datab (1276:1276:1276) (1220:1220:1220))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (655:655:655) (658:658:658))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (684:684:684) (692:692:692))
        (PORT datac (936:936:936) (871:871:871))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1680:1680:1680) (1646:1646:1646))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (948:948:948))
        (PORT datab (990:990:990) (953:953:953))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1651:1651:1651) (1600:1600:1600))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (457:457:457))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (990:990:990) (953:953:953))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (746:746:746))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1316:1316:1316) (1294:1294:1294))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1797:1797:1797))
        (PORT datab (426:426:426) (458:458:458))
        (PORT datad (706:706:706) (685:685:685))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1282:1282:1282) (1269:1269:1269))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1306:1306:1306) (1280:1280:1280))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1798:1798:1798))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1101:1101:1101))
        (PORT datab (1277:1277:1277) (1221:1221:1221))
        (PORT datac (1177:1177:1177) (1092:1092:1092))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1079:1079:1079) (1101:1101:1101))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1582:1582:1582) (1526:1526:1526))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1798:1798:1798))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (706:706:706) (686:686:686))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1798:1798:1798) (1702:1702:1702))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1931:1931:1931))
        (PORT asdata (1097:1097:1097) (1104:1104:1104))
        (PORT clrn (4547:4547:4547) (4398:4398:4398))
        (PORT ena (1656:1656:1656) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (732:732:732))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1333:1333:1333) (1303:1303:1303))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (617:617:617))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (949:949:949))
        (PORT datab (990:990:990) (954:954:954))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1306:1306:1306) (1293:1293:1293))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (709:709:709) (719:719:719))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4072:4072:4072) (3876:3876:3876))
        (PORT ena (1597:1597:1597) (1520:1520:1520))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (944:944:944))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1099:1099:1099))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1192:1192:1192) (1118:1118:1118))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (306:306:306))
        (PORT datab (867:867:867) (809:809:809))
        (PORT datac (675:675:675) (652:652:652))
        (PORT datad (872:872:872) (806:806:806))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (854:854:854))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (744:744:744) (732:732:732))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (790:790:790))
        (PORT datab (839:839:839) (858:858:858))
        (PORT datac (668:668:668) (633:633:633))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1494:1494:1494))
        (PORT datab (836:836:836) (855:855:855))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (745:745:745) (734:734:734))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (342:342:342))
        (PORT datac (975:975:975) (914:914:914))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1111:1111:1111) (1118:1118:1118))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT datac (937:937:937) (886:886:886))
        (PORT datad (437:437:437) (428:428:428))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1098:1098:1098) (1105:1105:1105))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (946:946:946))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (634:634:634) (602:602:602))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT datac (1200:1200:1200) (1140:1140:1140))
        (PORT datad (716:716:716) (693:693:693))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1042:1042:1042) (1003:1003:1003))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (887:887:887))
        (PORT datad (254:254:254) (292:292:292))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (986:986:986) (976:976:976))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (634:634:634) (601:601:601))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1200:1200:1200))
        (PORT datab (1316:1316:1316) (1294:1294:1294))
        (PORT datac (1484:1484:1484) (1380:1380:1380))
        (PORT datad (1303:1303:1303) (1254:1254:1254))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1075:1075:1075) (1056:1056:1056))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1210:1210:1210))
        (PORT datab (1311:1311:1311) (1288:1288:1288))
        (PORT datac (1486:1486:1486) (1382:1382:1382))
        (PORT datad (1302:1302:1302) (1252:1252:1252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1000:1000:1000) (989:989:989))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (945:945:945))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (635:635:635) (603:603:603))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1477:1477:1477))
        (PORT datab (1521:1521:1521) (1416:1416:1416))
        (PORT datac (1171:1171:1171) (1092:1092:1092))
        (PORT datad (1288:1288:1288) (1241:1241:1241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1050:1050:1050) (1033:1033:1033))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1476:1476:1476))
        (PORT datab (1522:1522:1522) (1417:1417:1417))
        (PORT datac (1175:1175:1175) (1097:1097:1097))
        (PORT datad (1287:1287:1287) (1240:1240:1240))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1019:1019:1019) (1013:1013:1013))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (944:944:944))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (417:417:417) (438:438:438))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1051:1051:1051))
        (PORT datab (924:924:924) (871:871:871))
        (PORT datac (973:973:973) (977:977:977))
        (PORT datad (1093:1093:1093) (1008:1008:1008))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1337:1337:1337) (1310:1310:1310))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (914:914:914))
        (PORT datab (1093:1093:1093) (1090:1090:1090))
        (PORT datac (968:968:968) (964:964:964))
        (PORT datad (1118:1118:1118) (1033:1033:1033))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (908:908:908))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1199:1199:1199))
        (PORT datab (672:672:672) (627:627:627))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1060:1060:1060))
        (PORT datab (917:917:917) (862:862:862))
        (PORT datac (965:965:965) (967:967:967))
        (PORT datad (1095:1095:1095) (1010:1010:1010))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1578:1578:1578) (1522:1522:1522))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (916:916:916))
        (PORT datab (1095:1095:1095) (1092:1092:1092))
        (PORT datac (966:966:966) (961:961:961))
        (PORT datad (1118:1118:1118) (1033:1033:1033))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (902:902:902))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1199:1199:1199))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT datac (875:875:875) (820:820:820))
        (PORT datad (628:628:628) (595:595:595))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1194:1194:1194) (1135:1135:1135))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (668:668:668))
        (PORT datad (428:428:428) (429:429:429))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1940:1940:1940))
        (PORT asdata (1067:1067:1067) (1076:1076:1076))
        (PORT clrn (4911:4911:4911) (4763:4763:4763))
        (PORT ena (1635:1635:1635) (1566:1566:1566))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (614:614:614))
        (PORT datad (901:901:901) (847:847:847))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1083:1083:1083) (1098:1098:1098))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (644:644:644))
        (PORT datad (1111:1111:1111) (1026:1026:1026))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1362:1362:1362) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (4009:4009:4009) (3827:3827:3827))
        (PORT ena (1667:1667:1667) (1597:1597:1597))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1200:1200:1200))
        (PORT datab (669:669:669) (624:624:624))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (944:944:944))
        (PORT datab (462:462:462) (473:473:473))
        (PORT datad (344:344:344) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1402:1402:1402))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (352:352:352) (342:342:342))
        (PORT datad (659:659:659) (622:622:622))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (413:413:413))
        (PORT datab (429:429:429) (401:401:401))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (665:665:665) (628:628:628))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (653:653:653))
        (PORT datab (677:677:677) (654:654:654))
        (PORT datac (665:665:665) (659:659:659))
        (PORT datad (931:931:931) (905:905:905))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (947:947:947))
        (PORT datab (676:676:676) (654:654:654))
        (PORT datac (650:650:650) (647:647:647))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (673:673:673))
        (PORT datab (656:656:656) (629:629:629))
        (PORT datac (683:683:683) (666:666:666))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (655:655:655) (629:629:629))
        (PORT datac (696:696:696) (707:707:707))
        (PORT datad (400:400:400) (426:426:426))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (655:655:655))
        (PORT datab (676:676:676) (654:654:654))
        (PORT datac (712:712:712) (729:729:729))
        (PORT datad (1193:1193:1193) (1134:1134:1134))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (675:675:675))
        (PORT datab (776:776:776) (778:778:778))
        (PORT datac (729:729:729) (740:740:740))
        (PORT datad (345:345:345) (330:330:330))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (654:654:654))
        (PORT datab (676:676:676) (654:654:654))
        (PORT datac (964:964:964) (940:940:940))
        (PORT datad (922:922:922) (897:897:897))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (702:702:702))
        (PORT datab (663:663:663) (652:652:652))
        (PORT datac (354:354:354) (339:339:339))
        (PORT datad (659:659:659) (629:629:629))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1045:1045:1045) (1052:1052:1052))
        (PORT datac (995:995:995) (975:975:975))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (402:402:402))
        (PORT datab (1047:1047:1047) (1054:1054:1054))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (312:312:312))
        (PORT datab (967:967:967) (911:911:911))
        (PORT datac (672:672:672) (648:648:648))
        (PORT datad (929:929:929) (874:874:874))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1492:1492:1492))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (743:743:743) (731:731:731))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (972:972:972))
        (PORT datab (912:912:912) (870:870:870))
        (PORT datac (913:913:913) (862:862:862))
        (PORT datad (428:428:428) (429:429:429))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (907:907:907))
        (PORT datab (284:284:284) (327:327:327))
        (PORT datac (704:704:704) (694:694:694))
        (PORT datad (941:941:941) (882:882:882))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1077:1077:1077))
        (PORT datab (474:474:474) (460:460:460))
        (PORT datac (646:646:646) (613:613:613))
        (PORT datad (428:428:428) (423:423:423))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1634:1634:1634) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (921:921:921))
        (PORT datab (475:475:475) (460:460:460))
        (PORT datac (645:645:645) (612:612:612))
        (PORT datad (430:430:430) (424:424:424))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1249:1249:1249) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (921:921:921))
        (PORT datab (1008:1008:1008) (961:961:961))
        (PORT datac (408:408:408) (433:433:433))
        (PORT datad (403:403:403) (429:429:429))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (960:960:960))
        (PORT datab (1002:1002:1002) (954:954:954))
        (PORT datac (952:952:952) (925:925:925))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (903:903:903))
        (PORT datac (705:705:705) (681:681:681))
        (PORT datad (729:729:729) (711:711:711))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1058:1058:1058))
        (PORT datab (918:918:918) (864:864:864))
        (PORT datac (967:967:967) (969:969:969))
        (PORT datad (596:596:596) (555:555:555))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1476:1476:1476))
        (PORT datab (916:916:916) (863:863:863))
        (PORT datac (1174:1174:1174) (1095:1095:1095))
        (PORT datad (1287:1287:1287) (1241:1241:1241))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (919:919:919))
        (PORT datab (1096:1096:1096) (1095:1095:1095))
        (PORT datac (963:963:963) (958:958:958))
        (PORT datad (622:622:622) (576:576:576))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1196:1196:1196))
        (PORT datab (1318:1318:1318) (1296:1296:1296))
        (PORT datac (867:867:867) (810:810:810))
        (PORT datad (1304:1304:1304) (1255:1255:1255))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (921:921:921))
        (PORT datab (1006:1006:1006) (958:958:958))
        (PORT datac (723:723:723) (733:733:733))
        (PORT datad (749:749:749) (760:760:760))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (745:745:745))
        (PORT datab (1006:1006:1006) (959:959:959))
        (PORT datac (691:691:691) (701:701:701))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (905:905:905))
        (PORT datab (740:740:740) (728:728:728))
        (PORT datac (617:617:617) (587:587:587))
        (PORT datad (938:938:938) (880:880:880))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (757:757:757))
        (PORT datab (946:946:946) (903:903:903))
        (PORT datac (705:705:705) (681:681:681))
        (PORT datad (626:626:626) (593:593:593))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (490:490:490))
        (PORT datab (954:954:954) (893:893:893))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (718:718:718) (698:698:698))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (766:766:766))
        (PORT datab (731:731:731) (714:714:714))
        (PORT datac (914:914:914) (861:861:861))
        (PORT datad (438:438:438) (429:429:429))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (342:342:342))
        (PORT datab (788:788:788) (758:758:758))
        (PORT datac (898:898:898) (840:840:840))
        (PORT datad (713:713:713) (685:685:685))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (666:666:666))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (443:443:443) (467:467:467))
        (PORT datad (953:953:953) (902:902:902))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (920:920:920))
        (PORT datab (1097:1097:1097) (1095:1095:1095))
        (PORT datac (962:962:962) (957:957:957))
        (PORT datad (622:622:622) (576:576:576))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1049:1049:1049))
        (PORT datab (925:925:925) (873:873:873))
        (PORT datac (975:975:975) (980:980:980))
        (PORT datad (597:597:597) (556:556:556))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (924:924:924))
        (PORT datab (755:755:755) (758:758:758))
        (PORT datac (914:914:914) (880:880:880))
        (PORT datad (728:728:728) (737:737:737))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1476:1476:1476))
        (PORT datab (916:916:916) (863:863:863))
        (PORT datac (1174:1174:1174) (1095:1095:1095))
        (PORT datad (1287:1287:1287) (1241:1241:1241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1197:1197:1197))
        (PORT datab (1318:1318:1318) (1296:1296:1296))
        (PORT datac (867:867:867) (810:810:810))
        (PORT datad (1304:1304:1304) (1255:1255:1255))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (924:924:924))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (689:689:689) (709:709:709))
        (PORT datad (701:701:701) (714:714:714))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (876:876:876))
        (PORT datab (1256:1256:1256) (1211:1211:1211))
        (PORT datac (676:676:676) (641:641:641))
        (PORT datad (1262:1262:1262) (1214:1214:1214))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1292:1292:1292) (1250:1250:1250))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT asdata (780:780:780) (802:802:802))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (946:946:946) (922:922:922))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1543:1543:1543))
        (PORT datab (778:778:778) (750:750:750))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT asdata (1322:1322:1322) (1293:1293:1293))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (405:405:405) (431:431:431))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1543:1543:1543))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT asdata (1065:1065:1065) (1073:1073:1073))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT asdata (1303:1303:1303) (1272:1272:1272))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT asdata (1098:1098:1098) (1104:1104:1104))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (707:707:707))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5308:5308:5308) (5209:5209:5209))
        (PORT ena (1431:1431:1431) (1393:1393:1393))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1542:1542:1542))
        (PORT datab (779:779:779) (751:751:751))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1545:1545:1545))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1282:1282:1282) (1258:1258:1258))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (724:724:724))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1542:1542:1542))
        (PORT datab (811:811:811) (785:785:785))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT asdata (1063:1063:1063) (1081:1081:1081))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (701:701:701) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5292:5292:5292) (5198:5198:5198))
        (PORT ena (1428:1428:1428) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1542:1542:1542))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (818:818:818) (839:839:839))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1666:1666:1666) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (806:806:806) (825:825:825))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (715:715:715) (693:693:693))
        (PORT datad (658:658:658) (619:619:619))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (460:460:460))
        (PORT datab (1003:1003:1003) (960:960:960))
        (PORT datad (686:686:686) (652:652:652))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (408:408:408))
        (PORT datab (1292:1292:1292) (1250:1250:1250))
        (PORT datac (848:848:848) (798:798:798))
        (PORT datad (1226:1226:1226) (1175:1175:1175))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (895:895:895) (833:833:833))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (846:846:846))
        (PORT datab (1000:1000:1000) (961:961:961))
        (PORT datac (747:747:747) (723:723:723))
        (PORT datad (850:850:850) (784:784:784))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (670:670:670))
        (PORT datab (796:796:796) (774:774:774))
        (PORT datac (1451:1451:1451) (1458:1458:1458))
        (PORT datad (791:791:791) (821:821:821))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (941:941:941))
        (PORT datab (741:741:741) (699:699:699))
        (PORT datad (945:945:945) (894:894:894))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1417:1417:1417) (1414:1414:1414))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (611:611:611) (682:682:682))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (993:993:993))
        (PORT datab (753:753:753) (737:737:737))
        (PORT datad (624:624:624) (565:565:565))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (1122:1122:1122) (1125:1125:1125))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (957:957:957))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1213:1213:1213) (1132:1132:1132))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (941:941:941))
        (PORT datab (977:977:977) (931:931:931))
        (PORT datad (923:923:923) (860:860:860))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1417:1417:1417) (1414:1414:1414))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (610:610:610) (681:681:681))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (996:996:996))
        (PORT datab (751:751:751) (734:734:734))
        (PORT datad (404:404:404) (383:383:383))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1100:1100:1100) (1101:1101:1101))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (958:958:958))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (400:400:400) (415:415:415))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (996:996:996))
        (PORT datab (750:750:750) (732:732:732))
        (PORT datad (590:590:590) (535:535:535))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1137:1137:1137) (1143:1143:1143))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (908:908:908))
        (PORT datab (949:949:949) (899:899:899))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (1672:1672:1672) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (794:794:794) (813:813:813))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1187:1187:1187))
        (PORT datab (771:771:771) (749:749:749))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (908:908:908))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datad (918:918:918) (861:861:861))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (1672:1672:1672) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1246:1246:1246) (1193:1193:1193))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (995:995:995))
        (PORT datab (752:752:752) (735:735:735))
        (PORT datad (588:588:588) (547:547:547))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT asdata (771:771:771) (801:801:801))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (866:866:866) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (767:767:767) (744:744:744))
        (PORT datad (724:724:724) (727:727:727))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1180:1180:1180))
        (PORT datab (264:264:264) (295:295:295))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (995:995:995))
        (PORT datab (751:751:751) (734:734:734))
        (PORT datad (598:598:598) (551:551:551))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1330:1330:1330) (1292:1292:1292))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (902:902:902))
        (PORT datab (247:247:247) (277:277:277))
        (PORT datad (432:432:432) (433:433:433))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (2257:2257:2257) (2191:2191:2191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (916:916:916) (895:895:895))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1188:1188:1188))
        (PORT datab (772:772:772) (750:750:750))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (990:990:990))
        (PORT datab (756:756:756) (740:740:740))
        (PORT datad (621:621:621) (565:565:565))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1330:1330:1330) (1297:1297:1297))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (341:341:341))
        (PORT datab (949:949:949) (899:899:899))
        (PORT datad (893:893:893) (840:840:840))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (1672:1672:1672) (1644:1644:1644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (444:444:444))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1184:1184:1184))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (941:941:941))
        (PORT datab (976:976:976) (930:930:930))
        (PORT datad (636:636:636) (611:611:611))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1417:1417:1417) (1414:1414:1414))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (613:613:613) (687:687:687))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (572:572:572))
        (PORT datab (754:754:754) (737:737:737))
        (PORT datad (1145:1145:1145) (1037:1037:1037))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (1339:1339:1339) (1306:1306:1306))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (991:991:991))
        (PORT datab (756:756:756) (739:739:739))
        (PORT datad (591:591:591) (543:543:543))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (1986:1986:1986) (1954:1954:1954))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (1310:1310:1310) (1283:1283:1283))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (940:940:940))
        (PORT datab (981:981:981) (936:936:936))
        (PORT datad (935:935:935) (874:874:874))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1417:1417:1417) (1414:1414:1414))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT clrn (3760:3760:3760) (3549:3549:3549))
        (PORT ena (1339:1339:1339) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (957:957:957))
        (PORT datab (1258:1258:1258) (1169:1169:1169))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (957:957:957))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (268:268:268) (299:299:299))
        (PORT datac (377:377:377) (359:359:359))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (472:472:472))
        (PORT datab (1371:1371:1371) (1356:1356:1356))
        (PORT datac (1278:1278:1278) (1244:1244:1244))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (657:657:657))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (398:398:398) (431:431:431))
        (PORT datad (1339:1339:1339) (1319:1319:1319))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1278:1278:1278))
        (PORT datab (1337:1337:1337) (1321:1321:1321))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (733:733:733))
        (PORT datab (426:426:426) (458:458:458))
        (PORT datac (1339:1339:1339) (1306:1306:1306))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (288:288:288))
        (PORT datab (733:733:733) (690:690:690))
        (PORT datac (1226:1226:1226) (1199:1199:1199))
        (PORT datad (681:681:681) (653:653:653))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1518:1518:1518))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (234:234:234) (307:307:307))
        (PORT datad (1279:1279:1279) (1251:1251:1251))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (1529:1529:1529) (1475:1475:1475))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1284:1284:1284))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (1343:1343:1343) (1323:1323:1323))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (358:358:358))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1344:1344:1344) (1324:1324:1324))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (896:896:896) (843:843:843))
        (PORT datac (1231:1231:1231) (1205:1205:1205))
        (PORT datad (612:612:612) (550:550:550))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1144:1144:1144))
        (PORT datab (1019:1019:1019) (971:971:971))
        (PORT datac (685:685:685) (671:671:671))
        (PORT datad (704:704:704) (666:666:666))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (698:698:698))
        (PORT datab (799:799:799) (778:778:778))
        (PORT datac (1454:1454:1454) (1461:1461:1461))
        (PORT datad (794:794:794) (825:825:825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (792:792:792))
        (PORT datab (797:797:797) (777:777:777))
        (PORT datac (668:668:668) (634:634:634))
        (PORT datad (792:792:792) (823:823:823))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (767:767:767))
        (PORT datab (733:733:733) (716:716:716))
        (PORT datac (912:912:912) (859:859:859))
        (PORT datad (438:438:438) (429:429:429))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3760:3760:3760) (3544:3544:3544))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (907:907:907))
        (PORT datab (739:739:739) (726:726:726))
        (PORT datac (613:613:613) (583:583:583))
        (PORT datad (940:940:940) (882:882:882))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (937:937:937))
        (PORT datab (480:480:480) (494:494:494))
        (PORT datac (1082:1082:1082) (1079:1079:1079))
        (PORT datad (683:683:683) (693:693:693))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1077:1077:1077))
        (PORT datab (474:474:474) (459:459:459))
        (PORT datac (646:646:646) (614:614:614))
        (PORT datad (428:428:428) (422:422:422))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1634:1634:1634) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (923:923:923))
        (PORT datab (473:473:473) (458:458:458))
        (PORT datac (649:649:649) (616:616:616))
        (PORT datad (426:426:426) (420:420:420))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5138:5138:5138) (5019:5019:5019))
        (PORT ena (1249:1249:1249) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (857:857:857))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (1220:1220:1220) (1171:1171:1171))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (757:757:757))
        (PORT datab (947:947:947) (904:904:904))
        (PORT datac (707:707:707) (684:684:684))
        (PORT datad (624:624:624) (591:591:591))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1034:1034:1034) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (346:346:346))
        (PORT datab (789:789:789) (759:759:759))
        (PORT datac (896:896:896) (839:839:839))
        (PORT datad (714:714:714) (687:687:687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3987:3987:3987) (3813:3813:3813))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1041:1041:1041))
        (PORT datab (764:764:764) (737:737:737))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (709:709:709) (720:720:720))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (971:971:971))
        (PORT datab (913:913:913) (871:871:871))
        (PORT datac (914:914:914) (863:863:863))
        (PORT datad (430:430:430) (431:431:431))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4016:4016:4016) (3835:3835:3835))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (906:906:906))
        (PORT datab (281:281:281) (325:325:325))
        (PORT datac (706:706:706) (696:696:696))
        (PORT datad (939:939:939) (881:881:881))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4935:4935:4935) (4797:4797:4797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (382:382:382))
        (PORT datab (1368:1368:1368) (1334:1334:1334))
        (PORT datac (619:619:619) (626:626:626))
        (PORT datad (422:422:422) (445:445:445))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1244:1244:1244))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (699:699:699) (664:664:664))
        (PORT datad (678:678:678) (646:646:646))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[6\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (947:947:947) (904:904:904))
        (PORT datac (708:708:708) (684:684:684))
        (PORT datad (729:729:729) (711:711:711))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1206:1206:1206))
        (PORT datab (958:958:958) (885:885:885))
        (PORT datac (1273:1273:1273) (1251:1251:1251))
        (PORT datad (1302:1302:1302) (1252:1252:1252))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (1098:1098:1098) (1097:1097:1097))
        (PORT datac (626:626:626) (577:577:577))
        (PORT datad (919:919:919) (872:872:872))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1059:1059:1059))
        (PORT datab (647:647:647) (608:608:608))
        (PORT datac (966:966:966) (968:968:968))
        (PORT datad (822:822:822) (738:738:738))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1208:1208:1208))
        (PORT datab (959:959:959) (886:886:886))
        (PORT datac (1272:1272:1272) (1251:1251:1251))
        (PORT datad (1302:1302:1302) (1252:1252:1252))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4007:4007:4007) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (287:287:287))
        (PORT datab (1079:1079:1079) (1089:1089:1089))
        (PORT datac (923:923:923) (905:905:905))
        (PORT datad (638:638:638) (628:628:628))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (683:683:683))
        (PORT datab (966:966:966) (935:935:935))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1046:1046:1046) (1052:1052:1052))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1287:1287:1287))
        (PORT datab (1193:1193:1193) (1085:1085:1085))
        (PORT datac (895:895:895) (836:836:836))
        (PORT datad (1490:1490:1490) (1432:1432:1432))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1011:1011:1011))
        (PORT datab (1092:1092:1092) (1089:1089:1089))
        (PORT datac (622:622:622) (573:573:573))
        (PORT datad (911:911:911) (862:862:862))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5125:5125:5125) (5012:5012:5012))
        (PORT ena (1024:1024:1024) (976:976:976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (468:468:468))
        (PORT datab (721:721:721) (731:731:731))
        (PORT datac (669:669:669) (629:629:629))
        (PORT datad (1248:1248:1248) (1207:1207:1207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1052:1052:1052))
        (PORT datab (649:649:649) (610:610:610))
        (PORT datac (973:973:973) (976:976:976))
        (PORT datad (824:824:824) (740:740:740))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4014:4014:4014) (3838:3838:3838))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1286:1286:1286))
        (PORT datab (1195:1195:1195) (1088:1088:1088))
        (PORT datac (896:896:896) (838:838:838))
        (PORT datad (1488:1488:1488) (1430:1430:1430))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3985:3985:3985) (3797:3797:3797))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (786:786:786) (788:788:788))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (1249:1249:1249) (1208:1208:1208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1227:1227:1227) (1200:1200:1200))
        (PORT datad (559:559:559) (508:508:508))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (721:721:721))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (724:724:724))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1010:1010:1010) (993:993:993))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (488:488:488) (472:472:472))
        (PORT datad (725:725:725) (712:712:712))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (1013:1013:1013) (1002:1002:1002))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (714:714:714) (675:675:675))
        (PORT datad (656:656:656) (617:617:617))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1941:1941:1941))
        (PORT asdata (1113:1113:1113) (1115:1115:1115))
        (PORT clrn (3941:3941:3941) (3767:3767:3767))
        (PORT ena (866:866:866) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (987:987:987) (980:980:980))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (912:912:912))
        (PORT datab (434:434:434) (466:466:466))
        (PORT datad (654:654:654) (615:615:615))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1940:1940:1940))
        (PORT asdata (991:991:991) (996:996:996))
        (PORT clrn (3799:3799:3799) (3581:3581:3581))
        (PORT ena (1389:1389:1389) (1327:1327:1327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (660:660:660) (622:622:622))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1059:1059:1059) (1078:1078:1078))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1280:1280:1280) (1255:1255:1255))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (944:944:944) (906:906:906))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1611:1611:1611) (1571:1571:1571))
        (PORT clrn (3729:3729:3729) (3520:3520:3520))
        (PORT ena (1426:1426:1426) (1378:1378:1378))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (489:489:489) (473:473:473))
        (PORT datad (724:724:724) (711:711:711))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (493:493:493) (477:477:477))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (456:456:456))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (831:831:831) (848:848:848))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (993:993:993) (979:979:979))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1942:1942:1942))
        (PORT asdata (989:989:989) (976:976:976))
        (PORT clrn (3941:3941:3941) (3756:3756:3756))
        (PORT ena (1446:1446:1446) (1402:1402:1402))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (671:671:671) (633:633:633))
        (PORT datad (1512:1512:1512) (1405:1405:1405))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1111:1111:1111))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (300:300:300))
        (PORT datab (742:742:742) (699:699:699))
        (PORT datac (1234:1234:1234) (1208:1208:1208))
        (PORT datad (357:357:357) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (674:674:674))
        (PORT datab (380:380:380) (373:373:373))
        (PORT datac (1230:1230:1230) (1203:1203:1203))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (987:987:987))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (877:877:877) (837:837:837))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (801:801:801) (780:780:780))
        (PORT datac (988:988:988) (938:938:938))
        (PORT datad (741:741:741) (752:752:752))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (647:647:647))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datad (275:275:275) (353:353:353))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4543:4543:4543) (4395:4395:4395))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_rs\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (271:271:271))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4048:4048:4048) (3854:3854:3854))
        (PORT ena (1353:1353:1353) (1294:1294:1294))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (368:368:368))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (257:257:257) (331:331:331))
        (PORT datad (262:262:262) (326:326:326))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (541:541:541))
        (PORT datab (527:527:527) (551:551:551))
        (PORT datac (451:451:451) (487:487:487))
        (PORT datad (458:458:458) (482:482:482))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (539:539:539))
        (PORT datab (521:521:521) (544:544:544))
        (PORT datac (456:456:456) (493:493:493))
        (PORT datad (460:460:460) (484:484:484))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (542:542:542))
        (PORT datab (527:527:527) (551:551:551))
        (PORT datac (452:452:452) (488:488:488))
        (PORT datad (459:459:459) (483:483:483))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (540:540:540))
        (PORT datab (522:522:522) (546:546:546))
        (PORT datac (457:457:457) (493:493:493))
        (PORT datad (460:460:460) (484:484:484))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (540:540:540))
        (PORT datab (523:523:523) (547:547:547))
        (PORT datac (455:455:455) (492:492:492))
        (PORT datad (460:460:460) (484:484:484))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (258:258:258) (323:323:323))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (569:569:569))
        (PORT datab (487:487:487) (532:532:532))
        (PORT datac (470:470:470) (519:519:519))
        (PORT datad (448:448:448) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (567:567:567))
        (PORT datab (485:485:485) (529:529:529))
        (PORT datac (467:467:467) (515:515:515))
        (PORT datad (450:450:450) (479:479:479))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (568:568:568))
        (PORT datab (485:485:485) (530:530:530))
        (PORT datac (468:468:468) (516:516:516))
        (PORT datad (449:449:449) (479:479:479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (565:565:565))
        (PORT datab (480:480:480) (524:524:524))
        (PORT datac (463:463:463) (509:509:509))
        (PORT datad (453:453:453) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (565:565:565))
        (PORT datab (479:479:479) (523:523:523))
        (PORT datac (462:462:462) (508:508:508))
        (PORT datad (453:453:453) (483:483:483))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (566:566:566))
        (PORT datab (481:481:481) (526:526:526))
        (PORT datac (464:464:464) (511:511:511))
        (PORT datad (452:452:452) (481:481:481))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (565:565:565))
        (PORT datab (480:480:480) (525:525:525))
        (PORT datac (463:463:463) (510:510:510))
        (PORT datad (452:452:452) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (695:695:695))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1344:1344:1344) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (776:776:776))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (451:451:451) (473:473:473))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (930:930:930) (877:877:877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (644:644:644))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (695:695:695))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (5020:5020:5020) (5020:5020:5020))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1962:1962:1962) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (447:447:447))
        (PORT datab (456:456:456) (434:434:434))
        (PORT datac (384:384:384) (377:377:377))
        (PORT datad (349:349:349) (330:330:330))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (700:700:700))
        (PORT datab (468:468:468) (503:503:503))
        (PORT datac (671:671:671) (649:649:649))
        (PORT datad (462:462:462) (489:489:489))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (448:448:448))
        (PORT datab (456:456:456) (434:434:434))
        (PORT datac (385:385:385) (378:378:378))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (458:458:458) (493:493:493))
        (PORT datac (263:263:263) (339:339:339))
        (PORT datad (262:262:262) (330:330:330))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (447:447:447))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (384:384:384) (378:378:378))
        (PORT datad (409:409:409) (396:396:396))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3152:3152:3152) (3250:3250:3250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (702:702:702))
        (PORT datab (470:470:470) (505:505:505))
        (PORT datac (469:469:469) (497:497:497))
        (PORT datad (456:456:456) (478:478:478))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (531:531:531))
        (PORT datac (675:675:675) (653:653:653))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (672:672:672) (657:657:657))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (374:374:374))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (401:401:401) (386:386:386))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (370:370:370))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datac (214:214:214) (255:255:255))
        (PORT datad (696:696:696) (670:670:670))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (777:777:777))
        (PORT datab (777:777:777) (779:779:779))
        (PORT datac (766:766:766) (775:775:775))
        (PORT datad (682:682:682) (651:651:651))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (213:213:213) (253:253:253))
        (PORT datad (697:697:697) (670:670:670))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (378:378:378))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (265:265:265) (333:333:333))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (292:292:292))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (696:696:696) (669:669:669))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (213:213:213) (254:254:254))
        (PORT datad (696:696:696) (670:670:670))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3398:3398:3398) (3520:3520:3520))
        (PORT ena (1076:1076:1076) (1032:1032:1032))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (800:800:800))
        (PORT datab (473:473:473) (507:507:507))
        (PORT datac (746:746:746) (756:756:756))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (651:651:651) (643:643:643))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (798:798:798))
        (PORT datab (467:467:467) (501:501:501))
        (PORT datac (765:765:765) (775:775:775))
        (PORT datad (726:726:726) (736:736:736))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (373:373:373))
        (PORT datab (781:781:781) (788:788:788))
        (PORT datac (740:740:740) (749:749:749))
        (PORT datad (681:681:681) (650:650:650))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (800:800:800))
        (PORT datab (467:467:467) (501:501:501))
        (PORT datac (748:748:748) (758:758:758))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (504:504:504))
        (PORT datac (458:458:458) (476:476:476))
        (PORT datad (431:431:431) (457:457:457))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (511:511:511) (530:530:530))
        (PORT datac (471:471:471) (499:499:499))
        (PORT datad (457:457:457) (480:480:480))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (662:662:662) (655:655:655))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oBLANK_n\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (657:657:657))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (706:706:706))
        (PORT datab (714:714:714) (690:690:690))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (689:689:689))
        (PORT datad (671:671:671) (656:656:656))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2933:2933:2933) (2997:2997:2997))
        (PORT sclr (751:751:751) (811:811:811))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (381:381:381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (419:419:419))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (414:414:414))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1928:1928:1928))
        (PORT asdata (797:797:797) (818:818:818))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (444:444:444))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1026:1026:1026))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1410:1410:1410) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (702:702:702))
        (PORT datab (527:527:527) (555:555:555))
        (PORT datac (452:452:452) (500:500:500))
        (PORT datad (662:662:662) (658:658:658))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (972:972:972) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (746:746:746))
        (PORT datab (527:527:527) (556:556:556))
        (PORT datac (491:491:491) (528:528:528))
        (PORT datad (457:457:457) (496:496:496))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1210:1210:1210))
        (PORT datab (792:792:792) (793:793:793))
        (PORT datac (918:918:918) (972:972:972))
        (PORT datad (902:902:902) (943:943:943))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (760:760:760))
        (PORT datab (952:952:952) (983:983:983))
        (PORT datac (1405:1405:1405) (1384:1384:1384))
        (PORT datad (731:731:731) (738:738:738))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1017:1017:1017))
        (PORT datab (803:803:803) (801:801:801))
        (PORT datac (705:705:705) (724:724:724))
        (PORT datad (1128:1128:1128) (1117:1117:1117))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (808:808:808))
        (PORT datab (801:801:801) (804:804:804))
        (PORT datac (973:973:973) (956:956:956))
        (PORT datad (954:954:954) (928:928:928))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (309:309:309))
        (PORT datac (227:227:227) (275:275:275))
        (PORT datad (933:933:933) (950:950:950))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (809:809:809))
        (PORT datab (922:922:922) (856:856:856))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (652:652:652))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1568:1568:1568) (1574:1574:1574))
        (PORT ena (1905:1905:1905) (1801:1801:1801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (1241:1241:1241) (1167:1167:1167))
        (PORT datac (1239:1239:1239) (1195:1195:1195))
        (PORT datad (1171:1171:1171) (1094:1094:1094))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datac (752:752:752) (764:764:764))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2195:2195:2195) (2074:2074:2074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2329:2329:2329))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2195:2195:2195) (2074:2074:2074))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (526:526:526))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1796:1796:1796) (1773:1773:1773))
        (PORT ena (2232:2232:2232) (2120:2120:2120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (781:781:781))
        (PORT datab (1052:1052:1052) (1028:1028:1028))
        (PORT datac (777:777:777) (802:802:802))
        (PORT datad (748:748:748) (769:769:769))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1306:1306:1306) (1289:1289:1289))
        (PORT datad (904:904:904) (878:878:878))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (930:930:930) (859:859:859))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datab (1242:1242:1242) (1168:1168:1168))
        (PORT datac (1239:1239:1239) (1196:1196:1196))
        (PORT datad (1171:1171:1171) (1095:1095:1095))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (793:793:793) (798:798:798))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datac (753:753:753) (765:765:765))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (410:410:410))
        (PORT datab (246:246:246) (274:274:274))
        (PORT datad (506:506:506) (549:549:549))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (568:568:568) (625:625:625))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (682:682:682))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (675:675:675))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (693:693:693))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (681:681:681))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (690:690:690))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (697:697:697))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (687:687:687))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (691:691:691))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (679:679:679))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (683:683:683))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (695:695:695))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (688:688:688))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (674:674:674))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (694:694:694))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (677:677:677))
        (PORT datac (235:235:235) (306:306:306))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (528:528:528))
        (PORT datad (639:639:639) (625:625:625))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (452:452:452) (481:481:481))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datad (455:455:455) (484:484:484))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (458:458:458) (487:487:487))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (795:795:795))
        (PORT datab (788:788:788) (791:791:791))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1125:1125:1125))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1290:1290:1290) (1234:1234:1234))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (654:654:654))
        (PORT datab (548:548:548) (580:580:580))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (996:996:996))
        (PORT datab (264:264:264) (311:311:311))
        (PORT datac (228:228:228) (277:277:277))
        (PORT datad (1172:1172:1172) (1187:1187:1187))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1341:1341:1341) (1305:1305:1305))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (899:899:899))
        (PORT datab (548:548:548) (580:580:580))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (996:996:996))
        (PORT datab (264:264:264) (310:310:310))
        (PORT datac (1167:1167:1167) (1183:1183:1183))
        (PORT datad (233:233:233) (271:271:271))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1319:1319:1319) (1297:1297:1297))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (967:967:967))
        (PORT datab (1214:1214:1214) (1220:1220:1220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (996:996:996))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datac (228:228:228) (277:277:277))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1338:1338:1338) (1305:1305:1305))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (547:547:547) (579:579:579))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1217:1217:1217))
        (PORT datab (908:908:908) (951:951:951))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (994:994:994))
        (PORT datab (264:264:264) (311:311:311))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (234:234:234) (273:273:273))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1395:1395:1395) (1386:1386:1386))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (481:481:481))
        (PORT datab (547:547:547) (579:579:579))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (967:967:967))
        (PORT datab (985:985:985) (1013:1013:1013))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (998:998:998))
        (PORT datab (262:262:262) (308:308:308))
        (PORT datac (227:227:227) (276:276:276))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1408:1408:1408) (1399:1399:1399))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (628:628:628))
        (PORT datab (546:546:546) (578:578:578))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1236:1236:1236))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (995:995:995))
        (PORT datab (264:264:264) (311:311:311))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (233:233:233) (272:272:272))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1598:1598:1598) (1553:1553:1553))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (762:762:762))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (841:841:841))
        (PORT datab (546:546:546) (577:577:577))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1494:1494:1494))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (886:886:886))
        (PORT datab (1044:1044:1044) (1049:1049:1049))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (619:619:619) (663:663:663))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1116:1116:1116) (1119:1119:1119))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (796:796:796))
        (PORT datab (696:696:696) (690:690:690))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (629:629:629))
        (PORT datab (545:545:545) (577:577:577))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (807:807:807))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (990:990:990))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (838:838:838))
        (PORT datab (634:634:634) (589:589:589))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (619:619:619) (664:664:664))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1086:1086:1086) (1102:1102:1102))
        (PORT sload (855:855:855) (921:921:921))
        (PORT ena (877:877:877) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (368:368:368))
        (PORT datab (1007:1007:1007) (1010:1010:1010))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (987:987:987))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (632:632:632))
        (PORT datab (1015:1015:1015) (1024:1024:1024))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (620:620:620) (664:664:664))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (776:776:776) (805:805:805))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (740:740:740))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (1007:1007:1007) (1009:1009:1009))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (989:989:989))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (448:448:448))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (625:625:625))
        (PORT datab (392:392:392) (383:383:383))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (378:378:378))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (812:812:812) (830:830:830))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (1006:1006:1006) (1008:1008:1008))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (798:798:798) (801:801:801))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1082:1082:1082))
        (PORT datab (460:460:460) (446:446:446))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (632:632:632))
        (PORT datab (434:434:434) (408:408:408))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (809:809:809) (824:824:824))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (489:489:489))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (1005:1005:1005) (1007:1007:1007))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (965:965:965))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1004:1004:1004))
        (PORT datab (418:418:418) (417:417:417))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (392:392:392))
        (PORT datab (392:392:392) (383:383:383))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (400:400:400))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (622:622:622) (667:667:667))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (996:996:996) (980:980:980))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (506:506:506))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (404:404:404))
        (PORT datab (1004:1004:1004) (1006:1006:1006))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (808:808:808))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (992:992:992))
        (PORT datab (460:460:460) (443:443:443))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (576:576:576))
        (PORT datab (434:434:434) (408:408:408))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (371:371:371))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1608:1608:1608) (1565:1565:1565))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (473:473:473))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (994:994:994))
        (PORT datab (376:376:376) (368:368:368))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (979:979:979))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (425:425:425))
        (PORT datab (1017:1017:1017) (993:993:993))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (391:391:391))
        (PORT datab (433:433:433) (406:406:406))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (397:397:397))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (668:668:668))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (773:773:773) (802:802:802))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT asdata (782:782:782) (812:812:812))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (993:993:993))
        (PORT datab (420:420:420) (395:395:395))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (793:793:793))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1260:1260:1260))
        (PORT datab (461:461:461) (443:443:443))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (562:562:562))
        (PORT datab (432:432:432) (405:405:405))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (378:378:378))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (669:669:669))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (988:988:988) (971:971:971))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (505:505:505))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (993:993:993))
        (PORT datab (376:376:376) (368:368:368))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (967:967:967) (1022:1022:1022))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1029:1029:1029))
        (PORT datab (460:460:460) (443:443:443))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (700:700:700))
        (PORT datab (433:433:433) (406:406:406))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (399:399:399))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1038:1038:1038) (1017:1017:1017))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (456:456:456))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (392:392:392))
        (PORT datad (970:970:970) (966:966:966))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (951:951:951) (1001:1001:1001))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (584:584:584))
        (PORT datab (1056:1056:1056) (1036:1036:1036))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (562:562:562))
        (PORT datad (648:648:648) (615:615:615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (670:670:670))
        (PORT sload (1537:1537:1537) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1023:1023:1023) (1005:1005:1005))
        (PORT sload (1372:1372:1372) (1395:1395:1395))
        (PORT ena (1337:1337:1337) (1274:1274:1274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (424:424:424) (446:446:446))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1877:1877:1877) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1542w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1341:1341:1341))
        (PORT datab (1329:1329:1329) (1291:1291:1291))
        (PORT datac (1311:1311:1311) (1280:1280:1280))
        (PORT datad (1312:1312:1312) (1278:1278:1278))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1594w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1921:1921:1921))
        (PORT datab (1892:1892:1892) (1941:1941:1941))
        (PORT datac (2115:2115:2115) (2023:2023:2023))
        (PORT datad (936:936:936) (885:885:885))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (362:362:362))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3242:3242:3242) (3320:3320:3320))
        (PORT sclr (1221:1221:1221) (1234:1234:1234))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2306w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (292:292:292) (384:384:384))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1270:1270:1270))
        (PORT datab (1458:1458:1458) (1481:1481:1481))
        (PORT datac (1422:1422:1422) (1425:1425:1425))
        (PORT datad (1468:1468:1468) (1484:1484:1484))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (641:641:641))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (649:649:649))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (506:506:506))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|count\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (760:760:760))
        (PORT datac (351:351:351) (332:332:332))
        (PORT datad (879:879:879) (805:805:805))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (476:476:476))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (369:369:369))
        (PORT datac (714:714:714) (718:718:718))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (505:505:505))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (397:397:397))
        (PORT datac (711:711:711) (714:714:714))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (507:507:507))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datac (701:701:701) (701:701:701))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (504:504:504))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datac (708:708:708) (710:710:710))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (474:474:474))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (380:380:380))
        (PORT datad (854:854:854) (780:780:780))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (483:483:483))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (369:369:369))
        (PORT datac (700:700:700) (700:700:700))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (490:490:490))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (394:394:394))
        (PORT datac (712:712:712) (715:715:715))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (483:483:483))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (370:370:370))
        (PORT datac (710:710:710) (713:713:713))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (488:488:488))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (392:392:392))
        (PORT datac (704:704:704) (705:705:705))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (506:506:506))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (745:745:745))
        (PORT datac (378:378:378) (360:360:360))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (481:481:481))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (391:391:391))
        (PORT datac (706:706:706) (707:707:707))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (510:510:510))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (369:369:369))
        (PORT datac (713:713:713) (717:717:717))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (482:482:482))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datac (592:592:592) (536:536:536))
        (PORT datad (281:281:281) (324:324:324))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (525:525:525))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (399:399:399))
        (PORT datad (288:288:288) (332:332:332))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (515:515:515))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (331:331:331))
        (PORT datad (273:273:273) (316:316:316))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (508:508:508))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~55)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (334:334:334))
        (PORT datad (285:285:285) (329:329:329))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (680:680:680))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (371:371:371))
        (PORT datad (286:286:286) (330:330:330))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (506:506:506))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datad (277:277:277) (320:320:320))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (495:495:495))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (PORT datad (284:284:284) (327:327:327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (484:484:484))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~70)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (339:339:339))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (483:483:483))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (369:369:369))
        (PORT datad (276:276:276) (319:319:319))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (507:507:507))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (394:394:394))
        (PORT datad (275:275:275) (318:318:318))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (501:501:501))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (404:404:404))
        (PORT datac (702:702:702) (670:670:670))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (475:475:475))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (703:703:703) (671:671:671))
        (PORT datad (604:604:604) (567:567:567))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (488:488:488))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~85)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (668:668:668))
        (PORT datad (385:385:385) (365:365:365))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (514:514:514))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (383:383:383))
        (PORT datac (698:698:698) (666:666:666))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (484:484:484))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (696:696:696))
        (PORT datac (397:397:397) (378:378:378))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (496:496:496))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (716:716:716) (732:732:732))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (678:678:678) (666:666:666))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (659:659:659) (623:623:623))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (429:429:429) (464:464:464))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (554:554:554))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (380:380:380) (359:359:359))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (577:577:577))
        (PORT datab (734:734:734) (716:716:716))
        (PORT datac (310:310:310) (405:405:405))
        (PORT datad (305:305:305) (384:384:384))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|terminal_display_busy\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (703:703:703))
        (PORT datad (1402:1402:1402) (1287:1287:1287))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|terminal_display_busy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|terminal_display_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1329:1329:1329))
        (PORT datab (732:732:732) (704:704:704))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|terminal_display_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (499:499:499))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1433:1433:1433) (1448:1448:1448))
        (PORT datac (375:375:375) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (480:480:480))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (386:386:386))
        (PORT datad (1410:1410:1410) (1427:1427:1427))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1912:1912:1912))
        (PORT asdata (1024:1024:1024) (975:975:975))
        (PORT ena (1077:1077:1077) (1037:1037:1037))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (514:514:514))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (1400:1400:1400) (1418:1418:1418))
        (PORT datad (643:643:643) (613:613:613))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (488:488:488))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datac (1399:1399:1399) (1417:1417:1417))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (508:508:508))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (685:685:685))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (471:471:471))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (915:915:915) (854:854:854))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (705:705:705))
        (PORT datac (601:601:601) (577:577:577))
        (PORT datad (662:662:662) (630:630:630))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (379:379:379))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (1354:1354:1354) (1352:1352:1352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (517:517:517))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (434:434:434))
        (PORT datad (1411:1411:1411) (1429:1429:1429))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (510:510:510))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (1409:1409:1409) (1426:1426:1426))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (540:540:540))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (437:437:437))
        (PORT datad (1407:1407:1407) (1424:1424:1424))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (540:540:540))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (432:432:432))
        (PORT datad (1413:1413:1413) (1431:1431:1431))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (642:642:642) (591:591:591))
        (PORT datad (1411:1411:1411) (1429:1429:1429))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (532:532:532))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (414:414:414))
        (PORT datad (1412:1412:1412) (1430:1430:1430))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (503:503:503))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (404:404:404))
        (PORT datad (1414:1414:1414) (1432:1432:1432))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (506:506:506))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (582:582:582))
        (PORT datad (1437:1437:1437) (1448:1448:1448))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (945:945:945))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (855:855:855) (794:794:794))
        (PORT datad (1412:1412:1412) (1430:1430:1430))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (979:979:979))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (820:820:820))
        (PORT datad (1413:1413:1413) (1432:1432:1432))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (943:943:943) (974:974:974))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (889:889:889) (819:819:819))
        (PORT datad (1409:1409:1409) (1427:1427:1427))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (981:981:981))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (843:843:843) (836:836:836))
        (PORT datad (1413:1413:1413) (1431:1431:1431))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1333:1333:1333) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (397:397:397))
        (PORT datad (1426:1426:1426) (1436:1436:1436))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (493:493:493))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datad (1433:1433:1433) (1443:1443:1443))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (490:490:490))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datad (1436:1436:1436) (1447:1447:1447))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (517:517:517))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (340:340:340))
        (PORT datad (1435:1435:1435) (1445:1445:1445))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (488:488:488))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (368:368:368))
        (PORT datad (1425:1425:1425) (1435:1435:1435))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (483:483:483))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (393:393:393))
        (PORT datad (1432:1432:1432) (1442:1442:1442))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (676:676:676))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (368:368:368))
        (PORT datad (1423:1423:1423) (1432:1432:1432))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (505:505:505))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (393:393:393))
        (PORT datad (1430:1430:1430) (1440:1440:1440))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (514:514:514))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (377:377:377) (359:359:359))
        (PORT datad (1420:1420:1420) (1429:1429:1429))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (483:483:483))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (389:389:389))
        (PORT datad (1421:1421:1421) (1430:1430:1430))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~62)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (676:676:676) (636:636:636))
        (PORT datad (1434:1434:1434) (1444:1444:1444))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1070:1070:1070))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (672:672:672))
        (PORT datab (291:291:291) (363:363:363))
        (PORT datac (601:601:601) (577:577:577))
        (PORT datad (695:695:695) (667:667:667))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1439:1439:1439) (1454:1454:1454))
        (PORT datac (195:195:195) (227:227:227))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (524:524:524))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (394:394:394))
        (PORT datac (1397:1397:1397) (1414:1414:1414))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (498:498:498))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1449:1449:1449))
        (PORT datac (342:342:342) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (515:515:515))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1438:1438:1438) (1453:1453:1453))
        (PORT datac (353:353:353) (335:335:335))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (371:371:371))
        (PORT datac (1400:1400:1400) (1418:1418:1418))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (484:484:484))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (716:716:716) (723:723:723))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (259:259:259) (324:324:324))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|count\[20\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (702:702:702))
        (PORT datac (1433:1433:1433) (1310:1310:1310))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|count\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (583:583:583))
        (PORT datac (870:870:870) (806:806:806))
        (PORT datad (710:710:710) (688:688:688))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (708:708:708))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|count\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (577:577:577))
        (PORT datac (870:870:870) (806:806:806))
        (PORT datad (711:711:711) (689:689:689))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|count\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (563:563:563))
        (PORT datac (869:869:869) (805:805:805))
        (PORT datad (703:703:703) (679:679:679))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (582:582:582))
        (PORT datab (747:747:747) (731:731:731))
        (PORT datac (302:302:302) (396:396:396))
        (PORT datad (299:299:299) (378:378:378))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[7\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[6\]\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[6\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[5\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (624:624:624) (692:692:692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[4\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (1007:1007:1007) (982:982:982))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Mux71\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (481:481:481))
        (PORT datab (991:991:991) (979:979:979))
        (PORT datad (690:690:690) (684:684:684))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Mux71\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (383:383:383))
        (PORT datab (989:989:989) (977:977:977))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[3\]\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[3\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[2\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (611:611:611) (685:685:685))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[1\]\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[1\]\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|ps2_lines\[0\]\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (610:610:610) (684:684:684))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Mux71\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (990:990:990) (979:979:979))
        (PORT datad (690:690:690) (684:684:684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Mux71\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (684:684:684))
        (PORT datab (274:274:274) (347:347:347))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|Mux71\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (724:724:724))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (561:561:561) (511:511:511))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (486:486:486))
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (1401:1401:1401) (1419:1419:1419))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (579:579:579))
        (PORT datab (735:735:735) (717:717:717))
        (PORT datac (311:311:311) (406:406:406))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|write_char\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (456:456:456))
        (PORT datac (1210:1210:1210) (1163:1163:1163))
        (PORT datad (671:671:671) (634:634:634))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (703:703:703))
        (PORT datac (1433:1433:1433) (1310:1310:1310))
        (PORT datad (426:426:426) (419:419:419))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|write_char\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (582:582:582))
        (PORT datab (742:742:742) (726:726:726))
        (PORT datac (306:306:306) (401:401:401))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (1039:1039:1039) (1030:1030:1030))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1236:1236:1236) (1187:1187:1187))
        (PORT datad (232:232:232) (259:259:259))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (581:581:581))
        (PORT datab (741:741:741) (724:724:724))
        (PORT datac (306:306:306) (401:401:401))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (685:685:685) (674:674:674))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1234:1234:1234) (1186:1186:1186))
        (PORT datad (228:228:228) (254:254:254))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (628:628:628) (623:623:623))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1253:1253:1253) (1210:1210:1210))
        (PORT datad (427:427:427) (419:419:419))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (648:648:648))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1193:1193:1193) (1161:1161:1161))
        (PORT datad (423:423:423) (415:415:415))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (410:410:410))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (578:578:578))
        (PORT datab (731:731:731) (713:713:713))
        (PORT datac (314:314:314) (409:409:409))
        (PORT datad (307:307:307) (387:387:387))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (1326:1326:1326) (1315:1315:1315))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datac (1198:1198:1198) (1158:1158:1158))
        (PORT datad (235:235:235) (262:262:262))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT asdata (1019:1019:1019) (1018:1018:1018))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datac (1239:1239:1239) (1190:1190:1190))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (692:692:692) (685:685:685))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|cpt\|char_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1252:1252:1252) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|char_index\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1178:1178:1178) (1139:1139:1139))
        (PORT datad (421:421:421) (413:413:413))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|char_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (583:583:583))
        (PORT datab (743:743:743) (727:727:727))
        (PORT datac (306:306:306) (401:401:401))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|write_char\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|write_char\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (580:580:580))
        (PORT datab (733:733:733) (715:715:715))
        (PORT datac (313:313:313) (409:409:409))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|write_char\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (581:581:581))
        (PORT datab (736:736:736) (719:719:719))
        (PORT datac (311:311:311) (407:407:407))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|write_char\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1328:1328:1328) (1263:1263:1263))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|smw\|write_char\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1212:1212:1212) (1164:1164:1164))
        (PORT datad (421:421:421) (412:412:412))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|smw\|write_char\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (905:905:905))
        (PORT d[1] (1261:1261:1261) (1197:1197:1197))
        (PORT d[2] (1243:1243:1243) (1187:1187:1187))
        (PORT d[3] (1273:1273:1273) (1224:1224:1224))
        (PORT d[4] (1048:1048:1048) (1014:1014:1014))
        (PORT d[5] (1048:1048:1048) (1014:1014:1014))
        (PORT d[6] (916:916:916) (881:881:881))
        (PORT d[7] (3029:3029:3029) (2928:2928:2928))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1217:1217:1217))
        (PORT d[1] (1291:1291:1291) (1249:1249:1249))
        (PORT d[2] (1042:1042:1042) (1016:1016:1016))
        (PORT d[3] (977:977:977) (955:955:955))
        (PORT d[4] (1036:1036:1036) (1008:1008:1008))
        (PORT d[5] (1263:1263:1263) (1225:1225:1225))
        (PORT d[6] (1326:1326:1326) (1288:1288:1288))
        (PORT d[7] (1003:1003:1003) (978:978:978))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1321:1321:1321))
        (PORT d[1] (1554:1554:1554) (1547:1547:1547))
        (PORT d[2] (1297:1297:1297) (1247:1247:1247))
        (PORT d[3] (1592:1592:1592) (1597:1597:1597))
        (PORT d[4] (1838:1838:1838) (1822:1822:1822))
        (PORT d[5] (1622:1622:1622) (1568:1568:1568))
        (PORT d[6] (1310:1310:1310) (1281:1281:1281))
        (PORT d[7] (1339:1339:1339) (1293:1293:1293))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2246:2246:2246))
        (PORT ena (1751:1751:1751) (1675:1675:1675))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (SETUP ena (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (818:818:818))
        (PORT d[1] (792:792:792) (770:770:770))
        (PORT d[2] (834:834:834) (818:818:818))
        (PORT d[3] (797:797:797) (773:773:773))
        (PORT d[4] (1120:1120:1120) (1083:1083:1083))
        (PORT d[5] (793:793:793) (770:770:770))
        (PORT d[6] (802:802:802) (779:779:779))
        (PORT d[7] (820:820:820) (797:797:797))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1150:1150:1150))
        (PORT datab (1097:1097:1097) (1111:1111:1111))
        (PORT datac (707:707:707) (664:664:664))
        (PORT datad (668:668:668) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1392:1392:1392))
        (PORT datab (673:673:673) (640:640:640))
        (PORT datac (703:703:703) (659:659:659))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1149:1149:1149))
        (PORT datab (1096:1096:1096) (1109:1109:1109))
        (PORT datac (665:665:665) (624:624:624))
        (PORT datad (698:698:698) (654:654:654))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (679:679:679))
        (PORT datab (1093:1093:1093) (1106:1106:1106))
        (PORT datac (652:652:652) (610:610:610))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1376:1376:1376) (1356:1356:1356))
        (PORT datac (1099:1099:1099) (1124:1124:1124))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1387:1387:1387))
        (PORT datab (413:413:413) (400:400:400))
        (PORT datac (1096:1096:1096) (1120:1120:1120))
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (401:401:401))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1105:1105:1105) (1131:1131:1131))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1389:1389:1389))
        (PORT datab (1136:1136:1136) (1157:1157:1157))
        (PORT datac (609:609:609) (548:548:548))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1698:1698:1698))
        (PORT datab (639:639:639) (582:582:582))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1697:1697:1697))
        (PORT datab (1092:1092:1092) (1105:1105:1105))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (403:403:403))
        (PORT datab (1138:1138:1138) (1159:1159:1159))
        (PORT datac (652:652:652) (609:609:609))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1150:1150:1150))
        (PORT datab (1378:1378:1378) (1359:1359:1359))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1390:1390:1390))
        (PORT datab (1139:1139:1139) (1160:1160:1160))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (580:580:580) (521:521:521))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (430:430:430))
        (PORT datab (1141:1141:1141) (1162:1162:1162))
        (PORT datac (413:413:413) (389:389:389))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1377:1377:1377) (1357:1357:1357))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~399)
    (DELAY
      (ABSOLUTE
        (PORT datab (1572:1572:1572) (1530:1530:1530))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (781:781:781))
        (PORT d[1] (799:799:799) (780:780:780))
        (PORT d[2] (829:829:829) (811:811:811))
        (PORT d[3] (833:833:833) (810:810:810))
        (PORT d[4] (810:810:810) (792:792:792))
        (PORT d[5] (811:811:811) (795:795:795))
        (PORT d[6] (838:838:838) (817:817:817))
        (PORT d[7] (845:845:845) (831:831:831))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (401:401:401))
        (PORT datab (921:921:921) (959:959:959))
        (PORT datac (1357:1357:1357) (1353:1353:1353))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1403:1403:1403))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (887:887:887) (813:813:813))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1407:1407:1407))
        (PORT datab (917:917:917) (954:954:954))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (701:701:701) (658:658:658))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1404:1404:1404))
        (PORT datab (709:709:709) (663:663:663))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1404:1404:1404))
        (PORT datab (920:920:920) (957:957:957))
        (PORT datac (701:701:701) (657:657:657))
        (PORT datad (673:673:673) (631:631:631))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1406:1406:1406))
        (PORT datab (622:622:622) (562:562:562))
        (PORT datac (379:379:379) (367:367:367))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1845:1845:1845))
        (PORT datab (793:793:793) (833:833:833))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1405:1405:1405))
        (PORT datab (920:920:920) (957:957:957))
        (PORT datac (651:651:651) (609:609:609))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1393:1393:1393) (1387:1387:1387))
        (PORT datac (653:653:653) (611:611:611))
        (PORT datad (669:669:669) (626:626:626))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (1844:1844:1844))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1087:1087:1087))
        (PORT d[1] (1193:1193:1193) (1176:1176:1176))
        (PORT d[2] (1190:1190:1190) (1161:1161:1161))
        (PORT d[3] (1167:1167:1167) (1133:1133:1133))
        (PORT d[4] (1094:1094:1094) (1058:1058:1058))
        (PORT d[5] (1143:1143:1143) (1108:1108:1108))
        (PORT d[6] (1130:1130:1130) (1098:1098:1098))
        (PORT d[7] (1160:1160:1160) (1137:1137:1137))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1231:1231:1231))
        (PORT datab (932:932:932) (973:973:973))
        (PORT datac (662:662:662) (620:620:620))
        (PORT datad (678:678:678) (638:638:638))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1332:1332:1332))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (641:641:641) (610:610:610))
        (PORT datad (712:712:712) (667:667:667))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1332:1332:1332))
        (PORT datab (450:450:450) (418:418:418))
        (PORT datac (1145:1145:1145) (1181:1181:1181))
        (PORT datad (378:378:378) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1332:1332:1332))
        (PORT datab (454:454:454) (423:423:423))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1107:1107:1107))
        (PORT datab (1132:1132:1132) (1131:1131:1131))
        (PORT datac (655:655:655) (618:618:618))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1104:1104:1104))
        (PORT datab (720:720:720) (671:671:671))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (698:698:698) (657:657:657))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1227:1227:1227))
        (PORT datab (929:929:929) (970:970:970))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (930:930:930) (971:971:971))
        (PORT datac (678:678:678) (633:633:633))
        (PORT datad (700:700:700) (656:656:656))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1085:1085:1085))
        (PORT datab (795:795:795) (837:837:837))
        (PORT datac (932:932:932) (886:886:886))
        (PORT datad (682:682:682) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1085:1085:1085))
        (PORT datab (693:693:693) (669:669:669))
        (PORT datac (677:677:677) (642:642:642))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1229:1229:1229))
        (PORT datab (931:931:931) (972:972:972))
        (PORT datac (378:378:378) (365:365:365))
        (PORT datad (407:407:407) (383:383:383))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (651:651:651))
        (PORT datab (929:929:929) (970:970:970))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (647:647:647) (606:606:606))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (406:406:406))
        (PORT datab (921:921:921) (959:959:959))
        (PORT datac (708:708:708) (665:665:665))
        (PORT datad (766:766:766) (800:800:800))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (962:962:962))
        (PORT datab (927:927:927) (967:967:967))
        (PORT datac (939:939:939) (880:880:880))
        (PORT datad (350:350:350) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1228:1228:1228))
        (PORT datab (930:930:930) (971:971:971))
        (PORT datac (654:654:654) (611:611:611))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (573:573:573))
        (PORT datab (925:925:925) (965:965:965))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1224:1224:1224))
        (PORT datab (928:928:928) (969:969:969))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (670:670:670) (629:629:629))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (404:404:404))
        (PORT datab (928:928:928) (968:968:968))
        (PORT datac (377:377:377) (364:364:364))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1851:1851:1851))
        (PORT datab (817:817:817) (834:834:834))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1851:1851:1851))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (430:430:430))
        (PORT datab (918:918:918) (954:954:954))
        (PORT datac (1702:1702:1702) (1682:1682:1682))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (918:918:918) (955:955:955))
        (PORT datac (642:642:642) (610:610:610))
        (PORT datad (695:695:695) (650:650:650))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1139:1139:1139))
        (PORT datab (1158:1158:1158) (1159:1159:1159))
        (PORT datac (678:678:678) (636:636:636))
        (PORT datad (649:649:649) (612:612:612))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (655:655:655))
        (PORT datab (1155:1155:1155) (1156:1156:1156))
        (PORT datac (687:687:687) (646:646:646))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1139:1139:1139))
        (PORT datab (409:409:409) (382:382:382))
        (PORT datac (407:407:407) (383:383:383))
        (PORT datad (1112:1112:1112) (1123:1123:1123))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (558:558:558))
        (PORT datab (1157:1157:1157) (1158:1158:1158))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (402:402:402) (379:379:379))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1119:1119:1119))
        (PORT datab (1682:1682:1682) (1640:1640:1640))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (794:794:794) (834:834:834))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (872:872:872) (920:920:920))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (587:587:587))
        (PORT datab (918:918:918) (954:954:954))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1085:1085:1085))
        (PORT datab (739:739:739) (697:697:697))
        (PORT datac (915:915:915) (869:869:869))
        (PORT datad (666:666:666) (631:631:631))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (788:788:788))
        (PORT datab (847:847:847) (869:869:869))
        (PORT datac (642:642:642) (618:618:618))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (696:696:696))
        (PORT datab (846:846:846) (868:868:868))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1232:1232:1232))
        (PORT datab (794:794:794) (835:835:835))
        (PORT datac (1031:1031:1031) (990:990:990))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (753:753:753))
        (PORT d[1] (1285:1285:1285) (1206:1206:1206))
        (PORT d[2] (1470:1470:1470) (1453:1453:1453))
        (PORT d[3] (778:778:778) (754:754:754))
        (PORT d[4] (817:817:817) (798:798:798))
        (PORT d[5] (784:784:784) (765:765:765))
        (PORT d[6] (787:787:787) (766:766:766))
        (PORT d[7] (786:786:786) (770:770:770))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (528:528:528))
        (PORT datab (317:317:317) (404:404:404))
        (PORT datac (696:696:696) (653:653:653))
        (PORT datad (681:681:681) (638:638:638))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (575:575:575))
        (PORT datab (316:316:316) (403:403:403))
        (PORT datac (614:614:614) (549:549:549))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (526:526:526))
        (PORT datab (313:313:313) (399:399:399))
        (PORT datac (660:660:660) (618:618:618))
        (PORT datad (664:664:664) (623:623:623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (625:625:625) (566:566:566))
        (PORT datad (595:595:595) (538:538:538))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1619:1619:1619))
        (PORT datab (778:778:778) (819:819:819))
        (PORT datac (379:379:379) (356:356:356))
        (PORT datad (643:643:643) (604:604:604))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (649:649:649))
        (PORT datab (453:453:453) (498:498:498))
        (PORT datac (634:634:634) (596:596:596))
        (PORT datad (690:690:690) (644:644:644))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1619:1619:1619))
        (PORT datab (778:778:778) (819:819:819))
        (PORT datac (652:652:652) (623:623:623))
        (PORT datad (650:650:650) (613:613:613))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2187:2187:2187))
        (PORT datab (727:727:727) (680:680:680))
        (PORT datac (660:660:660) (618:618:618))
        (PORT datad (673:673:673) (632:632:632))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (569:569:569))
        (PORT datab (375:375:375) (365:365:365))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (796:796:796) (775:775:775))
        (PORT d[1] (783:783:783) (761:761:761))
        (PORT d[2] (880:880:880) (867:867:867))
        (PORT d[3] (787:787:787) (763:763:763))
        (PORT d[4] (821:821:821) (798:798:798))
        (PORT d[5] (1091:1091:1091) (1053:1053:1053))
        (PORT d[6] (792:792:792) (768:768:768))
        (PORT d[7] (778:778:778) (756:756:756))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1656:1656:1656))
        (PORT datab (407:407:407) (391:391:391))
        (PORT datac (1542:1542:1542) (1494:1494:1494))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (656:656:656))
        (PORT datab (881:881:881) (919:919:919))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1658:1658:1658))
        (PORT datab (878:878:878) (916:916:916))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1659:1659:1659))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (414:414:414) (390:390:390))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1654:1654:1654))
        (PORT datab (882:882:882) (921:921:921))
        (PORT datac (673:673:673) (627:627:627))
        (PORT datad (645:645:645) (606:606:606))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1655:1655:1655))
        (PORT datab (621:621:621) (561:561:561))
        (PORT datac (417:417:417) (394:394:394))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1657:1657:1657))
        (PORT datab (879:879:879) (917:917:917))
        (PORT datac (655:655:655) (612:612:612))
        (PORT datad (683:683:683) (639:639:639))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (696:696:696))
        (PORT datab (883:883:883) (922:922:922))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1787:1787:1787))
        (PORT datab (797:797:797) (827:827:827))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (796:796:796) (825:825:825))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (777:777:777) (818:818:818))
        (PORT datac (782:782:782) (803:803:803))
        (PORT datad (376:376:376) (355:355:355))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (696:696:696))
        (PORT datab (501:501:501) (550:550:550))
        (PORT datac (657:657:657) (615:615:615))
        (PORT datad (650:650:650) (610:610:610))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (395:395:395))
        (PORT datab (777:777:777) (817:817:817))
        (PORT datac (782:782:782) (803:803:803))
        (PORT datad (400:400:400) (376:376:376))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (405:405:405))
        (PORT datab (499:499:499) (548:548:548))
        (PORT datac (685:685:685) (645:645:645))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1573:1573:1573))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (471:471:471) (514:514:514))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1573:1573:1573))
        (PORT datab (413:413:413) (399:399:399))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (380:380:380) (359:359:359))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1573:1573:1573))
        (PORT datab (499:499:499) (548:548:548))
        (PORT datac (701:701:701) (656:656:656))
        (PORT datad (668:668:668) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1573:1573:1573))
        (PORT datab (450:450:450) (419:419:419))
        (PORT datac (678:678:678) (633:633:633))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2186:2186:2186))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (487:487:487) (528:528:528))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (571:571:571))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (888:888:888))
        (PORT datab (455:455:455) (500:500:500))
        (PORT datac (704:704:704) (724:724:724))
        (PORT datad (707:707:707) (666:666:666))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (959:959:959))
        (PORT datab (500:500:500) (549:549:549))
        (PORT datac (689:689:689) (661:661:661))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (396:396:396))
        (PORT datab (1057:1057:1057) (1069:1069:1069))
        (PORT datac (1073:1073:1073) (1092:1092:1092))
        (PORT datad (376:376:376) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1128:1128:1128))
        (PORT datab (410:410:410) (397:397:397))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (399:399:399) (375:375:375))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1658:1658:1658))
        (PORT datab (877:877:877) (915:915:915))
        (PORT datac (415:415:415) (391:391:391))
        (PORT datad (634:634:634) (567:567:567))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (564:564:564))
        (PORT datab (882:882:882) (921:921:921))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1655:1655:1655))
        (PORT datab (881:881:881) (920:920:920))
        (PORT datac (703:703:703) (658:658:658))
        (PORT datad (670:670:670) (628:628:628))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (657:657:657))
        (PORT datab (878:878:878) (917:917:917))
        (PORT datac (644:644:644) (615:615:615))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1789:1789:1789))
        (PORT datab (794:794:794) (823:823:823))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (568:568:568))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (916:916:916) (868:868:868))
        (PORT datad (688:688:688) (658:658:658))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1347:1347:1347))
        (PORT datab (529:529:529) (555:555:555))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (528:528:528) (553:553:553))
        (PORT datac (669:669:669) (633:633:633))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1096:1096:1096))
        (PORT d[1] (1170:1170:1170) (1150:1150:1150))
        (PORT d[2] (1162:1162:1162) (1132:1132:1132))
        (PORT d[3] (1174:1174:1174) (1141:1141:1141))
        (PORT d[4] (1143:1143:1143) (1119:1119:1119))
        (PORT d[5] (1119:1119:1119) (1089:1089:1089))
        (PORT d[6] (1176:1176:1176) (1143:1143:1143))
        (PORT d[7] (1121:1121:1121) (1093:1093:1093))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (428:428:428))
        (PORT datab (1117:1117:1117) (1145:1145:1145))
        (PORT datac (1441:1441:1441) (1446:1446:1446))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (952:952:952))
        (PORT datab (785:785:785) (822:822:822))
        (PORT datac (974:974:974) (928:928:928))
        (PORT datad (658:658:658) (623:623:623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (976:976:976))
        (PORT datab (786:786:786) (824:824:824))
        (PORT datac (778:778:778) (814:814:814))
        (PORT datad (962:962:962) (907:907:907))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (939:939:939))
        (PORT datab (807:807:807) (840:840:840))
        (PORT datac (1006:1006:1006) (949:949:949))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1329:1329:1329))
        (PORT datab (775:775:775) (728:728:728))
        (PORT datac (780:780:780) (816:816:816))
        (PORT datad (737:737:737) (699:699:699))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (736:736:736))
        (PORT datab (816:816:816) (850:850:850))
        (PORT datac (977:977:977) (933:933:933))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1328:1328:1328))
        (PORT datab (750:750:750) (702:702:702))
        (PORT datac (779:779:779) (815:815:815))
        (PORT datad (984:984:984) (931:931:931))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1028:1028:1028))
        (PORT datab (791:791:791) (829:829:829))
        (PORT datac (996:996:996) (937:937:937))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1304:1304:1304))
        (PORT datab (815:815:815) (851:851:851))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (812:812:812) (848:848:848))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1219:1219:1219))
        (PORT datab (1789:1789:1789) (1765:1765:1765))
        (PORT datac (612:612:612) (545:545:545))
        (PORT datad (673:673:673) (631:631:631))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1219:1219:1219))
        (PORT datab (411:411:411) (397:397:397))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (644:644:644) (605:605:605))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1127:1127:1127))
        (PORT d[1] (1201:1201:1201) (1184:1184:1184))
        (PORT d[2] (1180:1180:1180) (1148:1148:1148))
        (PORT d[3] (1141:1141:1141) (1110:1110:1110))
        (PORT d[4] (1143:1143:1143) (1118:1118:1118))
        (PORT d[5] (1147:1147:1147) (1113:1113:1113))
        (PORT d[6] (1169:1169:1169) (1136:1136:1136))
        (PORT d[7] (1116:1116:1116) (1087:1087:1087))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1608:1608:1608))
        (PORT datab (1022:1022:1022) (954:954:954))
        (PORT datac (1155:1155:1155) (1185:1185:1185))
        (PORT datad (665:665:665) (626:626:626))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (711:711:711))
        (PORT datab (1789:1789:1789) (1765:1765:1765))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (996:996:996) (945:945:945))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1221:1221:1221))
        (PORT datab (1789:1789:1789) (1765:1765:1765))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (693:693:693) (650:650:650))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (651:651:651))
        (PORT datab (1789:1789:1789) (1765:1765:1765))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1608:1608:1608))
        (PORT datab (451:451:451) (420:420:420))
        (PORT datac (1155:1155:1155) (1184:1184:1184))
        (PORT datad (686:686:686) (643:643:643))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1608:1608:1608))
        (PORT datab (673:673:673) (640:640:640))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1482:1482:1482))
        (PORT datab (1124:1124:1124) (1154:1154:1154))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1481:1481:1481))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1424:1424:1424))
        (PORT datab (406:406:406) (391:391:391))
        (PORT datac (1429:1429:1429) (1430:1430:1430))
        (PORT datad (397:397:397) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (717:717:717))
        (PORT datab (1122:1122:1122) (1119:1119:1119))
        (PORT datac (682:682:682) (648:648:648))
        (PORT datad (911:911:911) (843:843:843))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1479:1479:1479))
        (PORT datab (1114:1114:1114) (1142:1142:1142))
        (PORT datac (708:708:708) (661:661:661))
        (PORT datad (590:590:590) (521:521:521))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (651:651:651))
        (PORT datab (1119:1119:1119) (1148:1148:1148))
        (PORT datac (857:857:857) (781:781:781))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (651:651:651))
        (PORT datab (1122:1122:1122) (1152:1152:1152))
        (PORT datac (705:705:705) (662:662:662))
        (PORT datad (1097:1097:1097) (1120:1120:1120))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (436:436:436))
        (PORT datab (1122:1122:1122) (1151:1151:1151))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (674:674:674) (631:631:631))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1222:1222:1222))
        (PORT datab (1790:1790:1790) (1766:1766:1766))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1420:1420:1420))
        (PORT datab (1487:1487:1487) (1499:1499:1499))
        (PORT datac (678:678:678) (636:636:636))
        (PORT datad (395:395:395) (368:368:368))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1421:1421:1421))
        (PORT datab (730:730:730) (683:683:683))
        (PORT datac (653:653:653) (614:614:614))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1324:1324:1324))
        (PORT datab (993:993:993) (913:913:913))
        (PORT datac (926:926:926) (856:856:856))
        (PORT datad (987:987:987) (940:940:940))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1067:1067:1067))
        (PORT datab (1061:1061:1061) (1056:1056:1056))
        (PORT datac (898:898:898) (831:831:831))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1368:1368:1368))
        (PORT datab (1165:1165:1165) (1196:1196:1196))
        (PORT datac (587:587:587) (527:527:527))
        (PORT datad (378:378:378) (355:355:355))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (656:656:656))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1133:1133:1133) (1168:1168:1168))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1368:1368:1368))
        (PORT datab (1166:1166:1166) (1196:1196:1196))
        (PORT datac (614:614:614) (553:553:553))
        (PORT datad (666:666:666) (624:624:624))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (704:704:704))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1328:1328:1328) (1331:1331:1331))
        (PORT datad (701:701:701) (657:657:657))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1365:1365:1365))
        (PORT datab (1167:1167:1167) (1197:1197:1197))
        (PORT datac (673:673:673) (627:627:627))
        (PORT datad (609:609:609) (546:546:546))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1358:1358:1358))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (605:605:605) (542:542:542))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1364:1364:1364))
        (PORT datab (1168:1168:1168) (1198:1198:1198))
        (PORT datac (701:701:701) (657:657:657))
        (PORT datad (681:681:681) (638:638:638))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1170:1170:1170) (1200:1200:1200))
        (PORT datac (413:413:413) (389:389:389))
        (PORT datad (657:657:657) (618:618:618))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1470:1470:1470))
        (PORT datab (1143:1143:1143) (1173:1173:1173))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1467:1467:1467))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1070:1070:1070))
        (PORT datab (604:604:604) (563:563:563))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (891:891:891) (825:825:825))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (403:403:403))
        (PORT datab (1143:1143:1143) (1174:1174:1174))
        (PORT datac (1587:1587:1587) (1538:1538:1538))
        (PORT datad (688:688:688) (643:643:643))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (686:686:686) (613:613:613))
        (PORT datac (1586:1586:1586) (1538:1538:1538))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1467:1467:1467))
        (PORT datab (450:450:450) (417:417:417))
        (PORT datac (1110:1110:1110) (1145:1145:1145))
        (PORT datad (905:905:905) (830:830:830))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (402:402:402))
        (PORT datab (1619:1619:1619) (1568:1568:1568))
        (PORT datac (709:709:709) (662:662:662))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1468:1468:1468))
        (PORT datab (1144:1144:1144) (1174:1174:1174))
        (PORT datac (416:416:416) (394:394:394))
        (PORT datad (677:677:677) (636:636:636))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (601:601:601))
        (PORT datab (1589:1589:1589) (1557:1557:1557))
        (PORT datac (689:689:689) (648:648:648))
        (PORT datad (383:383:383) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1468:1468:1468))
        (PORT datab (1144:1144:1144) (1175:1175:1175))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (679:679:679) (635:635:635))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (680:680:680))
        (PORT datab (1588:1588:1588) (1556:1556:1556))
        (PORT datac (625:625:625) (568:568:568))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1360:1360:1360))
        (PORT datab (1112:1112:1112) (1099:1099:1099))
        (PORT datac (682:682:682) (665:665:665))
        (PORT datad (666:666:666) (629:629:629))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (870:870:870))
        (PORT datab (1109:1109:1109) (1108:1108:1108))
        (PORT datac (921:921:921) (846:846:846))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (812:812:812))
        (PORT d[1] (830:830:830) (811:811:811))
        (PORT d[2] (835:835:835) (819:819:819))
        (PORT d[3] (800:800:800) (778:778:778))
        (PORT d[4] (809:809:809) (791:791:791))
        (PORT d[5] (810:810:810) (794:794:794))
        (PORT d[6] (837:837:837) (816:816:816))
        (PORT d[7] (812:812:812) (797:797:797))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1550:1550:1550))
        (PORT datab (1069:1069:1069) (1082:1082:1082))
        (PORT datac (679:679:679) (636:636:636))
        (PORT datad (400:400:400) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1552:1552:1552))
        (PORT datab (688:688:688) (647:647:647))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1549:1549:1549))
        (PORT datab (1070:1070:1070) (1083:1083:1083))
        (PORT datac (676:676:676) (636:636:636))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1546:1546:1546))
        (PORT datab (722:722:722) (673:673:673))
        (PORT datac (408:408:408) (384:384:384))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1277:1277:1277))
        (PORT datab (1059:1059:1059) (1060:1060:1060))
        (PORT datac (696:696:696) (652:652:652))
        (PORT datad (620:620:620) (560:560:560))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1060:1060:1060) (1061:1061:1061))
        (PORT datac (622:622:622) (563:563:563))
        (PORT datad (685:685:685) (644:644:644))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1308:1308:1308))
        (PORT datab (811:811:811) (847:847:847))
        (PORT datac (708:708:708) (662:662:662))
        (PORT datad (677:677:677) (634:634:634))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (600:600:600))
        (PORT datab (1062:1062:1062) (1064:1064:1064))
        (PORT datac (572:572:572) (522:522:522))
        (PORT datad (587:587:587) (530:530:530))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1356:1356:1356))
        (PORT datab (1115:1115:1115) (1103:1103:1103))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (706:706:706))
        (PORT datab (1111:1111:1111) (1111:1111:1111))
        (PORT datac (637:637:637) (601:601:601))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (424:424:424))
        (PORT datab (1080:1080:1080) (1095:1095:1095))
        (PORT datac (1098:1098:1098) (1113:1113:1113))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1357:1357:1357))
        (PORT datab (687:687:687) (644:644:644))
        (PORT datac (937:937:937) (862:862:862))
        (PORT datad (696:696:696) (659:659:659))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1356:1356:1356))
        (PORT datab (1115:1115:1115) (1103:1103:1103))
        (PORT datac (627:627:627) (563:563:563))
        (PORT datad (618:618:618) (561:561:561))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (584:584:584))
        (PORT datab (1111:1111:1111) (1110:1110:1110))
        (PORT datac (594:594:594) (538:538:538))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1150:1150:1150))
        (PORT datab (1079:1079:1079) (1094:1094:1094))
        (PORT datac (407:407:407) (383:383:383))
        (PORT datad (647:647:647) (608:608:608))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (710:710:710))
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datac (715:715:715) (674:674:674))
        (PORT datad (666:666:666) (633:633:633))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (998:998:998) (996:996:996))
        (PORT datac (1029:1029:1029) (1034:1034:1034))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1151:1151:1151))
        (PORT datab (1080:1080:1080) (1095:1095:1095))
        (PORT datac (673:673:673) (631:631:631))
        (PORT datad (395:395:395) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1150:1150:1150))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (646:646:646) (606:606:606))
        (PORT datad (675:675:675) (634:634:634))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1305:1305:1305))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (677:677:677) (643:643:643))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1534:1534:1534))
        (PORT datab (1032:1032:1032) (1022:1022:1022))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (810:810:810) (846:846:846))
        (PORT datac (611:611:611) (544:544:544))
        (PORT datad (775:775:775) (802:802:802))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1309:1309:1309))
        (PORT datab (757:757:757) (705:705:705))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (771:771:771))
        (PORT d[1] (822:822:822) (802:802:802))
        (PORT d[2] (851:851:851) (832:832:832))
        (PORT d[3] (792:792:792) (769:769:769))
        (PORT d[4] (827:827:827) (806:806:806))
        (PORT d[5] (832:832:832) (818:818:818))
        (PORT d[6] (828:828:828) (807:807:807))
        (PORT d[7] (803:803:803) (787:787:787))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1410:1410:1410))
        (PORT datab (1350:1350:1350) (1323:1323:1323))
        (PORT datac (412:412:412) (387:387:387))
        (PORT datad (880:880:880) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1410:1410:1410))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (378:378:378) (365:365:365))
        (PORT datad (1492:1492:1492) (1389:1389:1389))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1409:1409:1409))
        (PORT datab (1354:1354:1354) (1327:1327:1327))
        (PORT datac (661:661:661) (620:620:620))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1063:1063:1063))
        (PORT datab (453:453:453) (422:422:422))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (675:675:675) (633:633:633))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1409:1409:1409))
        (PORT datab (1353:1353:1353) (1327:1327:1327))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (675:675:675) (634:634:634))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1062:1062:1062))
        (PORT datab (408:408:408) (392:392:392))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (879:879:879))
        (PORT datab (1148:1148:1148) (1156:1156:1156))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (386:386:386))
        (PORT datab (796:796:796) (837:837:837))
        (PORT datac (666:666:666) (632:632:632))
        (PORT datad (664:664:664) (635:635:635))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1098:1098:1098) (1082:1082:1082))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1409:1409:1409))
        (PORT datab (413:413:413) (399:399:399))
        (PORT datac (1318:1318:1318) (1286:1286:1286))
        (PORT datad (643:643:643) (603:603:603))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (675:675:675))
        (PORT datab (829:829:829) (848:848:848))
        (PORT datac (686:686:686) (643:643:643))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1409:1409:1409))
        (PORT datab (1147:1147:1147) (1155:1155:1155))
        (PORT datac (586:586:586) (526:526:526))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1410:1410:1410))
        (PORT datab (678:678:678) (645:645:645))
        (PORT datac (650:650:650) (608:608:608))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1410:1410:1410))
        (PORT datab (710:710:710) (664:664:664))
        (PORT datac (703:703:703) (660:660:660))
        (PORT datad (1098:1098:1098) (1117:1117:1117))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (602:602:602))
        (PORT datab (1272:1272:1272) (1247:1247:1247))
        (PORT datac (598:598:598) (541:541:541))
        (PORT datad (610:610:610) (553:553:553))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1408:1408:1408))
        (PORT datab (1149:1149:1149) (1157:1157:1157))
        (PORT datac (416:416:416) (393:393:393))
        (PORT datad (719:719:719) (677:677:677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (595:595:595))
        (PORT datab (1272:1272:1272) (1246:1246:1246))
        (PORT datac (661:661:661) (596:596:596))
        (PORT datad (591:591:591) (536:536:536))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1031:1031:1031))
        (PORT datab (769:769:769) (794:794:794))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (1005:1005:1005) (994:994:994))
        (PORT datac (572:572:572) (520:520:520))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (791:791:791))
        (PORT d[1] (806:806:806) (783:783:783))
        (PORT d[2] (803:803:803) (787:787:787))
        (PORT d[3] (805:805:805) (779:779:779))
        (PORT d[4] (797:797:797) (775:775:775))
        (PORT d[5] (792:792:792) (767:767:767))
        (PORT d[6] (801:801:801) (776:776:776))
        (PORT d[7] (798:798:798) (773:773:773))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (892:892:892))
        (PORT datab (785:785:785) (823:823:823))
        (PORT datac (687:687:687) (644:644:644))
        (PORT datad (680:680:680) (639:639:639))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (885:885:885))
        (PORT datab (696:696:696) (653:653:653))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (612:612:612) (549:549:549))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (884:884:884))
        (PORT datab (785:785:785) (823:823:823))
        (PORT datac (593:593:593) (536:536:536))
        (PORT datad (615:615:615) (555:555:555))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (891:891:891))
        (PORT datab (680:680:680) (648:648:648))
        (PORT datac (597:597:597) (542:542:542))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1308:1308:1308))
        (PORT datab (1566:1566:1566) (1527:1527:1527))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (907:907:907))
        (PORT datab (741:741:741) (689:689:689))
        (PORT datac (1043:1043:1043) (1067:1067:1067))
        (PORT datad (699:699:699) (655:655:655))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (654:654:654))
        (PORT datab (1078:1078:1078) (1099:1099:1099))
        (PORT datac (706:706:706) (662:662:662))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (816:816:816))
        (PORT datab (833:833:833) (844:844:844))
        (PORT datac (649:649:649) (610:610:610))
        (PORT datad (648:648:648) (600:600:600))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (856:856:856))
        (PORT datab (786:786:786) (823:823:823))
        (PORT datac (918:918:918) (844:844:844))
        (PORT datad (958:958:958) (916:916:916))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1567:1567:1567) (1528:1528:1528))
        (PORT datac (599:599:599) (542:542:542))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (908:908:908))
        (PORT datab (449:449:449) (417:417:417))
        (PORT datac (413:413:413) (389:389:389))
        (PORT datad (1328:1328:1328) (1319:1319:1319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1083:1083:1083) (1104:1104:1104))
        (PORT datac (378:378:378) (366:366:366))
        (PORT datad (402:402:402) (376:376:376))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (908:908:908))
        (PORT datab (1073:1073:1073) (1093:1093:1093))
        (PORT datac (678:678:678) (633:633:633))
        (PORT datad (661:661:661) (621:621:621))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (683:683:683))
        (PORT datab (1070:1070:1070) (1089:1089:1089))
        (PORT datac (634:634:634) (602:602:602))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (908:908:908))
        (PORT datab (450:450:450) (418:418:418))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (1329:1329:1329) (1319:1319:1319))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (909:909:909))
        (PORT datab (409:409:409) (394:394:394))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (608:608:608) (545:545:545))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (907:907:907))
        (PORT datab (1082:1082:1082) (1103:1103:1103))
        (PORT datac (651:651:651) (608:608:608))
        (PORT datad (856:856:856) (784:784:784))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1070:1070:1070))
        (PORT datab (1038:1038:1038) (972:972:972))
        (PORT datac (880:880:880) (815:815:815))
        (PORT datad (1218:1218:1218) (1131:1131:1131))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1324:1324:1324))
        (PORT datab (1024:1024:1024) (1032:1032:1032))
        (PORT datac (904:904:904) (836:836:836))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (909:909:909))
        (PORT datab (1023:1023:1023) (1032:1032:1032))
        (PORT datac (863:863:863) (798:798:798))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (882:882:882))
        (PORT datab (452:452:452) (421:421:421))
        (PORT datac (379:379:379) (367:367:367))
        (PORT datad (1097:1097:1097) (1116:1116:1116))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1147:1147:1147) (1155:1155:1155))
        (PORT datac (656:656:656) (614:614:614))
        (PORT datad (698:698:698) (654:654:654))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (907:907:907))
        (PORT datab (1079:1079:1079) (1100:1100:1100))
        (PORT datac (652:652:652) (611:611:611))
        (PORT datad (692:692:692) (651:651:651))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (923:923:923))
        (PORT datab (815:815:815) (838:838:838))
        (PORT datac (1143:1143:1143) (1045:1045:1045))
        (PORT datad (675:675:675) (640:640:640))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (907:907:907))
        (PORT datab (1079:1079:1079) (1099:1099:1099))
        (PORT datac (411:411:411) (386:386:386))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (899:899:899))
        (PORT datab (866:866:866) (879:879:879))
        (PORT datac (914:914:914) (840:840:840))
        (PORT datad (668:668:668) (633:633:633))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (881:881:881))
        (PORT datab (1146:1146:1146) (1154:1154:1154))
        (PORT datac (593:593:593) (534:534:534))
        (PORT datad (672:672:672) (628:628:628))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (657:657:657))
        (PORT datab (815:815:815) (838:838:838))
        (PORT datac (869:869:869) (797:797:797))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (811:811:811))
        (PORT datab (830:830:830) (849:849:849))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (382:382:382))
        (PORT datab (828:828:828) (848:848:848))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1040:1040:1040))
        (PORT datab (1322:1322:1322) (1280:1280:1280))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (597:597:597) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (673:673:673))
        (PORT datab (1885:1885:1885) (1808:1808:1808))
        (PORT datac (677:677:677) (658:658:658))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1193:1193:1193))
        (PORT datab (1286:1286:1286) (1224:1224:1224))
        (PORT datac (352:352:352) (342:342:342))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1194:1194:1194))
        (PORT datab (899:899:899) (834:834:834))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2201:2201:2201))
        (PORT d[1] (2128:2128:2128) (2102:2102:2102))
        (PORT d[2] (2395:2395:2395) (2331:2331:2331))
        (PORT d[3] (1830:1830:1830) (1805:1805:1805))
        (PORT d[4] (2087:2087:2087) (2055:2055:2055))
        (PORT d[5] (2130:2130:2130) (1991:1991:1991))
        (PORT d[6] (2372:2372:2372) (2325:2325:2325))
        (PORT d[7] (2388:2388:2388) (2217:2217:2217))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2136:2136:2136))
        (PORT datab (2025:2025:2025) (2013:2013:2013))
        (PORT datac (682:682:682) (641:641:641))
        (PORT datad (583:583:583) (528:528:528))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (419:419:419))
        (PORT datab (2026:2026:2026) (2014:2014:2014))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2131:2131:2131))
        (PORT datab (2027:2027:2027) (2015:2015:2015))
        (PORT datac (408:408:408) (383:383:383))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (681:681:681))
        (PORT datab (2027:2027:2027) (2015:2015:2015))
        (PORT datac (653:653:653) (615:615:615))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2143:2143:2143))
        (PORT datab (2022:2022:2022) (2009:2009:2009))
        (PORT datac (408:408:408) (383:383:383))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (2028:2028:2028) (2016:2016:2016))
        (PORT datac (690:690:690) (650:650:650))
        (PORT datad (653:653:653) (615:615:615))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2182:2182:2182))
        (PORT datab (1971:1971:1971) (1963:1963:1963))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2133:2133:2133))
        (PORT datab (2026:2026:2026) (2014:2014:2014))
        (PORT datac (712:712:712) (673:673:673))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2376:2376:2376))
        (PORT datab (657:657:657) (593:593:593))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (841:841:841) (758:758:758))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1970:1970:1970) (1962:1962:1962))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (2785:2785:2785))
        (PORT d[1] (2208:2208:2208) (2192:2192:2192))
        (PORT d[2] (2522:2522:2522) (2493:2493:2493))
        (PORT d[3] (1517:1517:1517) (1510:1510:1510))
        (PORT d[4] (2390:2390:2390) (2342:2342:2342))
        (PORT d[5] (1826:1826:1826) (1706:1706:1706))
        (PORT d[6] (2406:2406:2406) (2363:2363:2363))
        (PORT d[7] (2719:2719:2719) (2540:2540:2540))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (682:682:682))
        (PORT datab (1486:1486:1486) (1541:1541:1541))
        (PORT datac (714:714:714) (675:675:675))
        (PORT datad (1524:1524:1524) (1478:1478:1478))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (1489:1489:1489) (1544:1544:1544))
        (PORT datac (406:406:406) (381:381:381))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2182:2182:2182))
        (PORT datab (1971:1971:1971) (1962:1962:1962))
        (PORT datac (700:700:700) (662:662:662))
        (PORT datad (662:662:662) (615:615:615))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (967:967:967))
        (PORT datab (1486:1486:1486) (1541:1541:1541))
        (PORT datac (999:999:999) (945:945:945))
        (PORT datad (701:701:701) (670:670:670))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1531:1531:1531))
        (PORT datab (442:442:442) (408:408:408))
        (PORT datac (1452:1452:1452) (1509:1509:1509))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (691:691:691))
        (PORT datab (1485:1485:1485) (1540:1540:1540))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (648:648:648) (612:612:612))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1521:1521:1521))
        (PORT datab (1485:1485:1485) (1539:1539:1539))
        (PORT datac (1043:1043:1043) (989:989:989))
        (PORT datad (883:883:883) (813:813:813))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1445:1445:1445))
        (PORT datab (766:766:766) (718:718:718))
        (PORT datac (720:720:720) (682:682:682))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1461:1461:1461))
        (PORT datab (1725:1725:1725) (1743:1743:1743))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1725:1725:1725) (1743:1743:1743))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (422:422:422))
        (PORT datab (1489:1489:1489) (1544:1544:1544))
        (PORT datac (690:690:690) (651:651:651))
        (PORT datad (1695:1695:1695) (1707:1707:1707))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (605:605:605))
        (PORT datab (1758:1758:1758) (1761:1761:1761))
        (PORT datac (564:564:564) (517:517:517))
        (PORT datad (923:923:923) (849:849:849))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (396:396:396))
        (PORT datab (1726:1726:1726) (1743:1743:1743))
        (PORT datac (1447:1447:1447) (1504:1504:1504))
        (PORT datad (949:949:949) (861:861:861))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (630:630:630))
        (PORT datab (1404:1404:1404) (1428:1428:1428))
        (PORT datac (589:589:589) (533:533:533))
        (PORT datad (693:693:693) (649:649:649))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (877:877:877))
        (PORT datab (1758:1758:1758) (1761:1761:1761))
        (PORT datac (1370:1370:1370) (1398:1398:1398))
        (PORT datad (585:585:585) (533:533:533))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (606:606:606))
        (PORT datab (1161:1161:1161) (1041:1041:1041))
        (PORT datac (1370:1370:1370) (1397:1397:1397))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (683:683:683))
        (PORT datab (1757:1757:1757) (1760:1760:1760))
        (PORT datac (1371:1371:1371) (1399:1399:1399))
        (PORT datad (694:694:694) (650:650:650))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (709:709:709))
        (PORT datab (1756:1756:1756) (1759:1759:1759))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (609:609:609) (554:554:554))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1452:1452:1452))
        (PORT datab (1820:1820:1820) (1737:1737:1737))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1821:1821:1821) (1738:1738:1738))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1296:1296:1296))
        (PORT datab (1159:1159:1159) (1170:1170:1170))
        (PORT datac (835:835:835) (755:755:755))
        (PORT datad (618:618:618) (566:566:566))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1530:1530:1530))
        (PORT datab (1490:1490:1490) (1545:1545:1545))
        (PORT datac (689:689:689) (650:650:650))
        (PORT datad (656:656:656) (620:620:620))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (413:413:413) (388:388:388))
        (PORT datac (1452:1452:1452) (1509:1509:1509))
        (PORT datad (583:583:583) (527:527:527))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1790:1790:1790))
        (PORT datab (1050:1050:1050) (1057:1057:1057))
        (PORT datac (694:694:694) (651:651:651))
        (PORT datad (690:690:690) (645:645:645))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1425:1425:1425))
        (PORT datab (1107:1107:1107) (1103:1103:1103))
        (PORT datac (1204:1204:1204) (1125:1125:1125))
        (PORT datad (1505:1505:1505) (1401:1401:1401))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1521:1521:1521))
        (PORT datab (1484:1484:1484) (1539:1539:1539))
        (PORT datac (370:370:370) (357:357:357))
        (PORT datad (589:589:589) (536:536:536))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1093:1093:1093))
        (PORT datab (1107:1107:1107) (1103:1103:1103))
        (PORT datac (800:800:800) (718:718:718))
        (PORT datad (888:888:888) (819:819:819))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1524:1524:1524))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (1448:1448:1448) (1505:1505:1505))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (794:794:794))
        (PORT datab (1107:1107:1107) (1103:1103:1103))
        (PORT datac (1332:1332:1332) (1190:1190:1190))
        (PORT datad (787:787:787) (713:713:713))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1269:1269:1269))
        (PORT datab (1071:1071:1071) (1066:1066:1066))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (777:777:777))
        (PORT datab (1225:1225:1225) (1193:1193:1193))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1057:1057:1057))
        (PORT datab (1161:1161:1161) (1172:1172:1172))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (372:372:372) (354:354:354))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2488:2488:2488))
        (PORT d[1] (1882:1882:1882) (1877:1877:1877))
        (PORT d[2] (2164:2164:2164) (2145:2145:2145))
        (PORT d[3] (1819:1819:1819) (1793:1793:1793))
        (PORT d[4] (2368:2368:2368) (2318:2318:2318))
        (PORT d[5] (3088:3088:3088) (2899:2899:2899))
        (PORT d[6] (2102:2102:2102) (2076:2076:2076))
        (PORT d[7] (2661:2661:2661) (2490:2490:2490))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1611:1611:1611))
        (PORT datab (451:451:451) (420:420:420))
        (PORT datac (1766:1766:1766) (1696:1696:1696))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (856:856:856))
        (PORT datab (1815:1815:1815) (1743:1743:1743))
        (PORT datac (998:998:998) (942:942:942))
        (PORT datad (646:646:646) (614:614:614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1613:1613:1613))
        (PORT datab (1805:1805:1805) (1728:1728:1728))
        (PORT datac (647:647:647) (605:605:605))
        (PORT datad (707:707:707) (663:663:663))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (928:928:928))
        (PORT datab (1817:1817:1817) (1746:1746:1746))
        (PORT datac (1011:1011:1011) (968:968:968))
        (PORT datad (688:688:688) (657:657:657))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1664:1664:1664))
        (PORT datab (1816:1816:1816) (1744:1744:1744))
        (PORT datac (680:680:680) (652:652:652))
        (PORT datad (714:714:714) (680:680:680))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1661:1661:1661))
        (PORT datab (753:753:753) (705:705:705))
        (PORT datac (877:877:877) (802:802:802))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1661:1661:1661))
        (PORT datab (1817:1817:1817) (1745:1745:1745))
        (PORT datac (970:970:970) (912:912:912))
        (PORT datad (943:943:943) (890:890:890))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1664:1664:1664))
        (PORT datab (1052:1052:1052) (988:988:988))
        (PORT datac (956:956:956) (897:897:897))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1751:1751:1751))
        (PORT datab (1716:1716:1716) (1730:1730:1730))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1752:1752:1752))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2771:2771:2771))
        (PORT d[1] (2184:2184:2184) (2168:2168:2168))
        (PORT d[2] (2498:2498:2498) (2470:2470:2470))
        (PORT d[3] (1510:1510:1510) (1503:1503:1503))
        (PORT d[4] (2391:2391:2391) (2343:2343:2343))
        (PORT d[5] (3032:3032:3032) (2846:2846:2846))
        (PORT d[6] (2445:2445:2445) (2403:2403:2403))
        (PORT d[7] (2741:2741:2741) (2568:2568:2568))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (676:676:676))
        (PORT datab (1871:1871:1871) (1802:1802:1802))
        (PORT datac (1781:1781:1781) (1719:1719:1719))
        (PORT datad (642:642:642) (602:602:602))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (718:718:718) (669:669:669))
        (PORT datac (1782:1782:1782) (1720:1720:1720))
        (PORT datad (646:646:646) (607:607:607))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (404:404:404))
        (PORT datab (1872:1872:1872) (1802:1802:1802))
        (PORT datac (1782:1782:1782) (1721:1721:1721))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1871:1871:1871) (1801:1801:1801))
        (PORT datac (413:413:413) (388:388:388))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (652:652:652))
        (PORT datab (1871:1871:1871) (1801:1801:1801))
        (PORT datac (1784:1784:1784) (1723:1723:1723))
        (PORT datad (689:689:689) (646:646:646))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (681:681:681))
        (PORT datab (1871:1871:1871) (1801:1801:1801))
        (PORT datac (652:652:652) (612:612:612))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (427:427:427))
        (PORT datab (1871:1871:1871) (1801:1801:1801))
        (PORT datac (1784:1784:1784) (1722:1722:1722))
        (PORT datad (692:692:692) (647:647:647))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (707:707:707))
        (PORT datab (1818:1818:1818) (1752:1752:1752))
        (PORT datac (414:414:414) (391:391:391))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1782:1782:1782))
        (PORT datab (1428:1428:1428) (1462:1462:1462))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1781:1781:1781))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (396:396:396))
        (PORT datab (1855:1855:1855) (1804:1804:1804))
        (PORT datac (2135:2135:2135) (2062:2062:2062))
        (PORT datad (399:399:399) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (807:807:807))
        (PORT datab (405:405:405) (390:390:390))
        (PORT datac (1818:1818:1818) (1771:1771:1771))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (677:677:677))
        (PORT datab (1855:1855:1855) (1805:1805:1805))
        (PORT datac (2134:2134:2134) (2062:2062:2062))
        (PORT datad (684:684:684) (643:643:643))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2097:2097:2097))
        (PORT datab (731:731:731) (690:690:690))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (648:648:648) (612:612:612))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2096:2096:2096))
        (PORT datab (1857:1857:1857) (1808:1808:1808))
        (PORT datac (683:683:683) (642:642:642))
        (PORT datad (655:655:655) (621:621:621))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (661:661:661))
        (PORT datab (1856:1856:1856) (1806:1806:1806))
        (PORT datac (690:690:690) (651:651:651))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2099:2099:2099))
        (PORT datab (1856:1856:1856) (1806:1806:1806))
        (PORT datac (376:376:376) (352:352:352))
        (PORT datad (915:915:915) (828:828:828))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (419:419:419))
        (PORT datab (2429:2429:2429) (2295:2295:2295))
        (PORT datac (408:408:408) (384:384:384))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2048:2048:2048))
        (PORT datab (1650:1650:1650) (1665:1665:1665))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2048:2048:2048))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2101:2101:2101))
        (PORT datab (1855:1855:1855) (1805:1805:1805))
        (PORT datac (896:896:896) (819:819:819))
        (PORT datad (609:609:609) (552:552:552))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (397:397:397))
        (PORT datab (1858:1858:1858) (1808:1808:1808))
        (PORT datac (656:656:656) (617:617:617))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (396:396:396))
        (PORT datab (2132:2132:2132) (2044:2044:2044))
        (PORT datac (1440:1440:1440) (1390:1390:1390))
        (PORT datad (400:400:400) (375:375:375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1401:1401:1401))
        (PORT datab (405:405:405) (390:390:390))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (375:375:375) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2097:2097:2097))
        (PORT datab (1857:1857:1857) (1807:1807:1807))
        (PORT datac (1011:1011:1011) (952:952:952))
        (PORT datad (1035:1035:1035) (988:988:988))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2095:2095:2095))
        (PORT datab (1035:1035:1035) (974:974:974))
        (PORT datac (983:983:983) (927:927:927))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1399:1399:1399))
        (PORT datab (2134:2134:2134) (2046:2046:2046))
        (PORT datac (376:376:376) (351:351:351))
        (PORT datad (668:668:668) (621:621:621))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (2134:2134:2134) (2046:2046:2046))
        (PORT datac (403:403:403) (377:377:377))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2049:2049:2049))
        (PORT datab (1652:1652:1652) (1667:1667:1667))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (672:672:672) (640:640:640))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1647:1647:1647) (1662:1662:1662))
        (PORT datac (675:675:675) (641:641:641))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1296:1296:1296))
        (PORT datab (1163:1163:1163) (1176:1176:1176))
        (PORT datac (1102:1102:1102) (1011:1011:1011))
        (PORT datad (1127:1127:1127) (1032:1032:1032))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1012:1012:1012))
        (PORT datab (1153:1153:1153) (1163:1163:1163))
        (PORT datac (1268:1268:1268) (1227:1227:1227))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2795:2795:2795))
        (PORT d[1] (2520:2520:2520) (2484:2484:2484))
        (PORT d[2] (2808:2808:2808) (2765:2765:2765))
        (PORT d[3] (1453:1453:1453) (1442:1442:1442))
        (PORT d[4] (2772:2772:2772) (2705:2705:2705))
        (PORT d[5] (2760:2760:2760) (2585:2585:2585))
        (PORT d[6] (2717:2717:2717) (2659:2659:2659))
        (PORT d[7] (3027:3027:3027) (2832:2832:2832))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1695:1695:1695))
        (PORT datab (1553:1553:1553) (1488:1488:1488))
        (PORT datac (683:683:683) (643:643:643))
        (PORT datad (666:666:666) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1551:1551:1551))
        (PORT datab (941:941:941) (861:861:861))
        (PORT datac (932:932:932) (860:860:860))
        (PORT datad (690:690:690) (661:661:661))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1694:1694:1694))
        (PORT datab (1553:1553:1553) (1489:1489:1489))
        (PORT datac (717:717:717) (679:679:679))
        (PORT datad (658:658:658) (621:621:621))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1540:1540:1540))
        (PORT datab (985:985:985) (926:926:926))
        (PORT datac (661:661:661) (635:635:635))
        (PORT datad (915:915:915) (843:843:843))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1694:1694:1694))
        (PORT datab (1555:1555:1555) (1490:1490:1490))
        (PORT datac (656:656:656) (618:618:618))
        (PORT datad (670:670:670) (622:622:622))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1552:1552:1552))
        (PORT datab (1006:1006:1006) (926:926:926))
        (PORT datac (911:911:911) (854:854:854))
        (PORT datad (665:665:665) (633:633:633))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1695:1695:1695))
        (PORT datab (1552:1552:1552) (1487:1487:1487))
        (PORT datac (686:686:686) (646:646:646))
        (PORT datad (681:681:681) (640:640:640))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1547:1547:1547))
        (PORT datab (1008:1008:1008) (928:928:928))
        (PORT datac (657:657:657) (629:629:629))
        (PORT datad (933:933:933) (863:863:863))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1556:1556:1556))
        (PORT datab (1562:1562:1562) (1486:1486:1486))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1547:1547:1547))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (2787:2787:2787))
        (PORT d[1] (2217:2217:2217) (2201:2201:2201))
        (PORT d[2] (2531:2531:2531) (2503:2503:2503))
        (PORT d[3] (1496:1496:1496) (1487:1487:1487))
        (PORT d[4] (2695:2695:2695) (2630:2630:2630))
        (PORT d[5] (2756:2756:2756) (2581:2581:2581))
        (PORT d[6] (2439:2439:2439) (2396:2396:2396))
        (PORT d[7] (2986:2986:2986) (2804:2804:2804))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1775:1775:1775))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (1253:1253:1253) (1208:1208:1208))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1245:1245:1245))
        (PORT datab (653:653:653) (598:598:598))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1924:1924:1924))
        (PORT datab (1474:1474:1474) (1422:1422:1422))
        (PORT datac (654:654:654) (614:614:614))
        (PORT datad (395:395:395) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1924:1924:1924))
        (PORT datab (752:752:752) (704:704:704))
        (PORT datac (683:683:683) (642:642:642))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1775:1775:1775))
        (PORT datab (404:404:404) (390:390:390))
        (PORT datac (1254:1254:1254) (1210:1210:1210))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1548:1548:1548))
        (PORT datab (709:709:709) (677:677:677))
        (PORT datac (922:922:922) (852:852:852))
        (PORT datad (922:922:922) (849:849:849))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1924:1924:1924))
        (PORT datab (1474:1474:1474) (1422:1422:1422))
        (PORT datac (695:695:695) (656:656:656))
        (PORT datad (678:678:678) (637:637:637))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1549:1549:1549))
        (PORT datab (680:680:680) (649:649:649))
        (PORT datac (1039:1039:1039) (987:987:987))
        (PORT datad (650:650:650) (618:618:618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1553:1553:1553))
        (PORT datab (1604:1604:1604) (1538:1538:1538))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1552:1552:1552))
        (PORT datab (678:678:678) (646:646:646))
        (PORT datac (658:658:658) (624:624:624))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1459:1459:1459))
        (PORT datab (2180:2180:2180) (2093:2093:2093))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (400:400:400))
        (PORT datab (2180:2180:2180) (2093:2093:2093))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1461:1461:1461))
        (PORT datab (451:451:451) (419:419:419))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (2134:2134:2134) (2057:2057:2057))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (590:590:590))
        (PORT datab (2180:2180:2180) (2093:2093:2093))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (401:401:401))
        (PORT datab (2181:2181:2181) (2094:2094:2094))
        (PORT datac (1470:1470:1470) (1416:1416:1416))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1461:1461:1461))
        (PORT datab (407:407:407) (391:391:391))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (652:652:652) (612:612:612))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (404:404:404))
        (PORT datab (2180:2180:2180) (2093:2093:2093))
        (PORT datac (1472:1472:1472) (1419:1419:1419))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1461:1461:1461))
        (PORT datab (409:409:409) (395:395:395))
        (PORT datac (588:588:588) (529:529:529))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1427:1427:1427))
        (PORT datab (1478:1478:1478) (1404:1404:1404))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1426:1426:1426))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1774:1774:1774))
        (PORT datab (1318:1318:1318) (1292:1292:1292))
        (PORT datac (683:683:683) (642:642:642))
        (PORT datad (395:395:395) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1775:1775:1775))
        (PORT datab (718:718:718) (677:677:677))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (376:376:376) (353:353:353))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (426:426:426))
        (PORT datab (1811:1811:1811) (1761:1761:1761))
        (PORT datac (377:377:377) (353:353:353))
        (PORT datad (1673:1673:1673) (1646:1646:1646))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (1811:1811:1811) (1761:1761:1761))
        (PORT datac (689:689:689) (650:650:650))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (1317:1317:1317) (1290:1290:1290))
        (PORT datac (1793:1793:1793) (1739:1739:1739))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1181:1181:1181))
        (PORT datab (404:404:404) (388:388:388))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (397:397:397) (371:371:371))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1776:1776:1776))
        (PORT datab (1310:1310:1310) (1282:1282:1282))
        (PORT datac (376:376:376) (351:351:351))
        (PORT datad (659:659:659) (622:622:622))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (422:422:422))
        (PORT datab (1316:1316:1316) (1289:1289:1289))
        (PORT datac (408:408:408) (384:384:384))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1251:1251:1251))
        (PORT datab (1242:1242:1242) (1180:1180:1180))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1079:1079:1079))
        (PORT datab (1157:1157:1157) (1168:1168:1168))
        (PORT datac (1142:1142:1142) (1050:1050:1050))
        (PORT datad (1065:1065:1065) (972:972:972))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1299:1299:1299))
        (PORT datab (1067:1067:1067) (1057:1057:1057))
        (PORT datac (1288:1288:1288) (1263:1263:1263))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1296:1296:1296))
        (PORT datab (872:872:872) (786:786:786))
        (PORT datac (826:826:826) (754:754:754))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1694:1694:1694))
        (PORT datab (1810:1810:1810) (1759:1759:1759))
        (PORT datac (891:891:891) (813:813:813))
        (PORT datad (647:647:647) (611:611:611))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (696:696:696))
        (PORT datab (1812:1812:1812) (1762:1762:1762))
        (PORT datac (693:693:693) (655:655:655))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1694:1694:1694))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (1772:1772:1772) (1725:1725:1725))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1695:1695:1695))
        (PORT datab (407:407:407) (393:393:393))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1693:1693:1693))
        (PORT datab (447:447:447) (415:415:415))
        (PORT datac (1771:1771:1771) (1723:1723:1723))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1694:1694:1694))
        (PORT datab (679:679:679) (651:651:651))
        (PORT datac (899:899:899) (814:814:814))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1465:1465:1465))
        (PORT datab (1555:1555:1555) (1491:1491:1491))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1694:1694:1694))
        (PORT datab (705:705:705) (676:676:676))
        (PORT datac (1772:1772:1772) (1725:1725:1725))
        (PORT datad (653:653:653) (615:615:615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1812:1812:1812) (1762:1762:1762))
        (PORT datac (697:697:697) (659:659:659))
        (PORT datad (607:607:607) (548:548:548))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1554:1554:1554) (1490:1490:1490))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (2826:2826:2826))
        (PORT d[1] (2486:2486:2486) (2454:2454:2454))
        (PORT d[2] (2786:2786:2786) (2739:2739:2739))
        (PORT d[3] (1404:1404:1404) (1372:1372:1372))
        (PORT d[4] (2733:2733:2733) (2667:2667:2667))
        (PORT d[5] (3016:3016:3016) (2829:2829:2829))
        (PORT d[6] (2716:2716:2716) (2658:2658:2658))
        (PORT d[7] (3300:3300:3300) (3100:3100:3100))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1643:1643:1643))
        (PORT datab (413:413:413) (388:388:388))
        (PORT datac (1811:1811:1811) (1759:1759:1759))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1080:1080:1080))
        (PORT datab (1277:1277:1277) (1224:1224:1224))
        (PORT datac (1426:1426:1426) (1287:1287:1287))
        (PORT datad (1427:1427:1427) (1290:1290:1290))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2137:2137:2137))
        (PORT datab (1785:1785:1785) (1722:1722:1722))
        (PORT datac (381:381:381) (359:359:359))
        (PORT datad (397:397:397) (370:370:370))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1139:1139:1139))
        (PORT datab (1228:1228:1228) (1116:1116:1116))
        (PORT datac (1239:1239:1239) (1194:1194:1194))
        (PORT datad (1163:1163:1163) (1055:1055:1055))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (2140:2140:2140))
        (PORT datab (1786:1786:1786) (1722:1722:1722))
        (PORT datac (660:660:660) (622:622:622))
        (PORT datad (648:648:648) (612:612:612))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1310:1310:1310))
        (PORT datab (1072:1072:1072) (1066:1066:1066))
        (PORT datac (1086:1086:1086) (992:992:992))
        (PORT datad (1328:1328:1328) (1278:1278:1278))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2133:2133:2133))
        (PORT datab (443:443:443) (410:410:410))
        (PORT datac (1751:1751:1751) (1690:1690:1690))
        (PORT datad (671:671:671) (632:632:632))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1320:1320:1320))
        (PORT datab (1072:1072:1072) (1066:1066:1066))
        (PORT datac (1339:1339:1339) (1302:1302:1302))
        (PORT datad (1072:1072:1072) (981:981:981))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1261:1261:1261))
        (PORT datab (1076:1076:1076) (1075:1075:1075))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1077:1077:1077) (1076:1076:1076))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1802:1802:1802))
        (PORT datab (1617:1617:1617) (1563:1563:1563))
        (PORT datac (691:691:691) (652:652:652))
        (PORT datad (647:647:647) (609:609:609))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1802:1802:1802))
        (PORT datab (697:697:697) (668:668:668))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (648:648:648) (613:613:613))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (398:398:398))
        (PORT datab (2106:2106:2106) (2014:2014:2014))
        (PORT datac (1635:1635:1635) (1605:1605:1605))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1799:1799:1799))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (373:373:373) (349:349:349))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1801:1801:1801))
        (PORT datab (1615:1615:1615) (1562:1562:1562))
        (PORT datac (681:681:681) (640:640:640))
        (PORT datad (665:665:665) (629:629:629))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1043:1043:1043))
        (PORT datab (1379:1379:1379) (1354:1354:1354))
        (PORT datac (1339:1339:1339) (1301:1301:1301))
        (PORT datad (1119:1119:1119) (1032:1032:1032))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1802:1802:1802))
        (PORT datab (1617:1617:1617) (1563:1563:1563))
        (PORT datac (720:720:720) (682:682:682))
        (PORT datad (664:664:664) (627:627:627))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1644:1644:1644))
        (PORT datab (722:722:722) (673:673:673))
        (PORT datac (575:575:575) (518:518:518))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1295:1295:1295))
        (PORT datab (1154:1154:1154) (1165:1165:1165))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1099:1099:1099) (1012:1012:1012))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1081:1081:1081))
        (PORT datab (1155:1155:1155) (1165:1165:1165))
        (PORT datac (1189:1189:1189) (1093:1093:1093))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1645:1645:1645))
        (PORT datab (2107:2107:2107) (2014:2014:2014))
        (PORT datac (677:677:677) (636:636:636))
        (PORT datad (901:901:901) (808:808:808))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (663:663:663))
        (PORT datab (2109:2109:2109) (2017:2017:2017))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (679:679:679) (639:639:639))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1801:1801:1801))
        (PORT datab (445:445:445) (413:413:413))
        (PORT datac (1638:1638:1638) (1609:1609:1609))
        (PORT datad (929:929:929) (853:853:853))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (2107:2107:2107) (2014:2014:2014))
        (PORT datac (722:722:722) (683:683:683))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (419:419:419))
        (PORT datab (2108:2108:2108) (2016:2016:2016))
        (PORT datac (1638:1638:1638) (1608:1608:1608))
        (PORT datad (397:397:397) (371:371:371))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1646:1646:1646))
        (PORT datab (405:405:405) (390:390:390))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1696:1696:1696))
        (PORT datab (1632:1632:1632) (1573:1573:1573))
        (PORT datac (656:656:656) (614:614:614))
        (PORT datad (701:701:701) (656:656:656))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1697:1697:1697))
        (PORT datab (451:451:451) (419:419:419))
        (PORT datac (683:683:683) (639:639:639))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1294:1294:1294))
        (PORT datab (1153:1153:1153) (1163:1163:1163))
        (PORT datac (1109:1109:1109) (1022:1022:1022))
        (PORT datad (1279:1279:1279) (1230:1230:1230))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1043:1043:1043))
        (PORT datab (1162:1162:1162) (1175:1175:1175))
        (PORT datac (1154:1154:1154) (1052:1052:1052))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1299:1299:1299))
        (PORT datab (1067:1067:1067) (1057:1057:1057))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1060:1060:1060))
        (PORT datab (1571:1571:1571) (1504:1504:1504))
        (PORT datac (349:349:349) (331:331:331))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1094:1094:1094))
        (PORT datab (998:998:998) (1005:1005:1005))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1094:1094:1094))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1292:1292:1292))
        (PORT datab (938:938:938) (918:918:918))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (368:368:368) (347:347:347))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (969:969:969) (956:956:956))
        (PORT datac (570:570:570) (519:519:519))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2325:2325:2325))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1896:1896:1896) (1793:1793:1793))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1354:1354:1354) (1340:1340:1340))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1935:1935:1935))
        (PORT asdata (829:829:829) (844:844:844))
        (PORT ena (1047:1047:1047) (1010:1010:1010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (705:705:705))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1047:1047:1047) (1010:1010:1010))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (749:749:749))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1398:1398:1398) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (748:748:748))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (728:728:728) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (741:741:741) (752:752:752))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (726:726:726))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT asdata (1036:1036:1036) (1029:1029:1029))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1593:1593:1593) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT asdata (1081:1081:1081) (1074:1074:1074))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1342:1342:1342))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1363:1363:1363))
        (PORT d[1] (3164:3164:3164) (3044:3044:3044))
        (PORT d[2] (4094:4094:4094) (3938:3938:3938))
        (PORT d[3] (3682:3682:3682) (3769:3769:3769))
        (PORT d[4] (2234:2234:2234) (2143:2143:2143))
        (PORT d[5] (3107:3107:3107) (2981:2981:2981))
        (PORT d[6] (4000:4000:4000) (4084:4084:4084))
        (PORT d[7] (2043:2043:2043) (2008:2008:2008))
        (PORT d[8] (1702:1702:1702) (1653:1653:1653))
        (PORT d[9] (2114:2114:2114) (2175:2175:2175))
        (PORT d[10] (3742:3742:3742) (3727:3727:3727))
        (PORT d[11] (3524:3524:3524) (3429:3429:3429))
        (PORT d[12] (6094:6094:6094) (6062:6062:6062))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1730:1730:1730))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (2298:2298:2298) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (4910:4910:4910))
        (PORT d[1] (3863:3863:3863) (3715:3715:3715))
        (PORT d[2] (3752:3752:3752) (3711:3711:3711))
        (PORT d[3] (3433:3433:3433) (3306:3306:3306))
        (PORT d[4] (5241:5241:5241) (5166:5166:5166))
        (PORT d[5] (3384:3384:3384) (3346:3346:3346))
        (PORT d[6] (4006:4006:4006) (3939:3939:3939))
        (PORT d[7] (5438:5438:5438) (5433:5433:5433))
        (PORT d[8] (4428:4428:4428) (4268:4268:4268))
        (PORT d[9] (3473:3473:3473) (3455:3455:3455))
        (PORT d[10] (3690:3690:3690) (3625:3625:3625))
        (PORT d[11] (4757:4757:4757) (4718:4718:4718))
        (PORT d[12] (3833:3833:3833) (3748:3748:3748))
        (PORT clk (2164:2164:2164) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2162:2162:2162))
        (PORT d[0] (1866:1866:1866) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (955:955:955) (931:931:931))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1930:1930:1930))
        (PORT asdata (1605:1605:1605) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (711:711:711))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1676:1676:1676) (1623:1623:1623))
        (PORT datac (1072:1072:1072) (1080:1080:1080))
        (PORT datad (460:460:460) (485:485:485))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1604w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1922:1922:1922))
        (PORT datab (1892:1892:1892) (1941:1941:1941))
        (PORT datac (2116:2116:2116) (2024:2024:2024))
        (PORT datad (936:936:936) (885:885:885))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1270:1270:1270))
        (PORT datab (1460:1460:1460) (1483:1483:1483))
        (PORT datac (1423:1423:1423) (1426:1426:1426))
        (PORT datad (1469:1469:1469) (1485:1485:1485))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1655:1655:1655))
        (PORT d[1] (2220:2220:2220) (2092:2092:2092))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1409:1409:1409))
        (PORT d[1] (3187:3187:3187) (3068:3068:3068))
        (PORT d[2] (1045:1045:1045) (1041:1041:1041))
        (PORT d[3] (3965:3965:3965) (4048:4048:4048))
        (PORT d[4] (1221:1221:1221) (1176:1176:1176))
        (PORT d[5] (3409:3409:3409) (3263:3263:3263))
        (PORT d[6] (1436:1436:1436) (1417:1417:1417))
        (PORT d[7] (1719:1719:1719) (1699:1699:1699))
        (PORT d[8] (1966:1966:1966) (1899:1899:1899))
        (PORT d[9] (2225:2225:2225) (2298:2298:2298))
        (PORT d[10] (4009:4009:4009) (3976:3976:3976))
        (PORT d[11] (3825:3825:3825) (3714:3714:3714))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2172:2172:2172))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (PORT d[0] (2627:2627:2627) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (4929:4929:4929))
        (PORT d[1] (4178:4178:4178) (4026:4026:4026))
        (PORT d[2] (4113:4113:4113) (4050:4050:4050))
        (PORT d[3] (3714:3714:3714) (3572:3572:3572))
        (PORT d[4] (4843:4843:4843) (4786:4786:4786))
        (PORT d[5] (3386:3386:3386) (3338:3338:3338))
        (PORT d[6] (4253:4253:4253) (4164:4164:4164))
        (PORT d[7] (5785:5785:5785) (5772:5772:5772))
        (PORT d[8] (4729:4729:4729) (4550:4550:4550))
        (PORT d[9] (3495:3495:3495) (3478:3478:3478))
        (PORT d[10] (2248:2248:2248) (2163:2163:2163))
        (PORT d[11] (5084:5084:5084) (5030:5030:5030))
        (PORT clk (2181:2181:2181) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (PORT d[0] (1600:1600:1600) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1930:1930:1930))
        (PORT asdata (1503:1503:1503) (1450:1450:1450))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1561:1561:1561))
        (PORT datab (438:438:438) (415:415:415))
        (PORT datac (1597:1597:1597) (1439:1439:1439))
        (PORT datad (1023:1023:1023) (1037:1037:1037))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1341:1341:1341))
        (PORT datab (1332:1332:1332) (1295:1295:1295))
        (PORT datac (1314:1314:1314) (1284:1284:1284))
        (PORT datad (1316:1316:1316) (1282:1282:1282))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1211w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1318:1318:1318))
        (PORT datab (1313:1313:1313) (1299:1299:1299))
        (PORT datac (1339:1339:1339) (1323:1323:1323))
        (PORT datad (1422:1422:1422) (1421:1421:1421))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (508:508:508))
        (PORT datab (329:329:329) (419:419:419))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1972w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1105:1105:1105))
        (PORT datac (1144:1144:1144) (1048:1048:1048))
        (PORT datad (995:995:995) (993:993:993))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4213:4213:4213) (4150:4150:4150))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1560:1560:1560))
        (PORT d[1] (1864:1864:1864) (1798:1798:1798))
        (PORT d[2] (6068:6068:6068) (5935:5935:5935))
        (PORT d[3] (3127:3127:3127) (3111:3111:3111))
        (PORT d[4] (5589:5589:5589) (5647:5647:5647))
        (PORT d[5] (1540:1540:1540) (1486:1486:1486))
        (PORT d[6] (2878:2878:2878) (2928:2928:2928))
        (PORT d[7] (1370:1370:1370) (1385:1385:1385))
        (PORT d[8] (1915:1915:1915) (1843:1843:1843))
        (PORT d[9] (2097:2097:2097) (2128:2128:2128))
        (PORT d[10] (2828:2828:2828) (2726:2726:2726))
        (PORT d[11] (3365:3365:3365) (3218:3218:3218))
        (PORT d[12] (2216:2216:2216) (2138:2138:2138))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1526:1526:1526))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT d[0] (2181:2181:2181) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2760:2760:2760))
        (PORT d[1] (1196:1196:1196) (1201:1201:1201))
        (PORT d[2] (1708:1708:1708) (1684:1684:1684))
        (PORT d[3] (3633:3633:3633) (3592:3592:3592))
        (PORT d[4] (5594:5594:5594) (5477:5477:5477))
        (PORT d[5] (1404:1404:1404) (1394:1394:1394))
        (PORT d[6] (1132:1132:1132) (1143:1143:1143))
        (PORT d[7] (5171:5171:5171) (5071:5071:5071))
        (PORT d[8] (1719:1719:1719) (1691:1691:1691))
        (PORT d[9] (1118:1118:1118) (1120:1120:1120))
        (PORT d[10] (1134:1134:1134) (1130:1130:1130))
        (PORT d[11] (2396:2396:2396) (2352:2352:2352))
        (PORT d[12] (1746:1746:1746) (1724:1724:1724))
        (PORT clk (2217:2217:2217) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (PORT d[0] (1100:1100:1100) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1926:1926:1926))
        (PORT datab (1894:1894:1894) (1943:1943:1943))
        (PORT datac (2121:2121:2121) (2029:2029:2029))
        (PORT datad (1392:1392:1392) (1381:1381:1381))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1952w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1102:1102:1102))
        (PORT datac (1146:1146:1146) (1050:1050:1050))
        (PORT datad (992:992:992) (990:990:990))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4022:4022:4022))
        (PORT clk (2177:2177:2177) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2764:2764:2764))
        (PORT d[1] (4612:4612:4612) (4587:4587:4587))
        (PORT d[2] (4523:4523:4523) (4471:4471:4471))
        (PORT d[3] (3469:3469:3469) (3498:3498:3498))
        (PORT d[4] (2776:2776:2776) (2770:2770:2770))
        (PORT d[5] (3315:3315:3315) (3267:3267:3267))
        (PORT d[6] (2516:2516:2516) (2540:2540:2540))
        (PORT d[7] (3088:3088:3088) (3125:3125:3125))
        (PORT d[8] (3149:3149:3149) (2949:2949:2949))
        (PORT d[9] (2178:2178:2178) (2211:2211:2211))
        (PORT d[10] (3415:3415:3415) (3406:3406:3406))
        (PORT d[11] (3634:3634:3634) (3505:3505:3505))
        (PORT d[12] (4857:4857:4857) (4766:4766:4766))
        (PORT clk (2174:2174:2174) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2076:2076:2076))
        (PORT clk (2174:2174:2174) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2217:2217:2217))
        (PORT d[0] (2507:2507:2507) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4408:4408:4408))
        (PORT d[1] (3697:3697:3697) (3525:3525:3525))
        (PORT d[2] (4732:4732:4732) (4652:4652:4652))
        (PORT d[3] (3284:3284:3284) (3239:3239:3239))
        (PORT d[4] (2786:2786:2786) (2646:2646:2646))
        (PORT d[5] (2638:2638:2638) (2578:2578:2578))
        (PORT d[6] (3021:3021:3021) (3009:3009:3009))
        (PORT d[7] (2436:2436:2436) (2315:2315:2315))
        (PORT d[8] (3480:3480:3480) (3325:3325:3325))
        (PORT d[9] (3562:3562:3562) (3371:3371:3371))
        (PORT d[10] (3525:3525:3525) (3552:3552:3552))
        (PORT d[11] (3722:3722:3722) (3557:3557:3557))
        (PORT d[12] (2864:2864:2864) (2780:2780:2780))
        (PORT clk (2127:2127:2127) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2127:2127:2127))
        (PORT d[0] (1659:1659:1659) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1924:1924:1924))
        (PORT datab (1893:1893:1893) (1942:1942:1942))
        (PORT datac (2118:2118:2118) (2026:2026:2026))
        (PORT datad (1393:1393:1393) (1382:1382:1382))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (507:507:507))
        (PORT datab (329:329:329) (419:419:419))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1103:1103:1103))
        (PORT datac (876:876:876) (822:822:822))
        (PORT datad (994:994:994) (991:991:991))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4051:4051:4051))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2376:2376:2376))
        (PORT d[1] (4974:4974:4974) (4920:4920:4920))
        (PORT d[2] (4190:4190:4190) (4124:4124:4124))
        (PORT d[3] (1442:1442:1442) (1455:1455:1455))
        (PORT d[4] (3466:3466:3466) (3441:3441:3441))
        (PORT d[5] (3687:3687:3687) (3655:3655:3655))
        (PORT d[6] (2800:2800:2800) (2820:2820:2820))
        (PORT d[7] (3384:3384:3384) (3414:3414:3414))
        (PORT d[8] (3832:3832:3832) (3610:3610:3610))
        (PORT d[9] (2093:2093:2093) (2128:2128:2128))
        (PORT d[10] (4069:4069:4069) (4039:4039:4039))
        (PORT d[11] (4593:4593:4593) (4426:4426:4426))
        (PORT d[12] (5551:5551:5551) (5448:5448:5448))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2088:2088:2088))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (PORT d[0] (2802:2802:2802) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4419:4419:4419))
        (PORT d[1] (1462:1462:1462) (1393:1393:1393))
        (PORT d[2] (1263:1263:1263) (1207:1207:1207))
        (PORT d[3] (2619:2619:2619) (2565:2565:2565))
        (PORT d[4] (2086:2086:2086) (1960:1960:1960))
        (PORT d[5] (3316:3316:3316) (3235:3235:3235))
        (PORT d[6] (3645:3645:3645) (3618:3618:3618))
        (PORT d[7] (2779:2779:2779) (2651:2651:2651))
        (PORT d[8] (3789:3789:3789) (3656:3656:3656))
        (PORT d[9] (4281:4281:4281) (4081:4081:4081))
        (PORT d[10] (1426:1426:1426) (1445:1445:1445))
        (PORT d[11] (1779:1779:1779) (1694:1694:1694))
        (PORT d[12] (1869:1869:1869) (1785:1785:1785))
        (PORT clk (2186:2186:2186) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2180:2180:2180))
        (PORT d[0] (1323:1323:1323) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1174w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1318:1318:1318))
        (PORT datab (1312:1312:1312) (1298:1298:1298))
        (PORT datac (1338:1338:1338) (1322:1322:1322))
        (PORT datad (1422:1422:1422) (1421:1421:1421))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1935w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1098:1098:1098))
        (PORT datac (878:878:878) (824:824:824))
        (PORT datad (988:988:988) (985:985:985))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4933:4933:4933) (4909:4909:4909))
        (PORT clk (2262:2262:2262) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (5877:5877:5877))
        (PORT d[1] (5838:5838:5838) (5870:5870:5870))
        (PORT d[2] (4707:4707:4707) (4577:4577:4577))
        (PORT d[3] (2871:2871:2871) (2805:2805:2805))
        (PORT d[4] (4574:4574:4574) (4643:4643:4643))
        (PORT d[5] (2005:2005:2005) (1974:1974:1974))
        (PORT d[6] (2566:2566:2566) (2625:2625:2625))
        (PORT d[7] (3979:3979:3979) (4094:4094:4094))
        (PORT d[8] (1763:1763:1763) (1738:1738:1738))
        (PORT d[9] (2155:2155:2155) (2214:2214:2214))
        (PORT d[10] (3826:3826:3826) (3707:3707:3707))
        (PORT d[11] (5541:5541:5541) (5481:5481:5481))
        (PORT d[12] (4351:4351:4351) (4302:4302:4302))
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2520:2520:2520))
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2300:2300:2300))
        (PORT d[0] (3255:3255:3255) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2437:2437:2437))
        (PORT d[1] (4679:4679:4679) (4628:4628:4628))
        (PORT d[2] (3944:3944:3944) (3984:3984:3984))
        (PORT d[3] (3992:3992:3992) (3973:3973:3973))
        (PORT d[4] (6219:6219:6219) (6073:6073:6073))
        (PORT d[5] (3880:3880:3880) (3952:3952:3952))
        (PORT d[6] (4148:4148:4148) (4164:4164:4164))
        (PORT d[7] (3867:3867:3867) (3798:3798:3798))
        (PORT d[8] (4971:4971:4971) (4914:4914:4914))
        (PORT d[9] (3878:3878:3878) (3871:3871:3871))
        (PORT d[10] (2615:2615:2615) (2693:2693:2693))
        (PORT d[11] (3549:3549:3549) (3561:3561:3561))
        (PORT d[12] (3702:3702:3702) (3738:3738:3738))
        (PORT clk (2211:2211:2211) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2210:2210:2210))
        (PORT d[0] (1893:1893:1893) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1069:1069:1069))
        (PORT datab (1824:1824:1824) (1804:1804:1804))
        (PORT datac (1052:1052:1052) (1050:1050:1050))
        (PORT datad (1024:1024:1024) (1037:1037:1037))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (892:892:892))
        (PORT datab (1074:1074:1074) (1077:1077:1077))
        (PORT datac (1801:1801:1801) (1672:1672:1672))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1584w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (382:382:382))
        (PORT datab (1348:1348:1348) (1335:1335:1335))
        (PORT datac (1404:1404:1404) (1408:1408:1408))
        (PORT datad (1565:1565:1565) (1517:1517:1517))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1269:1269:1269))
        (PORT datab (1463:1463:1463) (1487:1487:1487))
        (PORT datac (1424:1424:1424) (1427:1427:1427))
        (PORT datad (1471:1471:1471) (1488:1488:1488))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4583:4583:4583))
        (PORT clk (2238:2238:2238) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (5935:5935:5935))
        (PORT d[1] (3862:3862:3862) (3763:3763:3763))
        (PORT d[2] (4493:4493:4493) (4435:4435:4435))
        (PORT d[3] (4056:4056:4056) (4179:4179:4179))
        (PORT d[4] (3371:3371:3371) (3346:3346:3346))
        (PORT d[5] (2065:2065:2065) (1955:1955:1955))
        (PORT d[6] (2588:2588:2588) (2651:2651:2651))
        (PORT d[7] (4094:4094:4094) (4233:4233:4233))
        (PORT d[8] (6605:6605:6605) (6368:6368:6368))
        (PORT d[9] (2565:2565:2565) (2644:2644:2644))
        (PORT d[10] (2752:2752:2752) (2745:2745:2745))
        (PORT d[11] (3231:3231:3231) (3278:3278:3278))
        (PORT d[12] (7367:7367:7367) (7272:7272:7272))
        (PORT clk (2235:2235:2235) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2706:2706:2706))
        (PORT clk (2235:2235:2235) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2273:2273:2273))
        (PORT d[0] (3402:3402:3402) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3090:3090:3090))
        (PORT d[1] (4702:4702:4702) (4657:4657:4657))
        (PORT d[2] (3446:3446:3446) (3441:3441:3441))
        (PORT d[3] (3692:3692:3692) (3671:3671:3671))
        (PORT d[4] (5271:5271:5271) (5228:5228:5228))
        (PORT d[5] (3168:3168:3168) (3217:3217:3217))
        (PORT d[6] (3753:3753:3753) (3731:3731:3731))
        (PORT d[7] (4337:4337:4337) (4330:4330:4330))
        (PORT d[8] (4509:4509:4509) (4416:4416:4416))
        (PORT d[9] (3800:3800:3800) (3792:3792:3792))
        (PORT d[10] (3674:3674:3674) (3669:3669:3669))
        (PORT d[11] (3535:3535:3535) (3551:3551:3551))
        (PORT d[12] (3476:3476:3476) (3523:3523:3523))
        (PORT clk (2187:2187:2187) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (PORT d[0] (2429:2429:2429) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1564w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1928:1928:1928))
        (PORT datab (1894:1894:1894) (1943:1943:1943))
        (PORT datac (2122:2122:2122) (2030:2030:2030))
        (PORT datad (936:936:936) (884:884:884))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1272:1272:1272))
        (PORT datab (1449:1449:1449) (1471:1471:1471))
        (PORT datac (1418:1418:1418) (1421:1421:1421))
        (PORT datad (1461:1461:1461) (1476:1476:1476))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4057:4057:4057))
        (PORT clk (2185:2185:2185) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4566:4566:4566))
        (PORT d[1] (4754:4754:4754) (4721:4721:4721))
        (PORT d[2] (4537:4537:4537) (4477:4477:4477))
        (PORT d[3] (3143:3143:3143) (3183:3183:3183))
        (PORT d[4] (2707:2707:2707) (2693:2693:2693))
        (PORT d[5] (2986:2986:2986) (2955:2955:2955))
        (PORT d[6] (2508:2508:2508) (2532:2532:2532))
        (PORT d[7] (2720:2720:2720) (2770:2770:2770))
        (PORT d[8] (3426:3426:3426) (3210:3210:3210))
        (PORT d[9] (2177:2177:2177) (2211:2211:2211))
        (PORT d[10] (3415:3415:3415) (3405:3405:3405))
        (PORT d[11] (3633:3633:3633) (3505:3505:3505))
        (PORT d[12] (4890:4890:4890) (4811:4811:4811))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2554:2554:2554))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2222:2222:2222))
        (PORT d[0] (3042:3042:3042) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4392:4392:4392))
        (PORT d[1] (3696:3696:3696) (3524:3524:3524))
        (PORT d[2] (2131:2131:2131) (2011:2011:2011))
        (PORT d[3] (3303:3303:3303) (3257:3257:3257))
        (PORT d[4] (2748:2748:2748) (2610:2610:2610))
        (PORT d[5] (2637:2637:2637) (2577:2577:2577))
        (PORT d[6] (3026:3026:3026) (3018:3018:3018))
        (PORT d[7] (2407:2407:2407) (2289:2289:2289))
        (PORT d[8] (3103:3103:3103) (2955:2955:2955))
        (PORT d[9] (3598:3598:3598) (3418:3418:3418))
        (PORT d[10] (3174:3174:3174) (3205:3205:3205))
        (PORT d[11] (3714:3714:3714) (3549:3549:3549))
        (PORT d[12] (2889:2889:2889) (2804:2804:2804))
        (PORT clk (2135:2135:2135) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2133:2133:2133))
        (PORT d[0] (2023:2023:2023) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1574w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1933:1933:1933))
        (PORT datab (1896:1896:1896) (1946:1946:1946))
        (PORT datac (2128:2128:2128) (2036:2036:2036))
        (PORT datad (935:935:935) (883:883:883))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1269:1269:1269))
        (PORT datab (1460:1460:1460) (1484:1484:1484))
        (PORT datac (1423:1423:1423) (1426:1426:1426))
        (PORT datad (1470:1470:1470) (1486:1486:1486))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4148:4148:4148))
        (PORT clk (2218:2218:2218) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4052:4052:4052) (3823:3823:3823))
        (PORT d[1] (5343:5343:5343) (5336:5336:5336))
        (PORT d[2] (4858:4858:4858) (4785:4785:4785))
        (PORT d[3] (2379:2379:2379) (2403:2403:2403))
        (PORT d[4] (2769:2769:2769) (2788:2788:2788))
        (PORT d[5] (3322:3322:3322) (3294:3294:3294))
        (PORT d[6] (2518:2518:2518) (2570:2570:2570))
        (PORT d[7] (2427:2427:2427) (2459:2459:2459))
        (PORT d[8] (4715:4715:4715) (4396:4396:4396))
        (PORT d[9] (2422:2422:2422) (2456:2456:2456))
        (PORT d[10] (3690:3690:3690) (3688:3688:3688))
        (PORT d[11] (3936:3936:3936) (3788:3788:3788))
        (PORT d[12] (4610:4610:4610) (4553:4553:4553))
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2422:2422:2422))
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2257:2257:2257))
        (PORT d[0] (3059:3059:3059) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3313:3313:3313))
        (PORT d[1] (4165:4165:4165) (3971:3971:3971))
        (PORT d[2] (4540:4540:4540) (4351:4351:4351))
        (PORT d[3] (3781:3781:3781) (3636:3636:3636))
        (PORT d[4] (4094:4094:4094) (3941:3941:3941))
        (PORT d[5] (2577:2577:2577) (2525:2525:2525))
        (PORT d[6] (2621:2621:2621) (2593:2593:2593))
        (PORT d[7] (3867:3867:3867) (3815:3815:3815))
        (PORT d[8] (4424:4424:4424) (4275:4275:4275))
        (PORT d[9] (3225:3225:3225) (3068:3068:3068))
        (PORT d[10] (2145:2145:2145) (2189:2189:2189))
        (PORT d[11] (3561:3561:3561) (3369:3369:3369))
        (PORT d[12] (2573:2573:2573) (2555:2555:2555))
        (PORT clk (2168:2168:2168) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT d[0] (2608:2608:2608) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1553w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1934:1934:1934))
        (PORT datab (1897:1897:1897) (1947:1947:1947))
        (PORT datac (2129:2129:2129) (2038:2038:2038))
        (PORT datad (936:936:936) (884:884:884))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2318w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1270:1270:1270))
        (PORT datab (1458:1458:1458) (1481:1481:1481))
        (PORT datac (1422:1422:1422) (1425:1425:1425))
        (PORT datad (1468:1468:1468) (1484:1484:1484))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3764:3764:3764))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2397:2397:2397))
        (PORT d[1] (2461:2461:2461) (2365:2365:2365))
        (PORT d[2] (3661:3661:3661) (3498:3498:3498))
        (PORT d[3] (3456:3456:3456) (3425:3425:3425))
        (PORT d[4] (3696:3696:3696) (3664:3664:3664))
        (PORT d[5] (4285:4285:4285) (4221:4221:4221))
        (PORT d[6] (2497:2497:2497) (2538:2538:2538))
        (PORT d[7] (1720:1720:1720) (1727:1727:1727))
        (PORT d[8] (1934:1934:1934) (1860:1860:1860))
        (PORT d[9] (2167:2167:2167) (2196:2196:2196))
        (PORT d[10] (2481:2481:2481) (2388:2388:2388))
        (PORT d[11] (3068:3068:3068) (2932:2932:2932))
        (PORT d[12] (2478:2478:2478) (2379:2379:2379))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1522:1522:1522))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (PORT d[0] (2179:2179:2179) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1120:1120:1120))
        (PORT d[1] (1776:1776:1776) (1752:1752:1752))
        (PORT d[2] (2124:2124:2124) (2086:2086:2086))
        (PORT d[3] (1687:1687:1687) (1642:1642:1642))
        (PORT d[4] (3797:3797:3797) (3683:3683:3683))
        (PORT d[5] (1094:1094:1094) (1099:1099:1099))
        (PORT d[6] (1442:1442:1442) (1432:1432:1432))
        (PORT d[7] (1085:1085:1085) (1081:1081:1081))
        (PORT d[8] (1785:1785:1785) (1762:1762:1762))
        (PORT d[9] (1761:1761:1761) (1741:1741:1741))
        (PORT d[10] (1119:1119:1119) (1115:1115:1115))
        (PORT d[11] (2049:2049:2049) (2017:2017:2017))
        (PORT d[12] (1381:1381:1381) (1369:1369:1369))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (908:908:908) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1090:1090:1090))
        (PORT datab (2162:2162:2162) (2079:2079:2079))
        (PORT datac (889:889:889) (810:810:810))
        (PORT datad (1026:1026:1026) (1041:1041:1041))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2284:2284:2284))
        (PORT datab (1072:1072:1072) (1075:1075:1075))
        (PORT datac (1644:1644:1644) (1589:1589:1589))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (297:297:297) (375:375:375))
        (PORT datac (1584:1584:1584) (1539:1539:1539))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (768:768:768))
        (PORT datab (1187:1187:1187) (1138:1138:1138))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1251w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1313:1313:1313))
        (PORT datab (1316:1316:1316) (1304:1304:1304))
        (PORT datac (1341:1341:1341) (1326:1326:1326))
        (PORT datad (1417:1417:1417) (1416:1416:1416))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1105:1105:1105))
        (PORT datac (1143:1143:1143) (1047:1047:1047))
        (PORT datad (996:996:996) (994:994:994))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4139:4139:4139))
        (PORT clk (2274:2274:2274) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5992:5992:5992) (5883:5883:5883))
        (PORT d[1] (6147:6147:6147) (6172:6172:6172))
        (PORT d[2] (5437:5437:5437) (5329:5329:5329))
        (PORT d[3] (2069:2069:2069) (2077:2077:2077))
        (PORT d[4] (4635:4635:4635) (4727:4727:4727))
        (PORT d[5] (4736:4736:4736) (4726:4726:4726))
        (PORT d[6] (2454:2454:2454) (2477:2477:2477))
        (PORT d[7] (3678:3678:3678) (3816:3816:3816))
        (PORT d[8] (2242:2242:2242) (2175:2175:2175))
        (PORT d[9] (2434:2434:2434) (2455:2455:2455))
        (PORT d[10] (3593:3593:3593) (3521:3521:3521))
        (PORT d[11] (4370:4370:4370) (4197:4197:4197))
        (PORT d[12] (4560:4560:4560) (4449:4449:4449))
        (PORT clk (2271:2271:2271) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1832:1832:1832))
        (PORT clk (2271:2271:2271) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (PORT d[0] (2491:2491:2491) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2766:2766:2766))
        (PORT d[1] (2228:2228:2228) (2211:2211:2211))
        (PORT d[2] (3783:3783:3783) (3714:3714:3714))
        (PORT d[3] (3577:3577:3577) (3518:3518:3518))
        (PORT d[4] (4577:4577:4577) (4483:4483:4483))
        (PORT d[5] (3925:3925:3925) (3998:3998:3998))
        (PORT d[6] (4623:4623:4623) (4686:4686:4686))
        (PORT d[7] (4213:4213:4213) (4151:4151:4151))
        (PORT d[8] (6029:6029:6029) (5977:5977:5977))
        (PORT d[9] (3971:3971:3971) (4023:4023:4023))
        (PORT d[10] (2611:2611:2611) (2668:2668:2668))
        (PORT d[11] (4626:4626:4626) (4646:4646:4646))
        (PORT d[12] (3229:3229:3229) (3209:3209:3209))
        (PORT clk (2223:2223:2223) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (PORT d[0] (1708:1708:1708) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1241w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1315:1315:1315))
        (PORT datab (1314:1314:1314) (1301:1301:1301))
        (PORT datac (1340:1340:1340) (1324:1324:1324))
        (PORT datad (1420:1420:1420) (1419:1419:1419))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2002w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1103:1103:1103))
        (PORT datac (877:877:877) (822:822:822))
        (PORT datad (993:993:993) (990:990:990))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4180:4180:4180))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5293:5293:5293) (5156:5156:5156))
        (PORT d[1] (5152:5152:5152) (5144:5144:5144))
        (PORT d[2] (5221:5221:5221) (5158:5158:5158))
        (PORT d[3] (2514:2514:2514) (2556:2556:2556))
        (PORT d[4] (4648:4648:4648) (4715:4715:4715))
        (PORT d[5] (3723:3723:3723) (3725:3725:3725))
        (PORT d[6] (2140:2140:2140) (2145:2145:2145))
        (PORT d[7] (4590:4590:4590) (4651:4651:4651))
        (PORT d[8] (6442:6442:6442) (6169:6169:6169))
        (PORT d[9] (2805:2805:2805) (2821:2821:2821))
        (PORT d[10] (3806:3806:3806) (3797:3797:3797))
        (PORT d[11] (5867:5867:5867) (5774:5774:5774))
        (PORT d[12] (4292:4292:4292) (4226:4226:4226))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2398:2398:2398))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (PORT d[0] (3151:3151:3151) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3426:3426:3426))
        (PORT d[1] (2498:2498:2498) (2392:2392:2392))
        (PORT d[2] (4770:4770:4770) (4656:4656:4656))
        (PORT d[3] (2518:2518:2518) (2382:2382:2382))
        (PORT d[4] (5263:5263:5263) (5081:5081:5081))
        (PORT d[5] (3464:3464:3464) (3494:3494:3494))
        (PORT d[6] (4914:4914:4914) (4942:4942:4942))
        (PORT d[7] (3533:3533:3533) (3454:3454:3454))
        (PORT d[8] (3883:3883:3883) (3789:3789:3789))
        (PORT d[9] (4760:4760:4760) (4833:4833:4833))
        (PORT d[10] (2113:2113:2113) (2143:2143:2143))
        (PORT d[11] (2731:2731:2731) (2606:2606:2606))
        (PORT d[12] (2504:2504:2504) (2416:2416:2416))
        (PORT clk (2196:2196:2196) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (PORT d[0] (1434:1434:1434) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1221w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1314:1314:1314))
        (PORT datab (1314:1314:1314) (1301:1301:1301))
        (PORT datac (1340:1340:1340) (1324:1324:1324))
        (PORT datad (1419:1419:1419) (1418:1418:1418))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1102:1102:1102))
        (PORT datac (876:876:876) (822:822:822))
        (PORT datad (993:993:993) (990:990:990))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4669:4669:4669))
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4651:4651:4651) (4384:4384:4384))
        (PORT d[1] (5058:5058:5058) (5031:5031:5031))
        (PORT d[2] (4809:4809:4809) (4725:4725:4725))
        (PORT d[3] (2021:2021:2021) (2025:2025:2025))
        (PORT d[4] (4127:4127:4127) (4148:4148:4148))
        (PORT d[5] (3965:3965:3965) (3931:3931:3931))
        (PORT d[6] (2793:2793:2793) (2828:2828:2828))
        (PORT d[7] (3009:3009:3009) (2985:2985:2985))
        (PORT d[8] (5806:5806:5806) (5444:5444:5444))
        (PORT d[9] (3119:3119:3119) (3159:3159:3159))
        (PORT d[10] (3128:3128:3128) (3139:3139:3139))
        (PORT d[11] (4618:4618:4618) (4473:4473:4473))
        (PORT d[12] (4911:4911:4911) (4812:4812:4812))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2168:2168:2168))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
        (PORT d[0] (2826:2826:2826) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3012:3012:3012))
        (PORT d[1] (4207:4207:4207) (4006:4006:4006))
        (PORT d[2] (3631:3631:3631) (3489:3489:3489))
        (PORT d[3] (3495:3495:3495) (3347:3347:3347))
        (PORT d[4] (4030:4030:4030) (3879:3879:3879))
        (PORT d[5] (3795:3795:3795) (3833:3833:3833))
        (PORT d[6] (2913:2913:2913) (2909:2909:2909))
        (PORT d[7] (5087:5087:5087) (4997:4997:4997))
        (PORT d[8] (4755:4755:4755) (4629:4629:4629))
        (PORT d[9] (3889:3889:3889) (3741:3741:3741))
        (PORT d[10] (2880:2880:2880) (2905:2905:2905))
        (PORT d[11] (4345:4345:4345) (4209:4209:4209))
        (PORT d[12] (3462:3462:3462) (3403:3403:3403))
        (PORT clk (2193:2193:2193) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2188:2188:2188))
        (PORT d[0] (2601:2601:2601) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1702:1702:1702))
        (PORT datab (801:801:801) (816:816:816))
        (PORT datac (724:724:724) (738:738:738))
        (PORT datad (2131:2131:2131) (2013:2013:2013))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1231w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1312:1312:1312))
        (PORT datab (1316:1316:1316) (1304:1304:1304))
        (PORT datac (1341:1341:1341) (1326:1326:1326))
        (PORT datad (1417:1417:1417) (1416:1416:1416))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1992w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1100:1100:1100))
        (PORT datac (1148:1148:1148) (1052:1052:1052))
        (PORT datad (990:990:990) (987:987:987))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4527:4527:4527))
        (PORT clk (2253:2253:2253) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (4718:4718:4718))
        (PORT d[1] (4739:4739:4739) (4738:4738:4738))
        (PORT d[2] (5532:5532:5532) (5453:5453:5453))
        (PORT d[3] (1440:1440:1440) (1451:1451:1451))
        (PORT d[4] (4973:4973:4973) (5027:5027:5027))
        (PORT d[5] (3682:3682:3682) (3655:3655:3655))
        (PORT d[6] (2056:2056:2056) (2066:2066:2066))
        (PORT d[7] (2930:2930:2930) (3029:3029:3029))
        (PORT d[8] (6777:6777:6777) (6491:6491:6491))
        (PORT d[9] (2483:2483:2483) (2510:2510:2510))
        (PORT d[10] (4137:4137:4137) (4111:4111:4111))
        (PORT d[11] (5287:5287:5287) (5158:5158:5158))
        (PORT d[12] (4673:4673:4673) (4603:4603:4603))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2023:2023:2023))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2291:2291:2291))
        (PORT d[0] (2787:2787:2787) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3751:3751:3751))
        (PORT d[1] (2807:2807:2807) (2673:2673:2673))
        (PORT d[2] (5090:5090:5090) (4968:4968:4968))
        (PORT d[3] (2195:2195:2195) (2076:2076:2076))
        (PORT d[4] (5582:5582:5582) (5387:5387:5387))
        (PORT d[5] (3362:3362:3362) (3374:3374:3374))
        (PORT d[6] (3558:3558:3558) (3556:3556:3556))
        (PORT d[7] (3859:3859:3859) (3765:3765:3765))
        (PORT d[8] (4265:4265:4265) (4164:4164:4164))
        (PORT d[9] (5063:5063:5063) (5127:5127:5127))
        (PORT d[10] (2494:2494:2494) (2520:2520:2520))
        (PORT d[11] (2998:2998:2998) (2845:2845:2845))
        (PORT d[12] (2200:2200:2200) (2108:2108:2108))
        (PORT clk (2203:2203:2203) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (PORT d[0] (1348:1348:1348) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1798:1798:1798))
        (PORT datab (802:802:802) (818:818:818))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1560:1560:1560) (1453:1453:1453))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (845:845:845) (817:817:817))
        (PORT datad (657:657:657) (663:663:663))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1341:1341:1341))
        (PORT datab (1330:1330:1330) (1293:1293:1293))
        (PORT datac (1313:1313:1313) (1282:1282:1282))
        (PORT datad (1314:1314:1314) (1280:1280:1280))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1369:1369:1369))
        (PORT datab (1315:1315:1315) (1302:1302:1302))
        (PORT datac (1600:1600:1600) (1534:1534:1534))
        (PORT datad (1281:1281:1281) (1262:1262:1262))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (294:294:294) (386:386:386))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2047w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1319:1319:1319))
        (PORT datab (1352:1352:1352) (1331:1331:1331))
        (PORT datac (1257:1257:1257) (1236:1236:1236))
        (PORT datad (1158:1158:1158) (1070:1070:1070))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4692:4692:4692))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4064:4064:4064))
        (PORT d[1] (5263:5263:5263) (5216:5216:5216))
        (PORT d[2] (4847:4847:4847) (4805:4805:4805))
        (PORT d[3] (2696:2696:2696) (2703:2703:2703))
        (PORT d[4] (3827:3827:3827) (3860:3860:3860))
        (PORT d[5] (4351:4351:4351) (4312:4312:4312))
        (PORT d[6] (2431:2431:2431) (2450:2450:2450))
        (PORT d[7] (2330:2330:2330) (2330:2330:2330))
        (PORT d[8] (5580:5580:5580) (5252:5252:5252))
        (PORT d[9] (3478:3478:3478) (3504:3504:3504))
        (PORT d[10] (3738:3738:3738) (3707:3707:3707))
        (PORT d[11] (4948:4948:4948) (4809:4809:4809))
        (PORT d[12] (5195:5195:5195) (5081:5081:5081))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2097:2097:2097))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (PORT d[0] (2812:2812:2812) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2970:2970:2970))
        (PORT d[1] (3877:3877:3877) (3688:3688:3688))
        (PORT d[2] (3307:3307:3307) (3176:3176:3176))
        (PORT d[3] (3173:3173:3173) (3040:3040:3040))
        (PORT d[4] (4060:4060:4060) (3911:3911:3911))
        (PORT d[5] (3461:3461:3461) (3506:3506:3506))
        (PORT d[6] (2937:2937:2937) (2926:2926:2926))
        (PORT d[7] (4761:4761:4761) (4678:4678:4678))
        (PORT d[8] (4464:4464:4464) (4357:4357:4357))
        (PORT d[9] (3943:3943:3943) (3796:3796:3796))
        (PORT d[10] (2551:2551:2551) (2586:2586:2586))
        (PORT d[11] (4325:4325:4325) (4191:4191:4191))
        (PORT d[12] (3486:3486:3486) (3416:3416:3416))
        (PORT clk (2203:2203:2203) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (PORT d[0] (2700:2700:2700) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1274w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1366:1366:1366))
        (PORT datab (1311:1311:1311) (1297:1297:1297))
        (PORT datac (1607:1607:1607) (1541:1541:1541))
        (PORT datad (1287:1287:1287) (1268:1268:1268))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2036w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1323:1323:1323))
        (PORT datab (1363:1363:1363) (1345:1345:1345))
        (PORT datac (1263:1263:1263) (1242:1242:1242))
        (PORT datad (1151:1151:1151) (1062:1062:1062))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (4604:4604:4604))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6207:6207:6207))
        (PORT d[1] (6156:6156:6156) (6171:6171:6171))
        (PORT d[2] (4982:4982:4982) (4847:4847:4847))
        (PORT d[3] (3210:3210:3210) (3138:3138:3138))
        (PORT d[4] (4905:4905:4905) (4968:4968:4968))
        (PORT d[5] (1686:1686:1686) (1667:1667:1667))
        (PORT d[6] (3320:3320:3320) (3364:3364:3364))
        (PORT d[7] (3971:3971:3971) (4085:4085:4085))
        (PORT d[8] (1403:1403:1403) (1392:1392:1392))
        (PORT d[9] (3083:3083:3083) (3080:3080:3080))
        (PORT d[10] (4122:4122:4122) (3999:3999:3999))
        (PORT d[11] (5935:5935:5935) (5869:5869:5869))
        (PORT d[12] (4396:4396:4396) (4346:4346:4346))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2257:2257:2257))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (2861:2861:2861) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2742:2742:2742))
        (PORT d[1] (5035:5035:5035) (4985:4985:4985))
        (PORT d[2] (4309:4309:4309) (4340:4340:4340))
        (PORT d[3] (4312:4312:4312) (4257:4257:4257))
        (PORT d[4] (6852:6852:6852) (6668:6668:6668))
        (PORT d[5] (3888:3888:3888) (3967:3967:3967))
        (PORT d[6] (4447:4447:4447) (4455:4455:4455))
        (PORT d[7] (4748:4748:4748) (4636:4636:4636))
        (PORT d[8] (5331:5331:5331) (5260:5260:5260))
        (PORT d[9] (3865:3865:3865) (3851:3851:3851))
        (PORT d[10] (3843:3843:3843) (3882:3882:3882))
        (PORT d[11] (3867:3867:3867) (3870:3870:3870))
        (PORT d[12] (3739:3739:3739) (3772:3772:3772))
        (PORT clk (2216:2216:2216) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (PORT d[0] (2468:2468:2468) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2462:2462:2462) (2355:2355:2355))
        (PORT datab (763:763:763) (771:771:771))
        (PORT datac (2240:2240:2240) (2191:2191:2191))
        (PORT datad (745:745:745) (769:769:769))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1305w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1368:1368:1368))
        (PORT datab (1313:1313:1313) (1300:1300:1300))
        (PORT datac (1604:1604:1604) (1538:1538:1538))
        (PORT datad (1285:1285:1285) (1266:1266:1266))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2067w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1321:1321:1321))
        (PORT datab (1356:1356:1356) (1337:1337:1337))
        (PORT datac (1260:1260:1260) (1239:1239:1239))
        (PORT datad (1155:1155:1155) (1067:1067:1067))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (4019:4019:4019))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2753:2753:2753))
        (PORT d[1] (4690:4690:4690) (4658:4658:4658))
        (PORT d[2] (4801:4801:4801) (4736:4736:4736))
        (PORT d[3] (3478:3478:3478) (3509:3509:3509))
        (PORT d[4] (2795:2795:2795) (2791:2791:2791))
        (PORT d[5] (3337:3337:3337) (3291:3291:3291))
        (PORT d[6] (2853:2853:2853) (2867:2867:2867))
        (PORT d[7] (3052:3052:3052) (3093:3093:3093))
        (PORT d[8] (3480:3480:3480) (3266:3266:3266))
        (PORT d[9] (2128:2128:2128) (2158:2158:2158))
        (PORT d[10] (3758:3758:3758) (3745:3745:3745))
        (PORT d[11] (3959:3959:3959) (3816:3816:3816))
        (PORT d[12] (3869:3869:3869) (3786:3786:3786))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2095:2095:2095))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (2833:2833:2833) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4659:4659:4659) (4669:4669:4669))
        (PORT d[1] (4032:4032:4032) (3833:3833:3833))
        (PORT d[2] (3703:3703:3703) (3632:3632:3632))
        (PORT d[3] (3298:3298:3298) (3254:3254:3254))
        (PORT d[4] (2170:2170:2170) (2060:2060:2060))
        (PORT d[5] (2964:2964:2964) (2896:2896:2896))
        (PORT d[6] (3358:3358:3358) (3344:3344:3344))
        (PORT d[7] (2128:2128:2128) (2026:2026:2026))
        (PORT d[8] (3477:3477:3477) (3354:3354:3354))
        (PORT d[9] (3932:3932:3932) (3741:3741:3741))
        (PORT d[10] (3501:3501:3501) (3529:3529:3529))
        (PORT d[11] (4018:4018:4018) (3845:3845:3845))
        (PORT d[12] (1876:1876:1876) (1836:1836:1836))
        (PORT clk (2144:2144:2144) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (PORT d[0] (1390:1390:1390) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1368:1368:1368))
        (PORT datab (1314:1314:1314) (1301:1301:1301))
        (PORT datac (1602:1602:1602) (1535:1535:1535))
        (PORT datad (1283:1283:1283) (1263:1263:1263))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2057w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1323:1323:1323))
        (PORT datab (1361:1361:1361) (1342:1342:1342))
        (PORT datac (1262:1262:1262) (1241:1241:1241))
        (PORT datad (1152:1152:1152) (1063:1063:1063))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4165:4165:4165))
        (PORT clk (2267:2267:2267) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6224:6224:6224) (6096:6096:6096))
        (PORT d[1] (5436:5436:5436) (5450:5450:5450))
        (PORT d[2] (4823:4823:4823) (4739:4739:4739))
        (PORT d[3] (2085:2085:2085) (2093:2093:2093))
        (PORT d[4] (4295:4295:4295) (4393:4393:4393))
        (PORT d[5] (4376:4376:4376) (4362:4362:4362))
        (PORT d[6] (2429:2429:2429) (2449:2449:2449))
        (PORT d[7] (2478:2478:2478) (2498:2498:2498))
        (PORT d[8] (2574:2574:2574) (2500:2500:2500))
        (PORT d[9] (2094:2094:2094) (2120:2120:2120))
        (PORT d[10] (3482:3482:3482) (3405:3405:3405))
        (PORT d[11] (4696:4696:4696) (4506:4506:4506))
        (PORT d[12] (4213:4213:4213) (4117:4117:4117))
        (PORT clk (2264:2264:2264) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2031:2031:2031))
        (PORT clk (2264:2264:2264) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2306:2306:2306))
        (PORT d[0] (2720:2720:2720) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2401:2401:2401))
        (PORT d[1] (2558:2558:2558) (2529:2529:2529))
        (PORT d[2] (3787:3787:3787) (3716:3716:3716))
        (PORT d[3] (2900:2900:2900) (2857:2857:2857))
        (PORT d[4] (4227:4227:4227) (4139:4139:4139))
        (PORT d[5] (3176:3176:3176) (3245:3245:3245))
        (PORT d[6] (4603:4603:4603) (4660:4660:4660))
        (PORT d[7] (3871:3871:3871) (3815:3815:3815))
        (PORT d[8] (5646:5646:5646) (5598:5598:5598))
        (PORT d[9] (3950:3950:3950) (4001:4001:4001))
        (PORT d[10] (2540:2540:2540) (2574:2574:2574))
        (PORT d[11] (4225:4225:4225) (4244:4244:4244))
        (PORT d[12] (3258:3258:3258) (3241:3241:3241))
        (PORT clk (2217:2217:2217) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (PORT d[0] (2058:2058:2058) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1493:1493:1493))
        (PORT datab (793:793:793) (806:806:806))
        (PORT datac (726:726:726) (740:740:740))
        (PORT datad (1551:1551:1551) (1468:1468:1468))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1345w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1366:1366:1366))
        (PORT datab (1311:1311:1311) (1297:1297:1297))
        (PORT datac (1607:1607:1607) (1541:1541:1541))
        (PORT datad (1287:1287:1287) (1269:1269:1269))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2107w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1321:1321:1321))
        (PORT datab (1354:1354:1354) (1334:1334:1334))
        (PORT datac (1259:1259:1259) (1238:1238:1238))
        (PORT datad (1157:1157:1157) (1069:1069:1069))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (4991:4991:4991))
        (PORT clk (2257:2257:2257) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3780:3780:3780))
        (PORT d[1] (5308:5308:5308) (5289:5289:5289))
        (PORT d[2] (4923:4923:4923) (4879:4879:4879))
        (PORT d[3] (2319:2319:2319) (2306:2306:2306))
        (PORT d[4] (3468:3468:3468) (3512:3512:3512))
        (PORT d[5] (3971:3971:3971) (3943:3943:3943))
        (PORT d[6] (2453:2453:2453) (2466:2466:2466))
        (PORT d[7] (2073:2073:2073) (2089:2089:2089))
        (PORT d[8] (5627:5627:5627) (5306:5306:5306))
        (PORT d[9] (3128:3128:3128) (3172:3172:3172))
        (PORT d[10] (3402:3402:3402) (3386:3386:3386))
        (PORT d[11] (4946:4946:4946) (4808:4808:4808))
        (PORT d[12] (5759:5759:5759) (5613:5613:5613))
        (PORT clk (2254:2254:2254) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2354:2354:2354))
        (PORT clk (2254:2254:2254) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2294:2294:2294))
        (PORT d[0] (3013:3013:3013) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2664:2664:2664))
        (PORT d[1] (3519:3519:3519) (3337:3337:3337))
        (PORT d[2] (3023:3023:3023) (2902:2902:2902))
        (PORT d[3] (3449:3449:3449) (3302:3302:3302))
        (PORT d[4] (4376:4376:4376) (4216:4216:4216))
        (PORT d[5] (3113:3113:3113) (3168:3168:3168))
        (PORT d[6] (2927:2927:2927) (2923:2923:2923))
        (PORT d[7] (4241:4241:4241) (4194:4194:4194))
        (PORT d[8] (4791:4791:4791) (4657:4657:4657))
        (PORT d[9] (3934:3934:3934) (3788:3788:3788))
        (PORT d[10] (2162:2162:2162) (2205:2205:2205))
        (PORT d[11] (4648:4648:4648) (4498:4498:4498))
        (PORT d[12] (2872:2872:2872) (2837:2837:2837))
        (PORT clk (2206:2206:2206) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (PORT d[0] (1420:1420:1420) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1335w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1369:1369:1369))
        (PORT datab (1315:1315:1315) (1302:1302:1302))
        (PORT datac (1601:1601:1601) (1534:1534:1534))
        (PORT datad (1282:1282:1282) (1262:1262:1262))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2097w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1321:1321:1321))
        (PORT datab (1355:1355:1355) (1335:1335:1335))
        (PORT datac (1259:1259:1259) (1238:1238:1238))
        (PORT datad (1156:1156:1156) (1068:1068:1068))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4728:4728:4728))
        (PORT clk (2250:2250:2250) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5018:5018:5018))
        (PORT d[1] (5739:5739:5739) (5717:5717:5717))
        (PORT d[2] (4555:4555:4555) (4507:4507:4507))
        (PORT d[3] (2106:2106:2106) (2139:2139:2139))
        (PORT d[4] (3926:3926:3926) (4004:4004:4004))
        (PORT d[5] (4061:4061:4061) (4049:4049:4049))
        (PORT d[6] (2494:2494:2494) (2512:2512:2512))
        (PORT d[7] (3893:3893:3893) (3975:3975:3975))
        (PORT d[8] (5837:5837:5837) (5591:5591:5591))
        (PORT d[9] (2671:2671:2671) (2632:2632:2632))
        (PORT d[10] (3135:3135:3135) (3139:3139:3139))
        (PORT d[11] (5134:5134:5134) (5045:5045:5045))
        (PORT d[12] (4893:4893:4893) (4796:4796:4796))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (2907:2907:2907))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2289:2289:2289))
        (PORT d[0] (3694:3694:3694) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2710:2710:2710))
        (PORT d[1] (3166:3166:3166) (3039:3039:3039))
        (PORT d[2] (4066:4066:4066) (3966:3966:3966))
        (PORT d[3] (2981:2981:2981) (2942:2942:2942))
        (PORT d[4] (4600:4600:4600) (4436:4436:4436))
        (PORT d[5] (2819:2819:2819) (2869:2869:2869))
        (PORT d[6] (4532:4532:4532) (4567:4567:4567))
        (PORT d[7] (3801:3801:3801) (3698:3698:3698))
        (PORT d[8] (5398:5398:5398) (5360:5360:5360))
        (PORT d[9] (4690:4690:4690) (4742:4742:4742))
        (PORT d[10] (2049:2049:2049) (2061:2061:2061))
        (PORT d[11] (3932:3932:3932) (3970:3970:3970))
        (PORT d[12] (3486:3486:3486) (3359:3359:3359))
        (PORT clk (2200:2200:2200) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2199:2199:2199))
        (PORT d[0] (1711:1711:1711) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1891:1891:1891))
        (PORT datab (802:802:802) (818:818:818))
        (PORT datac (724:724:724) (738:738:738))
        (PORT datad (1327:1327:1327) (1285:1285:1285))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1315w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1368:1368:1368))
        (PORT datab (1314:1314:1314) (1300:1300:1300))
        (PORT datac (1605:1605:1605) (1539:1539:1539))
        (PORT datad (1285:1285:1285) (1267:1267:1267))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2077w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1324:1324:1324))
        (PORT datab (1365:1365:1365) (1348:1348:1348))
        (PORT datac (1264:1264:1264) (1244:1244:1244))
        (PORT datad (1149:1149:1149) (1060:1060:1060))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4131:4131:4131))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1795:1795:1795))
        (PORT d[1] (2213:2213:2213) (2135:2135:2135))
        (PORT d[2] (6076:6076:6076) (5942:5942:5942))
        (PORT d[3] (2762:2762:2762) (2760:2760:2760))
        (PORT d[4] (5286:5286:5286) (5355:5355:5355))
        (PORT d[5] (1810:1810:1810) (1716:1716:1716))
        (PORT d[6] (2924:2924:2924) (2974:2974:2974))
        (PORT d[7] (1378:1378:1378) (1394:1394:1394))
        (PORT d[8] (1839:1839:1839) (1753:1753:1753))
        (PORT d[9] (2176:2176:2176) (2205:2205:2205))
        (PORT d[10] (4295:4295:4295) (4206:4206:4206))
        (PORT d[11] (3691:3691:3691) (3528:3528:3528))
        (PORT d[12] (2484:2484:2484) (2390:2390:2390))
        (PORT clk (2266:2266:2266) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1227:1227:1227))
        (PORT clk (2266:2266:2266) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2307:2307:2307))
        (PORT d[0] (1870:1870:1870) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2806:2806:2806))
        (PORT d[1] (1521:1521:1521) (1516:1516:1516))
        (PORT d[2] (1429:1429:1429) (1420:1420:1420))
        (PORT d[3] (3282:3282:3282) (3247:3247:3247))
        (PORT d[4] (5262:5262:5262) (5159:5159:5159))
        (PORT d[5] (3912:3912:3912) (3960:3960:3960))
        (PORT d[6] (5264:5264:5264) (5303:5303:5303))
        (PORT d[7] (5163:5163:5163) (5063:5063:5063))
        (PORT d[8] (1647:1647:1647) (1618:1618:1618))
        (PORT d[9] (1444:1444:1444) (1439:1439:1439))
        (PORT d[10] (1493:1493:1493) (1477:1477:1477))
        (PORT d[11] (2429:2429:2429) (2384:2384:2384))
        (PORT d[12] (1395:1395:1395) (1386:1386:1386))
        (PORT clk (2218:2218:2218) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (PORT d[0] (1602:1602:1602) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1325w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1367:1367:1367))
        (PORT datab (1312:1312:1312) (1299:1299:1299))
        (PORT datac (1605:1605:1605) (1539:1539:1539))
        (PORT datad (1285:1285:1285) (1267:1267:1267))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2087w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1324:1324:1324))
        (PORT datab (1366:1366:1366) (1349:1349:1349))
        (PORT datac (1265:1265:1265) (1244:1244:1244))
        (PORT datad (1148:1148:1148) (1060:1060:1060))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4586:4586:4586))
        (PORT clk (2265:2265:2265) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6230:6230:6230) (6102:6102:6102))
        (PORT d[1] (5872:5872:5872) (5904:5904:5904))
        (PORT d[2] (4752:4752:4752) (4620:4620:4620))
        (PORT d[3] (2903:2903:2903) (2842:2842:2842))
        (PORT d[4] (4637:4637:4637) (4702:4702:4702))
        (PORT d[5] (1721:1721:1721) (1702:1702:1702))
        (PORT d[6] (2944:2944:2944) (2996:2996:2996))
        (PORT d[7] (3640:3640:3640) (3771:3771:3771))
        (PORT d[8] (1742:1742:1742) (1716:1716:1716))
        (PORT d[9] (2730:2730:2730) (2744:2744:2744))
        (PORT d[10] (3790:3790:3790) (3676:3676:3676))
        (PORT d[11] (5563:5563:5563) (5506:5506:5506))
        (PORT d[12] (4362:4362:4362) (4312:4312:4312))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2426:2426:2426))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (PORT d[0] (3013:3013:3013) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2385:2385:2385))
        (PORT d[1] (4715:4715:4715) (4677:4677:4677))
        (PORT d[2] (3667:3667:3667) (3722:3722:3722))
        (PORT d[3] (4015:4015:4015) (3986:3986:3986))
        (PORT d[4] (6243:6243:6243) (6099:6099:6099))
        (PORT d[5] (3868:3868:3868) (3945:3945:3945))
        (PORT d[6] (4439:4439:4439) (4446:4446:4446))
        (PORT d[7] (4215:4215:4215) (4135:4135:4135))
        (PORT d[8] (5012:5012:5012) (4955:4955:4955))
        (PORT d[9] (3565:3565:3565) (3578:3578:3578))
        (PORT d[10] (3804:3804:3804) (3849:3849:3849))
        (PORT d[11] (3889:3889:3889) (3892:3892:3892))
        (PORT d[12] (3409:3409:3409) (3461:3461:3461))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (2061:2061:2061) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1068:1068:1068))
        (PORT datab (760:760:760) (769:769:769))
        (PORT datac (2076:2076:2076) (1980:1980:1980))
        (PORT datad (756:756:756) (782:782:782))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (705:705:705))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (847:847:847) (820:820:820))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (703:703:703))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (960:960:960) (941:941:941))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1449w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1340:1340:1340))
        (PORT datab (1328:1328:1328) (1290:1290:1290))
        (PORT datac (1311:1311:1311) (1280:1280:1280))
        (PORT datad (1311:1311:1311) (1277:1277:1277))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1531w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (PORT datab (1616:1616:1616) (1559:1559:1559))
        (PORT datac (1400:1400:1400) (1404:1404:1404))
        (PORT datad (1321:1321:1321) (1301:1301:1301))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (293:293:293) (385:385:385))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1275:1275:1275))
        (PORT datab (1456:1456:1456) (1478:1478:1478))
        (PORT datac (1421:1421:1421) (1424:1424:1424))
        (PORT datad (1466:1466:1466) (1481:1481:1481))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1633:1633:1633))
        (PORT clk (2208:2208:2208) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4811:4811:4811))
        (PORT d[1] (2848:2848:2848) (2740:2740:2740))
        (PORT d[2] (3724:3724:3724) (3568:3568:3568))
        (PORT d[3] (3646:3646:3646) (3745:3745:3745))
        (PORT d[4] (1924:1924:1924) (1848:1848:1848))
        (PORT d[5] (3100:3100:3100) (2973:2973:2973))
        (PORT d[6] (3999:3999:3999) (4083:4083:4083))
        (PORT d[7] (2037:2037:2037) (2002:2002:2002))
        (PORT d[8] (1900:1900:1900) (1832:1832:1832))
        (PORT d[9] (2209:2209:2209) (2283:2283:2283))
        (PORT d[10] (3760:3760:3760) (3743:3743:3743))
        (PORT d[11] (3516:3516:3516) (3421:3421:3421))
        (PORT d[12] (6056:6056:6056) (6018:6018:6018))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1379:1379:1379))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (PORT d[0] (2058:2058:2058) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4625:4625:4625))
        (PORT d[1] (3911:3911:3911) (3771:3771:3771))
        (PORT d[2] (3582:3582:3582) (3634:3634:3634))
        (PORT d[3] (3426:3426:3426) (3299:3299:3299))
        (PORT d[4] (5217:5217:5217) (5151:5151:5151))
        (PORT d[5] (3079:3079:3079) (3050:3050:3050))
        (PORT d[6] (3992:3992:3992) (3924:3924:3924))
        (PORT d[7] (5405:5405:5405) (5400:5400:5400))
        (PORT d[8] (4414:4414:4414) (4251:4251:4251))
        (PORT d[9] (3159:3159:3159) (3157:3157:3157))
        (PORT d[10] (3689:3689:3689) (3630:3630:3630))
        (PORT d[11] (4789:4789:4789) (4749:4749:4749))
        (PORT d[12] (3852:3852:3852) (3765:3765:3765))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (1229:1229:1229) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1511w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (355:355:355))
        (PORT datab (1621:1621:1621) (1564:1564:1564))
        (PORT datac (1394:1394:1394) (1397:1397:1397))
        (PORT datad (1327:1327:1327) (1308:1308:1308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2275w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1276:1276:1276))
        (PORT datab (1453:1453:1453) (1476:1476:1476))
        (PORT datac (1420:1420:1420) (1423:1423:1423))
        (PORT datad (1464:1464:1464) (1479:1479:1479))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3745:3745:3745))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (4821:4821:4821))
        (PORT d[1] (4689:4689:4689) (4687:4687:4687))
        (PORT d[2] (2949:2949:2949) (2793:2793:2793))
        (PORT d[3] (3565:3565:3565) (3631:3631:3631))
        (PORT d[4] (3031:3031:3031) (3017:3017:3017))
        (PORT d[5] (2976:2976:2976) (2934:2934:2934))
        (PORT d[6] (2907:2907:2907) (2984:2984:2984))
        (PORT d[7] (2849:2849:2849) (2943:2943:2943))
        (PORT d[8] (2723:2723:2723) (2578:2578:2578))
        (PORT d[9] (1790:1790:1790) (1832:1832:1832))
        (PORT d[10] (2849:2849:2849) (2737:2737:2737))
        (PORT d[11] (2743:2743:2743) (2616:2616:2616))
        (PORT d[12] (4675:4675:4675) (4636:4636:4636))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1748:1748:1748))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2248:2248:2248))
        (PORT d[0] (2439:2439:2439) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4295:4295:4295))
        (PORT d[1] (2425:2425:2425) (2379:2379:2379))
        (PORT d[2] (2138:2138:2138) (2113:2113:2113))
        (PORT d[3] (4295:4295:4295) (4251:4251:4251))
        (PORT d[4] (4863:4863:4863) (4753:4753:4753))
        (PORT d[5] (2744:2744:2744) (2739:2739:2739))
        (PORT d[6] (2666:2666:2666) (2601:2601:2601))
        (PORT d[7] (1770:1770:1770) (1744:1744:1744))
        (PORT d[8] (3576:3576:3576) (3450:3450:3450))
        (PORT d[9] (2409:2409:2409) (2362:2362:2362))
        (PORT d[10] (3349:3349:3349) (3304:3304:3304))
        (PORT d[11] (2402:2402:2402) (2347:2347:2347))
        (PORT d[12] (2931:2931:2931) (2890:2890:2890))
        (PORT clk (2161:2161:2161) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (PORT d[0] (595:595:595) (534:534:534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1002:1002:1002))
        (PORT datab (1745:1745:1745) (1766:1766:1766))
        (PORT datac (1596:1596:1596) (1573:1573:1573))
        (PORT datad (1244:1244:1244) (1171:1171:1171))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1521w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (355:355:355))
        (PORT datab (1621:1621:1621) (1564:1564:1564))
        (PORT datac (1393:1393:1393) (1396:1396:1396))
        (PORT datad (1328:1328:1328) (1309:1309:1309))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1276:1276:1276))
        (PORT datab (1452:1452:1452) (1473:1473:1473))
        (PORT datac (1419:1419:1419) (1422:1422:1422))
        (PORT datad (1463:1463:1463) (1478:1478:1478))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2234:2234:2234))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5182:5182:5182) (5010:5010:5010))
        (PORT d[1] (2527:2527:2527) (2425:2425:2425))
        (PORT d[2] (3406:3406:3406) (3265:3265:3265))
        (PORT d[3] (3313:3313:3313) (3415:3415:3415))
        (PORT d[4] (2672:2672:2672) (2649:2649:2649))
        (PORT d[5] (2770:2770:2770) (2654:2654:2654))
        (PORT d[6] (3680:3680:3680) (3778:3778:3778))
        (PORT d[7] (2057:2057:2057) (2023:2023:2023))
        (PORT d[8] (7324:7324:7324) (7126:7126:7126))
        (PORT d[9] (2273:2273:2273) (2337:2337:2337))
        (PORT d[10] (3424:3424:3424) (3418:3418:3418))
        (PORT d[11] (2045:2045:2045) (2042:2042:2042))
        (PORT d[12] (5717:5717:5717) (5696:5696:5696))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1656:1656:1656))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (2330:2330:2330) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4315:4315:4315))
        (PORT d[1] (3544:3544:3544) (3422:3422:3422))
        (PORT d[2] (3750:3750:3750) (3700:3700:3700))
        (PORT d[3] (3747:3747:3747) (3597:3597:3597))
        (PORT d[4] (5664:5664:5664) (5489:5489:5489))
        (PORT d[5] (2755:2755:2755) (2739:2739:2739))
        (PORT d[6] (3626:3626:3626) (3567:3567:3567))
        (PORT d[7] (5056:5056:5056) (5061:5061:5061))
        (PORT d[8] (3773:3773:3773) (3632:3632:3632))
        (PORT d[9] (4161:4161:4161) (4145:4145:4145))
        (PORT d[10] (2590:2590:2590) (2527:2527:2527))
        (PORT d[11] (4451:4451:4451) (4422:4422:4422))
        (PORT d[12] (3527:3527:3527) (3453:3453:3453))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (1281:1281:1281) (1221:1221:1221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1501w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (348:348:348))
        (PORT datab (1614:1614:1614) (1556:1556:1556))
        (PORT datac (1402:1402:1402) (1406:1406:1406))
        (PORT datad (1318:1318:1318) (1298:1298:1298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2265w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1276:1276:1276))
        (PORT datab (1450:1450:1450) (1471:1471:1471))
        (PORT datac (1418:1418:1418) (1421:1421:1421))
        (PORT datad (1461:1461:1461) (1476:1476:1476))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2051:2051:2051))
        (PORT clk (2186:2186:2186) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5553:5553:5553) (5409:5409:5409))
        (PORT d[1] (3523:3523:3523) (3423:3423:3423))
        (PORT d[2] (4028:4028:4028) (3881:3881:3881))
        (PORT d[3] (3731:3731:3731) (3869:3869:3869))
        (PORT d[4] (3339:3339:3339) (3282:3282:3282))
        (PORT d[5] (3749:3749:3749) (3536:3536:3536))
        (PORT d[6] (1870:1870:1870) (1906:1906:1906))
        (PORT d[7] (3659:3659:3659) (3500:3500:3500))
        (PORT d[8] (6671:6671:6671) (6467:6467:6467))
        (PORT d[9] (2920:2920:2920) (3011:3011:3011))
        (PORT d[10] (3101:3101:3101) (3103:3103:3103))
        (PORT d[11] (3319:3319:3319) (3268:3268:3268))
        (PORT d[12] (6038:6038:6038) (5998:5998:5998))
        (PORT clk (2183:2183:2183) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3043:3043:3043))
        (PORT clk (2183:2183:2183) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2221:2221:2221))
        (PORT d[0] (3747:3747:3747) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3271:3271:3271))
        (PORT d[1] (4205:4205:4205) (4087:4087:4087))
        (PORT d[2] (3200:3200:3200) (3200:3200:3200))
        (PORT d[3] (4256:4256:4256) (4201:4201:4201))
        (PORT d[4] (4900:4900:4900) (4841:4841:4841))
        (PORT d[5] (2768:2768:2768) (2810:2810:2810))
        (PORT d[6] (3379:3379:3379) (3339:3339:3339))
        (PORT d[7] (5091:5091:5091) (5101:5101:5101))
        (PORT d[8] (4144:4144:4144) (4035:4035:4035))
        (PORT d[9] (3387:3387:3387) (3370:3370:3370))
        (PORT d[10] (3588:3588:3588) (3527:3527:3527))
        (PORT d[11] (3383:3383:3383) (3333:3333:3333))
        (PORT d[12] (3074:3074:3074) (3105:3105:3105))
        (PORT clk (2135:2135:2135) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2132:2132:2132))
        (PORT d[0] (3336:3336:3336) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1310:1310:1310))
        (PORT datab (1747:1747:1747) (1768:1768:1768))
        (PORT datac (1595:1595:1595) (1571:1571:1571))
        (PORT datad (1353:1353:1353) (1316:1316:1316))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1460w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (348:348:348))
        (PORT datab (1613:1613:1613) (1555:1555:1555))
        (PORT datac (1403:1403:1403) (1407:1407:1407))
        (PORT datad (1317:1317:1317) (1298:1298:1298))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2224w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1274:1274:1274))
        (PORT datab (1456:1456:1456) (1479:1479:1479))
        (PORT datac (1421:1421:1421) (1424:1424:1424))
        (PORT datad (1466:1466:1466) (1482:1482:1482))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2216:2216:2216))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4495:4495:4495))
        (PORT d[1] (3216:3216:3216) (3094:3094:3094))
        (PORT d[2] (2762:2762:2762) (2632:2632:2632))
        (PORT d[3] (3588:3588:3588) (3675:3675:3675))
        (PORT d[4] (2556:2556:2556) (2493:2493:2493))
        (PORT d[5] (3058:3058:3058) (2919:2919:2919))
        (PORT d[6] (3250:3250:3250) (3347:3347:3347))
        (PORT d[7] (2710:2710:2710) (2665:2665:2665))
        (PORT d[8] (7327:7327:7327) (7119:7119:7119))
        (PORT d[9] (2871:2871:2871) (2933:2933:2933))
        (PORT d[10] (3986:3986:3986) (3940:3940:3940))
        (PORT d[11] (2042:2042:2042) (2035:2035:2035))
        (PORT d[12] (5447:5447:5447) (5430:5430:5430))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2282:2282:2282))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2272:2272:2272))
        (PORT d[0] (3000:3000:3000) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3799:3799:3799))
        (PORT d[1] (3153:3153:3153) (3031:3031:3031))
        (PORT d[2] (2783:2783:2783) (2765:2765:2765))
        (PORT d[3] (3131:3131:3131) (3002:3002:3002))
        (PORT d[4] (4970:4970:4970) (4817:4817:4817))
        (PORT d[5] (2361:2361:2361) (2350:2350:2350))
        (PORT d[6] (3271:3271:3271) (3196:3196:3196))
        (PORT d[7] (5446:5446:5446) (5378:5378:5378))
        (PORT d[8] (3056:3056:3056) (2928:2928:2928))
        (PORT d[9] (3515:3515:3515) (3521:3521:3521))
        (PORT d[10] (2639:2639:2639) (2592:2592:2592))
        (PORT d[11] (3861:3861:3861) (3841:3841:3841))
        (PORT d[12] (2868:2868:2868) (2811:2811:2811))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (2233:2233:2233) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (356:356:356))
        (PORT datab (1621:1621:1621) (1564:1564:1564))
        (PORT datac (1392:1392:1392) (1395:1395:1395))
        (PORT datad (1329:1329:1329) (1310:1310:1310))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2245w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1271:1271:1271))
        (PORT datab (1462:1462:1462) (1485:1485:1485))
        (PORT datac (1424:1424:1424) (1427:1427:1427))
        (PORT datad (1471:1471:1471) (1487:1487:1487))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3388:3388:3388))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4359:4359:4359))
        (PORT d[1] (4690:4690:4690) (4681:4681:4681))
        (PORT d[2] (2976:2976:2976) (2823:2823:2823))
        (PORT d[3] (3505:3505:3505) (3573:3573:3573))
        (PORT d[4] (2715:2715:2715) (2701:2701:2701))
        (PORT d[5] (3273:3273:3273) (3239:3239:3239))
        (PORT d[6] (2906:2906:2906) (2983:2983:2983))
        (PORT d[7] (3211:3211:3211) (3291:3291:3291))
        (PORT d[8] (3365:3365:3365) (3203:3203:3203))
        (PORT d[9] (1864:1864:1864) (1911:1911:1911))
        (PORT d[10] (3675:3675:3675) (3677:3677:3677))
        (PORT d[11] (3020:3020:3020) (2877:2877:2877))
        (PORT d[12] (4686:4686:4686) (4646:4646:4646))
        (PORT clk (2241:2241:2241) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2237:2237:2237))
        (PORT clk (2241:2241:2241) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (PORT d[0] (2853:2853:2853) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4295:4295:4295))
        (PORT d[1] (2645:2645:2645) (2572:2572:2572))
        (PORT d[2] (2075:2075:2075) (2037:2037:2037))
        (PORT d[3] (3983:3983:3983) (3956:3956:3956))
        (PORT d[4] (4519:4519:4519) (4414:4414:4414))
        (PORT d[5] (2406:2406:2406) (2407:2407:2407))
        (PORT d[6] (2307:2307:2307) (2250:2250:2250))
        (PORT d[7] (2045:2045:2045) (2003:2003:2003))
        (PORT d[8] (2897:2897:2897) (2796:2796:2796))
        (PORT d[9] (2693:2693:2693) (2636:2636:2636))
        (PORT d[10] (2669:2669:2669) (2645:2645:2645))
        (PORT d[11] (2330:2330:2330) (2272:2272:2272))
        (PORT d[12] (2259:2259:2259) (2246:2246:2246))
        (PORT clk (2194:2194:2194) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (PORT d[0] (1437:1437:1437) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1408:1408:1408))
        (PORT datab (1742:1742:1742) (1763:1763:1763))
        (PORT datac (1598:1598:1598) (1575:1575:1575))
        (PORT datad (1555:1555:1555) (1464:1464:1464))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (351:351:351))
        (PORT datab (1616:1616:1616) (1559:1559:1559))
        (PORT datac (1399:1399:1399) (1403:1403:1403))
        (PORT datad (1321:1321:1321) (1302:1302:1302))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2235w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1278:1278:1278))
        (PORT datab (1446:1446:1446) (1466:1466:1466))
        (PORT datac (1416:1416:1416) (1419:1419:1419))
        (PORT datad (1458:1458:1458) (1472:1472:1472))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3766:3766:3766))
        (PORT clk (2217:2217:2217) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2078:2078:2078))
        (PORT d[1] (2209:2209:2209) (2129:2129:2129))
        (PORT d[2] (3313:3313:3313) (3155:3155:3155))
        (PORT d[3] (4257:4257:4257) (4324:4324:4324))
        (PORT d[4] (3695:3695:3695) (3661:3661:3661))
        (PORT d[5] (4288:4288:4288) (4231:4231:4231))
        (PORT d[6] (2565:2565:2565) (2627:2627:2627))
        (PORT d[7] (3226:3226:3226) (3310:3310:3310))
        (PORT d[8] (2996:2996:2996) (2831:2831:2831))
        (PORT d[9] (1777:1777:1777) (1818:1818:1818))
        (PORT d[10] (2503:2503:2503) (2409:2409:2409))
        (PORT d[11] (2725:2725:2725) (2603:2603:2603))
        (PORT d[12] (3144:3144:3144) (3020:3020:3020))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1358:1358:1358))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2255:2255:2255))
        (PORT d[0] (2043:2043:2043) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1162:1162:1162))
        (PORT d[1] (1780:1780:1780) (1753:1753:1753))
        (PORT d[2] (1812:1812:1812) (1801:1801:1801))
        (PORT d[3] (1165:1165:1165) (1166:1166:1166))
        (PORT d[4] (4156:4156:4156) (4037:4037:4037))
        (PORT d[5] (3075:3075:3075) (3055:3055:3055))
        (PORT d[6] (2982:2982:2982) (2906:2906:2906))
        (PORT d[7] (1107:1107:1107) (1104:1104:1104))
        (PORT d[8] (1516:1516:1516) (1506:1506:1506))
        (PORT d[9] (1474:1474:1474) (1469:1469:1469))
        (PORT d[10] (1433:1433:1433) (1415:1415:1415))
        (PORT d[11] (1724:1724:1724) (1704:1704:1704))
        (PORT d[12] (3573:3573:3573) (3510:3510:3510))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT d[0] (582:582:582) (518:518:518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1920:1920:1920))
        (PORT datab (1892:1892:1892) (1941:1941:1941))
        (PORT datac (2114:2114:2114) (2021:2021:2021))
        (PORT datad (917:917:917) (855:855:855))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2255w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1278:1278:1278))
        (PORT datab (1448:1448:1448) (1469:1469:1469))
        (PORT datac (1418:1418:1418) (1420:1420:1420))
        (PORT datad (1460:1460:1460) (1474:1474:1474))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3394:3394:3394))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4431:4431:4431))
        (PORT d[1] (4728:4728:4728) (4709:4709:4709))
        (PORT d[2] (3001:3001:3001) (2848:2848:2848))
        (PORT d[3] (3814:3814:3814) (3863:3863:3863))
        (PORT d[4] (2680:2680:2680) (2666:2666:2666))
        (PORT d[5] (3338:3338:3338) (3304:3304:3304))
        (PORT d[6] (2932:2932:2932) (3009:3009:3009))
        (PORT d[7] (3237:3237:3237) (3315:3315:3315))
        (PORT d[8] (3359:3359:3359) (3198:3198:3198))
        (PORT d[9] (1831:1831:1831) (1878:1878:1878))
        (PORT d[10] (3695:3695:3695) (3695:3695:3695))
        (PORT d[11] (2960:2960:2960) (2829:2829:2829))
        (PORT d[12] (5033:5033:5033) (4982:4982:4982))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1794:1794:1794))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (PORT d[0] (2484:2484:2484) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3995:3995:3995))
        (PORT d[1] (2019:2019:2019) (1966:1966:1966))
        (PORT d[2] (2050:2050:2050) (2021:2021:2021))
        (PORT d[3] (4020:4020:4020) (3991:3991:3991))
        (PORT d[4] (4511:4511:4511) (4409:4409:4409))
        (PORT d[5] (2396:2396:2396) (2400:2400:2400))
        (PORT d[6] (2328:2328:2328) (2267:2267:2267))
        (PORT d[7] (5210:5210:5210) (5157:5157:5157))
        (PORT d[8] (3237:3237:3237) (3122:3122:3122))
        (PORT d[9] (2676:2676:2676) (2617:2617:2617))
        (PORT d[10] (2985:2985:2985) (2947:2947:2947))
        (PORT d[11] (2372:2372:2372) (2315:2315:2315))
        (PORT d[12] (2565:2565:2565) (2539:2539:2539))
        (PORT clk (2189:2189:2189) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (PORT d[0] (913:913:913) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1578:1578:1578))
        (PORT datab (1542:1542:1542) (1570:1570:1570))
        (PORT datac (651:651:651) (608:608:608))
        (PORT datad (1346:1346:1346) (1323:1323:1323))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1548:1548:1548) (1506:1506:1506))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1551:1551:1551) (1509:1509:1509))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1356w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1341:1341:1341))
        (PORT datab (1332:1332:1332) (1295:1295:1295))
        (PORT datac (1314:1314:1314) (1284:1284:1284))
        (PORT datad (1316:1316:1316) (1283:1283:1283))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1438w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1928:1928:1928))
        (PORT datab (1894:1894:1894) (1944:1944:1944))
        (PORT datac (2123:2123:2123) (2031:2031:2031))
        (PORT datad (998:998:998) (948:948:948))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (293:293:293) (385:385:385))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1325:1325:1325))
        (PORT datab (1367:1367:1367) (1350:1350:1350))
        (PORT datac (1265:1265:1265) (1244:1244:1244))
        (PORT datad (1146:1146:1146) (1066:1066:1066))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4434:4434:4434))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4408:4408:4408))
        (PORT d[1] (4958:4958:4958) (4929:4929:4929))
        (PORT d[2] (4835:4835:4835) (4749:4749:4749))
        (PORT d[3] (2387:2387:2387) (2405:2405:2405))
        (PORT d[4] (4153:4153:4153) (4172:4172:4172))
        (PORT d[5] (4344:4344:4344) (4305:4305:4305))
        (PORT d[6] (2804:2804:2804) (2837:2837:2837))
        (PORT d[7] (2434:2434:2434) (2457:2457:2457))
        (PORT d[8] (5502:5502:5502) (5159:5159:5159))
        (PORT d[9] (2898:2898:2898) (2959:2959:2959))
        (PORT d[10] (3395:3395:3395) (3391:3391:3391))
        (PORT d[11] (4308:4308:4308) (4198:4198:4198))
        (PORT d[12] (4837:4837:4837) (4732:4732:4732))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2459:2459:2459))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (PORT d[0] (3211:3211:3211) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3027:3027:3027))
        (PORT d[1] (3871:3871:3871) (3700:3700:3700))
        (PORT d[2] (3631:3631:3631) (3490:3490:3490))
        (PORT d[3] (3483:3483:3483) (3330:3330:3330))
        (PORT d[4] (4061:4061:4061) (3910:3910:3910))
        (PORT d[5] (3765:3765:3765) (3795:3795:3795))
        (PORT d[6] (2918:2918:2918) (2915:2915:2915))
        (PORT d[7] (4174:4174:4174) (4128:4128:4128))
        (PORT d[8] (4766:4766:4766) (4640:4640:4640))
        (PORT d[9] (3598:3598:3598) (3464:3464:3464))
        (PORT d[10] (2894:2894:2894) (2918:2918:2918))
        (PORT d[11] (4351:4351:4351) (4216:4216:4216))
        (PORT d[12] (3462:3462:3462) (3404:3404:3404))
        (PORT clk (2189:2189:2189) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2182:2182:2182))
        (PORT d[0] (2285:2285:2285) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1418w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1931:1931:1931))
        (PORT datab (1895:1895:1895) (1945:1945:1945))
        (PORT datac (2125:2125:2125) (2034:2034:2034))
        (PORT datad (998:998:998) (948:948:948))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2181w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1256:1256:1256))
        (PORT datab (1457:1457:1457) (1461:1461:1461))
        (PORT datac (1405:1405:1405) (1423:1423:1423))
        (PORT datad (1458:1458:1458) (1472:1472:1472))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1901:1901:1901))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4758:4758:4758))
        (PORT d[1] (2541:2541:2541) (2443:2443:2443))
        (PORT d[2] (3454:3454:3454) (3320:3320:3320))
        (PORT d[3] (3271:3271:3271) (3373:3373:3373))
        (PORT d[4] (2711:2711:2711) (2686:2686:2686))
        (PORT d[5] (2756:2756:2756) (2640:2640:2640))
        (PORT d[6] (3695:3695:3695) (3790:3790:3790))
        (PORT d[7] (2073:2073:2073) (2041:2041:2041))
        (PORT d[8] (7316:7316:7316) (7117:7117:7117))
        (PORT d[9] (2563:2563:2563) (2615:2615:2615))
        (PORT d[10] (3385:3385:3385) (3377:3377:3377))
        (PORT d[11] (2853:2853:2853) (2778:2778:2778))
        (PORT d[12] (5402:5402:5402) (5391:5391:5391))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2490:2490:2490))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (3228:3228:3228) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4314:4314:4314) (4310:4310:4310))
        (PORT d[1] (3555:3555:3555) (3431:3431:3431))
        (PORT d[2] (3425:3425:3425) (3395:3395:3395))
        (PORT d[3] (2736:2736:2736) (2612:2612:2612))
        (PORT d[4] (5349:5349:5349) (5195:5195:5195))
        (PORT d[5] (2722:2722:2722) (2706:2706:2706))
        (PORT d[6] (3290:3290:3290) (3238:3238:3238))
        (PORT d[7] (5040:5040:5040) (5044:5044:5044))
        (PORT d[8] (3772:3772:3772) (3631:3631:3631))
        (PORT d[9] (4128:4128:4128) (4114:4114:4114))
        (PORT d[10] (3703:3703:3703) (3637:3637:3637))
        (PORT d[11] (4418:4418:4418) (4377:4377:4377))
        (PORT d[12] (3217:3217:3217) (3158:3158:3158))
        (PORT clk (2152:2152:2152) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2149:2149:2149))
        (PORT d[0] (1912:1912:1912) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1408w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (1618:1618:1618) (1561:1561:1561))
        (PORT datac (1397:1397:1397) (1400:1400:1400))
        (PORT datad (1324:1324:1324) (1305:1305:1305))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2171w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1254:1254:1254))
        (PORT datab (1458:1458:1458) (1462:1462:1462))
        (PORT datac (1408:1408:1408) (1427:1427:1427))
        (PORT datad (1460:1460:1460) (1475:1475:1475))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3757:3757:3757))
        (PORT clk (2194:2194:2194) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4773:4773:4773))
        (PORT d[1] (5047:5047:5047) (5030:5030:5030))
        (PORT d[2] (2959:2959:2959) (2804:2804:2804))
        (PORT d[3] (3909:3909:3909) (3984:3984:3984))
        (PORT d[4] (3417:3417:3417) (3396:3396:3396))
        (PORT d[5] (3941:3941:3941) (3889:3889:3889))
        (PORT d[6] (2934:2934:2934) (3006:3006:3006))
        (PORT d[7] (2900:2900:2900) (2997:2997:2997))
        (PORT d[8] (2127:2127:2127) (2031:2031:2031))
        (PORT d[9] (1799:1799:1799) (1838:1838:1838))
        (PORT d[10] (4070:4070:4070) (4069:4069:4069))
        (PORT d[11] (2951:2951:2951) (2815:2815:2815))
        (PORT d[12] (3419:3419:3419) (3277:3277:3277))
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1665:1665:1665))
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2234:2234:2234))
        (PORT d[0] (2363:2363:2363) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4010:4010:4010))
        (PORT d[1] (2746:2746:2746) (2683:2683:2683))
        (PORT d[2] (1455:1455:1455) (1446:1446:1446))
        (PORT d[3] (2206:2206:2206) (2134:2134:2134))
        (PORT d[4] (3805:3805:3805) (3694:3694:3694))
        (PORT d[5] (3054:3054:3054) (3033:3033:3033))
        (PORT d[6] (2664:2664:2664) (2602:2602:2602))
        (PORT d[7] (5881:5881:5881) (5809:5809:5809))
        (PORT d[8] (3899:3899:3899) (3758:3758:3758))
        (PORT d[9] (2717:2717:2717) (2663:2663:2663))
        (PORT d[10] (1454:1454:1454) (1436:1436:1436))
        (PORT d[11] (2725:2725:2725) (2657:2657:2657))
        (PORT d[12] (3222:3222:3222) (3166:3166:3166))
        (PORT clk (2144:2144:2144) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2145:2145:2145))
        (PORT d[0] (859:859:859) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1428w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1930:1930:1930))
        (PORT datab (1895:1895:1895) (1944:1944:1944))
        (PORT datac (2124:2124:2124) (2032:2032:2032))
        (PORT datad (998:998:998) (948:948:948))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1324:1324:1324))
        (PORT datab (1364:1364:1364) (1347:1347:1347))
        (PORT datac (1264:1264:1264) (1243:1243:1243))
        (PORT datad (1147:1147:1147) (1067:1067:1067))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4835:4835:4835))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (2873:2873:2873))
        (PORT d[1] (5014:5014:5014) (4987:4987:4987))
        (PORT d[2] (4518:4518:4518) (4437:4437:4437))
        (PORT d[3] (1374:1374:1374) (1380:1380:1380))
        (PORT d[4] (5286:5286:5286) (5321:5321:5321))
        (PORT d[5] (3659:3659:3659) (3629:3629:3629))
        (PORT d[6] (3159:3159:3159) (3165:3165:3165))
        (PORT d[7] (3875:3875:3875) (3923:3923:3923))
        (PORT d[8] (4170:4170:4170) (3936:3936:3936))
        (PORT d[9] (2432:2432:2432) (2458:2458:2458))
        (PORT d[10] (2740:2740:2740) (2730:2730:2730))
        (PORT d[11] (5046:5046:5046) (4934:4934:4934))
        (PORT d[12] (5892:5892:5892) (5778:5778:5778))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2065:2065:2065))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (2733:2733:2733) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4096:4096:4096))
        (PORT d[1] (1814:1814:1814) (1731:1731:1731))
        (PORT d[2] (1816:1816:1816) (1715:1715:1715))
        (PORT d[3] (2480:2480:2480) (2343:2343:2343))
        (PORT d[4] (1783:1783:1783) (1681:1681:1681))
        (PORT d[5] (3674:3674:3674) (3670:3670:3670))
        (PORT d[6] (3614:3614:3614) (3614:3614:3614))
        (PORT d[7] (3846:3846:3846) (3755:3755:3755))
        (PORT d[8] (4561:4561:4561) (4445:4445:4445))
        (PORT d[9] (4614:4614:4614) (4400:4400:4400))
        (PORT d[10] (1442:1442:1442) (1459:1459:1459))
        (PORT d[11] (2106:2106:2106) (2011:2011:2011))
        (PORT d[12] (1816:1816:1816) (1750:1750:1750))
        (PORT clk (2200:2200:2200) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (PORT d[0] (795:795:795) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1165:1165:1165))
        (PORT datab (1065:1065:1065) (1068:1068:1068))
        (PORT datac (1428:1428:1428) (1308:1308:1308))
        (PORT datad (1025:1025:1025) (1039:1039:1039))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2098:2098:2098))
        (PORT datab (2283:2283:2283) (2097:2097:2097))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1023:1023:1023) (1036:1036:1036))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1398w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1916:1916:1916))
        (PORT datab (1890:1890:1890) (1939:1939:1939))
        (PORT datac (2110:2110:2110) (2017:2017:2017))
        (PORT datad (1001:1001:1001) (951:951:951))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2161w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1321:1321:1321))
        (PORT datab (1357:1357:1357) (1338:1338:1338))
        (PORT datac (1260:1260:1260) (1239:1239:1239))
        (PORT datad (1150:1150:1150) (1071:1071:1071))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4498:4498:4498))
        (PORT clk (2255:2255:2255) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (5001:5001:5001))
        (PORT d[1] (5796:5796:5796) (5774:5774:5774))
        (PORT d[2] (4859:4859:4859) (4798:4798:4798))
        (PORT d[3] (2715:2715:2715) (2723:2723:2723))
        (PORT d[4] (4287:4287:4287) (4351:4351:4351))
        (PORT d[5] (4049:4049:4049) (4043:4043:4043))
        (PORT d[6] (2756:2756:2756) (2758:2758:2758))
        (PORT d[7] (4218:4218:4218) (4292:4292:4292))
        (PORT d[8] (5851:5851:5851) (5610:5610:5610))
        (PORT d[9] (2586:2586:2586) (2541:2541:2541))
        (PORT d[10] (3417:3417:3417) (3408:3408:3408))
        (PORT d[11] (5473:5473:5473) (5378:5378:5378))
        (PORT d[12] (4902:4902:4902) (4806:4806:4806))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3387:3387:3387))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
        (PORT d[0] (3968:3968:3968) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3029:3029:3029))
        (PORT d[1] (3143:3143:3143) (3016:3016:3016))
        (PORT d[2] (3696:3696:3696) (3599:3599:3599))
        (PORT d[3] (2952:2952:2952) (2912:2912:2912))
        (PORT d[4] (4659:4659:4659) (4495:4495:4495))
        (PORT d[5] (2759:2759:2759) (2796:2796:2796))
        (PORT d[6] (4581:4581:4581) (4619:4619:4619))
        (PORT d[7] (3549:3549:3549) (3467:3467:3467))
        (PORT d[8] (5386:5386:5386) (5350:5350:5350))
        (PORT d[9] (4349:4349:4349) (4424:4424:4424))
        (PORT d[10] (2066:2066:2066) (2064:2064:2064))
        (PORT d[11] (3982:3982:3982) (4019:4019:4019))
        (PORT d[12] (2845:2845:2845) (2748:2748:2748))
        (PORT clk (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT d[0] (1751:1751:1751) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1378w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1932:1932:1932))
        (PORT datab (1896:1896:1896) (1945:1945:1945))
        (PORT datac (2126:2126:2126) (2035:2035:2035))
        (PORT datad (997:997:997) (947:947:947))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2141w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1323:1323:1323))
        (PORT datab (1362:1362:1362) (1344:1344:1344))
        (PORT datac (1263:1263:1263) (1242:1242:1242))
        (PORT datad (1148:1148:1148) (1068:1068:1068))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4447:4447:4447))
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5099:5099:5099))
        (PORT d[1] (5095:5095:5095) (5084:5084:5084))
        (PORT d[2] (4880:4880:4880) (4821:4821:4821))
        (PORT d[3] (2165:2165:2165) (2214:2214:2214))
        (PORT d[4] (4570:4570:4570) (4636:4636:4636))
        (PORT d[5] (3703:3703:3703) (3707:3707:3707))
        (PORT d[6] (2806:2806:2806) (2806:2806:2806))
        (PORT d[7] (4226:4226:4226) (4301:4301:4301))
        (PORT d[8] (6136:6136:6136) (5871:5871:5871))
        (PORT d[9] (2910:2910:2910) (2853:2853:2853))
        (PORT d[10] (2692:2692:2692) (2671:2671:2671))
        (PORT d[11] (5804:5804:5804) (5703:5703:5703))
        (PORT d[12] (5215:5215:5215) (5101:5101:5101))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2440:2440:2440))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (PORT d[0] (3188:3188:3188) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3039:3039:3039))
        (PORT d[1] (2823:2823:2823) (2705:2705:2705))
        (PORT d[2] (4408:4408:4408) (4297:4297:4297))
        (PORT d[3] (3013:3013:3013) (2977:2977:2977))
        (PORT d[4] (4931:4931:4931) (4756:4756:4756))
        (PORT d[5] (3466:3466:3466) (3493:3493:3493))
        (PORT d[6] (4603:4603:4603) (4644:4644:4644))
        (PORT d[7] (3548:3548:3548) (3465:3465:3465))
        (PORT d[8] (3877:3877:3877) (3772:3772:3772))
        (PORT d[9] (4401:4401:4401) (4477:4477:4477))
        (PORT d[10] (1807:1807:1807) (1838:1838:1838))
        (PORT d[11] (4356:4356:4356) (4386:4386:4386))
        (PORT d[12] (2837:2837:2837) (2739:2739:2739))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (1426:1426:1426) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1388w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1922:1922:1922))
        (PORT datab (1893:1893:1893) (1941:1941:1941))
        (PORT datac (2117:2117:2117) (2025:2025:2025))
        (PORT datad (1000:1000:1000) (950:950:950))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2151w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1319:1319:1319))
        (PORT datab (1350:1350:1350) (1330:1330:1330))
        (PORT datac (1257:1257:1257) (1235:1235:1235))
        (PORT datad (1153:1153:1153) (1073:1073:1073))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1495:1495:1495))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5615:5615:5615))
        (PORT d[1] (3588:3588:3588) (3509:3509:3509))
        (PORT d[2] (4830:4830:4830) (4753:4753:4753))
        (PORT d[3] (3739:3739:3739) (3879:3879:3879))
        (PORT d[4] (2784:2784:2784) (2802:2802:2802))
        (PORT d[5] (2359:2359:2359) (2241:2241:2241))
        (PORT d[6] (2455:2455:2455) (2459:2459:2459))
        (PORT d[7] (4079:4079:4079) (4215:4215:4215))
        (PORT d[8] (6497:6497:6497) (6238:6238:6238))
        (PORT d[9] (3518:3518:3518) (3554:3554:3554))
        (PORT d[10] (3406:3406:3406) (3397:3397:3397))
        (PORT d[11] (2854:2854:2854) (2889:2889:2889))
        (PORT d[12] (6729:6729:6729) (6666:6666:6666))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2244:2244:2244))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (2845:2845:2845) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3508:3508:3508))
        (PORT d[1] (4317:4317:4317) (4254:4254:4254))
        (PORT d[2] (2893:2893:2893) (2929:2929:2929))
        (PORT d[3] (3954:3954:3954) (3926:3926:3926))
        (PORT d[4] (5269:5269:5269) (5194:5194:5194))
        (PORT d[5] (3792:3792:3792) (3788:3788:3788))
        (PORT d[6] (3712:3712:3712) (3660:3660:3660))
        (PORT d[7] (5757:5757:5757) (5738:5738:5738))
        (PORT d[8] (4482:4482:4482) (4353:4353:4353))
        (PORT d[9] (3483:3483:3483) (3466:3466:3466))
        (PORT d[10] (3675:3675:3675) (3673:3673:3673))
        (PORT d[11] (3857:3857:3857) (3858:3858:3858))
        (PORT d[12] (3376:3376:3376) (3387:3387:3387))
        (PORT clk (2178:2178:2178) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (PORT d[0] (3205:3205:3205) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1367w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1917:1917:1917))
        (PORT datab (1891:1891:1891) (1939:1939:1939))
        (PORT datac (2112:2112:2112) (2019:2019:2019))
        (PORT datad (1001:1001:1001) (951:951:951))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2130w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1322:1322:1322))
        (PORT datab (1359:1359:1359) (1341:1341:1341))
        (PORT datac (1261:1261:1261) (1240:1240:1240))
        (PORT datad (1149:1149:1149) (1069:1069:1069))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4173:4173:4173))
        (PORT clk (2272:2272:2272) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (5885:5885:5885))
        (PORT d[1] (5853:5853:5853) (5885:5885:5885))
        (PORT d[2] (5085:5085:5085) (4989:4989:4989))
        (PORT d[3] (2118:2118:2118) (2126:2126:2126))
        (PORT d[4] (4878:4878:4878) (4928:4928:4928))
        (PORT d[5] (4426:4426:4426) (4423:4423:4423))
        (PORT d[6] (2197:2197:2197) (2231:2231:2231))
        (PORT d[7] (2417:2417:2417) (2414:2414:2414))
        (PORT d[8] (2264:2264:2264) (2208:2208:2208))
        (PORT d[9] (2148:2148:2148) (2179:2179:2179))
        (PORT d[10] (3515:3515:3515) (3437:3437:3437))
        (PORT d[11] (4970:4970:4970) (4761:4761:4761))
        (PORT d[12] (3910:3910:3910) (3837:3837:3837))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2367:2367:2367))
        (PORT clk (2269:2269:2269) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2311:2311:2311))
        (PORT d[0] (3039:3039:3039) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2433:2433:2433))
        (PORT d[1] (2226:2226:2226) (2209:2209:2209))
        (PORT d[2] (3695:3695:3695) (3611:3611:3611))
        (PORT d[3] (3284:3284:3284) (3240:3240:3240))
        (PORT d[4] (4551:4551:4551) (4452:4452:4452))
        (PORT d[5] (3612:3612:3612) (3698:3698:3698))
        (PORT d[6] (4823:4823:4823) (4838:4838:4838))
        (PORT d[7] (3879:3879:3879) (3825:3825:3825))
        (PORT d[8] (5670:5670:5670) (5626:5626:5626))
        (PORT d[9] (3952:3952:3952) (4003:4003:4003))
        (PORT d[10] (3083:3083:3083) (3082:3082:3082))
        (PORT d[11] (4282:4282:4282) (4309:4309:4309))
        (PORT d[12] (3270:3270:3270) (3251:3251:3251))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT d[0] (3268:3268:3268) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1837:1837:1837))
        (PORT datab (1065:1065:1065) (1068:1068:1068))
        (PORT datac (1617:1617:1617) (1545:1545:1545))
        (PORT datad (1025:1025:1025) (1039:1039:1039))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2183:2183:2183))
        (PORT datab (1058:1058:1058) (1063:1063:1063))
        (PORT datac (2277:2277:2277) (2195:2195:2195))
        (PORT datad (370:370:370) (350:350:350))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1580:1580:1580))
        (PORT datab (1182:1182:1182) (1132:1132:1132))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (967:967:967))
        (PORT datab (1187:1187:1187) (1139:1139:1139))
        (PORT datac (706:706:706) (733:733:733))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (907:907:907) (840:840:840))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1722:1722:1722))
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1488:1488:1488))
        (PORT d[1] (1886:1886:1886) (1816:1816:1816))
        (PORT d[2] (3620:3620:3620) (3439:3439:3439))
        (PORT d[3] (3450:3450:3450) (3418:3418:3418))
        (PORT d[4] (4054:4054:4054) (4006:4006:4006))
        (PORT d[5] (4597:4597:4597) (4523:4523:4523))
        (PORT d[6] (2545:2545:2545) (2606:2606:2606))
        (PORT d[7] (3532:3532:3532) (3599:3599:3599))
        (PORT d[8] (3048:3048:3048) (2888:2888:2888))
        (PORT d[9] (2140:2140:2140) (2172:2172:2172))
        (PORT d[10] (2472:2472:2472) (2360:2360:2360))
        (PORT d[11] (3046:3046:3046) (2912:2912:2912))
        (PORT d[12] (2517:2517:2517) (2416:2416:2416))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1192:1192:1192))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2287:2287:2287))
        (PORT d[0] (1836:1836:1836) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (824:824:824))
        (PORT d[1] (850:850:850) (860:860:860))
        (PORT d[2] (2147:2147:2147) (2121:2121:2121))
        (PORT d[3] (839:839:839) (854:854:854))
        (PORT d[4] (791:791:791) (786:786:786))
        (PORT d[5] (806:806:806) (830:830:830))
        (PORT d[6] (1412:1412:1412) (1404:1404:1404))
        (PORT d[7] (852:852:852) (865:865:865))
        (PORT d[8] (1753:1753:1753) (1732:1732:1732))
        (PORT d[9] (2068:2068:2068) (2033:2033:2033))
        (PORT d[10] (1104:1104:1104) (1099:1099:1099))
        (PORT d[11] (2064:2064:2064) (2033:2033:2033))
        (PORT d[12] (4156:4156:4156) (4064:4064:4064))
        (PORT clk (2203:2203:2203) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2197:2197:2197))
        (PORT d[0] (1134:1134:1134) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1219:1219:1219))
        (PORT datab (1056:1056:1056) (1061:1061:1061))
        (PORT datac (358:358:358) (342:342:342))
        (PORT datad (584:584:584) (530:530:530))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1467:1467:1467))
        (PORT clk (2261:2261:2261) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2691:2691:2691))
        (PORT d[1] (2138:2138:2138) (2058:2058:2058))
        (PORT d[2] (3983:3983:3983) (3804:3804:3804))
        (PORT d[3] (3110:3110:3110) (3095:3095:3095))
        (PORT d[4] (4024:4024:4024) (3978:3978:3978))
        (PORT d[5] (4631:4631:4631) (4556:4556:4556))
        (PORT d[6] (2593:2593:2593) (2655:2655:2655))
        (PORT d[7] (1389:1389:1389) (1406:1406:1406))
        (PORT d[8] (1600:1600:1600) (1550:1550:1550))
        (PORT d[9] (1793:1793:1793) (1840:1840:1840))
        (PORT d[10] (2511:2511:2511) (2397:2397:2397))
        (PORT d[11] (3382:3382:3382) (3233:3233:3233))
        (PORT d[12] (2162:2162:2162) (2081:2081:2081))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1180:1180:1180))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (PORT d[0] (1816:1816:1816) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1166:1166:1166))
        (PORT d[1] (1461:1461:1461) (1448:1448:1448))
        (PORT d[2] (3262:3262:3262) (3311:3311:3311))
        (PORT d[3] (3594:3594:3594) (3543:3543:3543))
        (PORT d[4] (5602:5602:5602) (5485:5485:5485))
        (PORT d[5] (1113:1113:1113) (1115:1115:1115))
        (PORT d[6] (1099:1099:1099) (1107:1107:1107))
        (PORT d[7] (1144:1144:1144) (1139:1139:1139))
        (PORT d[8] (1663:1663:1663) (1632:1632:1632))
        (PORT d[9] (2063:2063:2063) (2030:2030:2030))
        (PORT d[10] (1110:1110:1110) (1104:1104:1104))
        (PORT d[11] (2098:2098:2098) (2067:2067:2067))
        (PORT d[12] (1128:1128:1128) (1126:1126:1126))
        (PORT clk (2211:2211:2211) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2206:2206:2206))
        (PORT d[0] (1077:1077:1077) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2806:2806:2806))
        (PORT clk (2200:2200:2200) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2739:2739:2739))
        (PORT d[1] (4439:4439:4439) (4424:4424:4424))
        (PORT d[2] (4123:4123:4123) (4047:4047:4047))
        (PORT d[3] (3823:3823:3823) (3826:3826:3826))
        (PORT d[4] (2796:2796:2796) (2792:2792:2792))
        (PORT d[5] (3310:3310:3310) (3267:3267:3267))
        (PORT d[6] (2846:2846:2846) (2861:2861:2861))
        (PORT d[7] (3353:3353:3353) (3378:3378:3378))
        (PORT d[8] (3495:3495:3495) (3283:3283:3283))
        (PORT d[9] (2135:2135:2135) (2164:2164:2164))
        (PORT d[10] (4110:4110:4110) (4080:4080:4080))
        (PORT d[11] (3966:3966:3966) (3824:3824:3824))
        (PORT d[12] (5203:5203:5203) (5109:5109:5109))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2563:2563:2563))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2238:2238:2238))
        (PORT d[0] (3063:3063:3063) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (4986:4986:4986))
        (PORT d[1] (4023:4023:4023) (3836:3836:3836))
        (PORT d[2] (1818:1818:1818) (1714:1714:1714))
        (PORT d[3] (2984:2984:2984) (2952:2952:2952))
        (PORT d[4] (2123:2123:2123) (2006:2006:2006))
        (PORT d[5] (2947:2947:2947) (2881:2881:2881))
        (PORT d[6] (3334:3334:3334) (3321:3321:3321))
        (PORT d[7] (2454:2454:2454) (2339:2339:2339))
        (PORT d[8] (3490:3490:3490) (3367:3367:3367))
        (PORT d[9] (3972:3972:3972) (3782:3782:3782))
        (PORT d[10] (3837:3837:3837) (3845:3845:3845))
        (PORT d[11] (4040:4040:4040) (3857:3857:3857))
        (PORT d[12] (3206:3206:3206) (3102:3102:3102))
        (PORT clk (2149:2149:2149) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2148:2148:2148))
        (PORT d[0] (1638:1638:1638) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3070:3070:3070))
        (PORT clk (2205:2205:2205) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2428:2428:2428))
        (PORT d[1] (4724:4724:4724) (4689:4689:4689))
        (PORT d[2] (4142:4142:4142) (4060:4060:4060))
        (PORT d[3] (3827:3827:3827) (3841:3841:3841))
        (PORT d[4] (3122:3122:3122) (3112:3112:3112))
        (PORT d[5] (3620:3620:3620) (3551:3551:3551))
        (PORT d[6] (2453:2453:2453) (2479:2479:2479))
        (PORT d[7] (3365:3365:3365) (3389:3389:3389))
        (PORT d[8] (3496:3496:3496) (3284:3284:3284))
        (PORT d[9] (2478:2478:2478) (2488:2488:2488))
        (PORT d[10] (4089:4089:4089) (4063:4063:4063))
        (PORT d[11] (3967:3967:3967) (3825:3825:3825))
        (PORT d[12] (4206:4206:4206) (4104:4104:4104))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2109:2109:2109))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2244:2244:2244))
        (PORT d[0] (2856:2856:2856) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (4976:4976:4976))
        (PORT d[1] (4016:4016:4016) (3830:3830:3830))
        (PORT d[2] (1792:1792:1792) (1688:1688:1688))
        (PORT d[3] (3290:3290:3290) (3232:3232:3232))
        (PORT d[4] (1782:1782:1782) (1680:1680:1680))
        (PORT d[5] (2973:2973:2973) (2906:2906:2906))
        (PORT d[6] (3367:3367:3367) (3355:3355:3355))
        (PORT d[7] (2434:2434:2434) (2324:2324:2324))
        (PORT d[8] (3481:3481:3481) (3363:3363:3363))
        (PORT d[9] (3941:3941:3941) (3751:3751:3751))
        (PORT d[10] (3804:3804:3804) (3816:3816:3816))
        (PORT d[11] (4016:4016:4016) (3834:3834:3834))
        (PORT d[12] (3178:3178:3178) (3078:3078:3078))
        (PORT clk (2155:2155:2155) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2154:2154:2154))
        (PORT d[0] (1413:1413:1413) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2307:2307:2307))
        (PORT clk (2263:2263:2263) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6113:6113:6113))
        (PORT d[1] (5846:5846:5846) (5878:5878:5878))
        (PORT d[2] (4674:4674:4674) (4555:4555:4555))
        (PORT d[3] (2902:2902:2902) (2844:2844:2844))
        (PORT d[4] (4564:4564:4564) (4635:4635:4635))
        (PORT d[5] (2025:2025:2025) (1991:1991:1991))
        (PORT d[6] (3230:3230:3230) (3271:3271:3271))
        (PORT d[7] (3985:3985:3985) (4101:4101:4101))
        (PORT d[8] (1749:1749:1749) (1723:1723:1723))
        (PORT d[9] (2761:2761:2761) (2775:2775:2775))
        (PORT d[10] (3815:3815:3815) (3699:3699:3699))
        (PORT d[11] (5555:5555:5555) (5498:5498:5498))
        (PORT d[12] (4378:4378:4378) (4328:4328:4328))
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2801:2801:2801))
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2302:2302:2302))
        (PORT d[0] (3548:3548:3548) (3355:3355:3355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2413:2413:2413))
        (PORT d[1] (5003:5003:5003) (4952:4952:4952))
        (PORT d[2] (3982:3982:3982) (4024:4024:4024))
        (PORT d[3] (4000:4000:4000) (3979:3979:3979))
        (PORT d[4] (6580:6580:6580) (6412:6412:6412))
        (PORT d[5] (3544:3544:3544) (3633:3633:3633))
        (PORT d[6] (4457:4457:4457) (4462:4462:4462))
        (PORT d[7] (4168:4168:4168) (4086:4086:4086))
        (PORT d[8] (5011:5011:5011) (4954:4954:4954))
        (PORT d[9] (4094:4094:4094) (4067:4067:4067))
        (PORT d[10] (3836:3836:3836) (3869:3869:3869))
        (PORT d[11] (3817:3817:3817) (3819:3819:3819))
        (PORT d[12] (3707:3707:3707) (3728:3728:3728))
        (PORT clk (2213:2213:2213) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2212:2212:2212))
        (PORT d[0] (2217:2217:2217) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1577:1577:1577))
        (PORT datab (1681:1681:1681) (1618:1618:1618))
        (PORT datac (1977:1977:1977) (1929:1929:1929))
        (PORT datad (1497:1497:1497) (1533:1533:1533))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1575:1575:1575))
        (PORT datab (1311:1311:1311) (1251:1251:1251))
        (PORT datac (1296:1296:1296) (1251:1251:1251))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2616:2616:2616))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6643:6643:6643) (6508:6508:6508))
        (PORT d[1] (1366:1366:1366) (1349:1349:1349))
        (PORT d[2] (4398:4398:4398) (4325:4325:4325))
        (PORT d[3] (3244:3244:3244) (3172:3172:3172))
        (PORT d[4] (4953:4953:4953) (5017:5017:5017))
        (PORT d[5] (1380:1380:1380) (1370:1370:1370))
        (PORT d[6] (3273:3273:3273) (3320:3320:3320))
        (PORT d[7] (4006:4006:4006) (4119:4119:4119))
        (PORT d[8] (1368:1368:1368) (1354:1354:1354))
        (PORT d[9] (3050:3050:3050) (3049:3049:3049))
        (PORT d[10] (4164:4164:4164) (4040:4040:4040))
        (PORT d[11] (5945:5945:5945) (5879:5879:5879))
        (PORT d[12] (4713:4713:4713) (4657:4657:4657))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2216:2216:2216))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (PORT d[0] (2855:2855:2855) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2389:2389:2389))
        (PORT d[1] (5352:5352:5352) (5285:5285:5285))
        (PORT d[2] (4591:4591:4591) (4606:4606:4606))
        (PORT d[3] (4306:4306:4306) (4267:4267:4267))
        (PORT d[4] (6575:6575:6575) (6420:6420:6420))
        (PORT d[5] (4188:4188:4188) (4252:4252:4252))
        (PORT d[6] (4755:4755:4755) (4749:4749:4749))
        (PORT d[7] (4535:4535:4535) (4439:4439:4439))
        (PORT d[8] (5634:5634:5634) (5546:5546:5546))
        (PORT d[9] (3879:3879:3879) (3872:3872:3872))
        (PORT d[10] (3878:3878:3878) (3917:3917:3917))
        (PORT d[11] (4182:4182:4182) (4181:4181:4181))
        (PORT d[12] (3715:3715:3715) (3751:3751:3751))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (1742:1742:1742) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3167:3167:3167))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4555:4555:4555))
        (PORT d[1] (4945:4945:4945) (4899:4899:4899))
        (PORT d[2] (4504:4504:4504) (4445:4445:4445))
        (PORT d[3] (3168:3168:3168) (3208:3208:3208))
        (PORT d[4] (2471:2471:2471) (2483:2483:2483))
        (PORT d[5] (3012:3012:3012) (2980:2980:2980))
        (PORT d[6] (2500:2500:2500) (2523:2523:2523))
        (PORT d[7] (2470:2470:2470) (2546:2546:2546))
        (PORT d[8] (3437:3437:3437) (3223:3223:3223))
        (PORT d[9] (2444:2444:2444) (2466:2466:2466))
        (PORT d[10] (3407:3407:3407) (3398:3398:3398))
        (PORT d[11] (3626:3626:3626) (3496:3496:3496))
        (PORT d[12] (4559:4559:4559) (4485:4485:4485))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2514:2514:2514))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (3027:3027:3027) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4400:4400:4400))
        (PORT d[1] (3393:3393:3393) (3226:3226:3226))
        (PORT d[2] (2366:2366:2366) (2229:2229:2229))
        (PORT d[3] (2962:2962:2962) (2930:2930:2930))
        (PORT d[4] (2512:2512:2512) (2389:2389:2389))
        (PORT d[5] (2628:2628:2628) (2568:2568:2568))
        (PORT d[6] (3015:3015:3015) (3002:3002:3002))
        (PORT d[7] (2442:2442:2442) (2322:2322:2322))
        (PORT d[8] (3427:3427:3427) (3274:3274:3274))
        (PORT d[9] (3591:3591:3591) (3410:3410:3410))
        (PORT d[10] (3184:3184:3184) (3208:3208:3208))
        (PORT d[11] (3678:3678:3678) (3503:3503:3503))
        (PORT d[12] (2198:2198:2198) (2142:2142:2142))
        (PORT clk (2144:2144:2144) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (PORT d[0] (2012:2012:2012) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3455:3455:3455))
        (PORT clk (2223:2223:2223) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4221:4221:4221))
        (PORT d[1] (4695:4695:4695) (4671:4671:4671))
        (PORT d[2] (4525:4525:4525) (4465:4465:4465))
        (PORT d[3] (2582:2582:2582) (2658:2658:2658))
        (PORT d[4] (2426:2426:2426) (2430:2430:2430))
        (PORT d[5] (2994:2994:2994) (2965:2965:2965))
        (PORT d[6] (2476:2476:2476) (2499:2499:2499))
        (PORT d[7] (3108:3108:3108) (3154:3154:3154))
        (PORT d[8] (3789:3789:3789) (3556:3556:3556))
        (PORT d[9] (2141:2141:2141) (2171:2171:2171))
        (PORT d[10] (3441:3441:3441) (3428:3428:3428))
        (PORT d[11] (3631:3631:3631) (3497:3497:3497))
        (PORT d[12] (4703:4703:4703) (4572:4572:4572))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2594:2594:2594))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (PORT d[0] (2996:2996:2996) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3773:3773:3773))
        (PORT d[1] (2424:2424:2424) (2302:2302:2302))
        (PORT d[2] (4064:4064:4064) (4007:4007:4007))
        (PORT d[3] (3245:3245:3245) (3175:3175:3175))
        (PORT d[4] (2812:2812:2812) (2664:2664:2664))
        (PORT d[5] (1720:1720:1720) (1696:1696:1696))
        (PORT d[6] (2655:2655:2655) (2651:2651:2651))
        (PORT d[7] (2761:2761:2761) (2634:2634:2634))
        (PORT d[8] (3161:3161:3161) (3018:3018:3018))
        (PORT d[9] (2904:2904:2904) (2737:2737:2737))
        (PORT d[10] (2784:2784:2784) (2827:2827:2827))
        (PORT d[11] (2971:2971:2971) (2818:2818:2818))
        (PORT d[12] (2225:2225:2225) (2155:2155:2155))
        (PORT clk (2172:2172:2172) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2170:2170:2170))
        (PORT d[0] (2261:2261:2261) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1729:1729:1729))
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2371:2371:2371))
        (PORT d[1] (2448:2448:2448) (2352:2352:2352))
        (PORT d[2] (3661:3661:3661) (3497:3497:3497))
        (PORT d[3] (3431:3431:3431) (3401:3401:3401))
        (PORT d[4] (3702:3702:3702) (3668:3668:3668))
        (PORT d[5] (4322:4322:4322) (4263:4263:4263))
        (PORT d[6] (2543:2543:2543) (2604:2604:2604))
        (PORT d[7] (1721:1721:1721) (1728:1728:1728))
        (PORT d[8] (2996:2996:2996) (2839:2839:2839))
        (PORT d[9] (1803:1803:1803) (1847:1847:1847))
        (PORT d[10] (2175:2175:2175) (2096:2096:2096))
        (PORT d[11] (3068:3068:3068) (2931:2931:2931))
        (PORT d[12] (2465:2465:2465) (2368:2368:2368))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (900:900:900))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (PORT d[0] (2167:2167:2167) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1131:1131:1131))
        (PORT d[1] (1800:1800:1800) (1775:1775:1775))
        (PORT d[2] (2100:2100:2100) (2073:2073:2073))
        (PORT d[3] (1430:1430:1430) (1413:1413:1413))
        (PORT d[4] (3794:3794:3794) (3668:3668:3668))
        (PORT d[5] (1166:1166:1166) (1169:1169:1169))
        (PORT d[6] (1450:1450:1450) (1440:1440:1440))
        (PORT d[7] (1132:1132:1132) (1127:1127:1127))
        (PORT d[8] (1745:1745:1745) (1724:1724:1724))
        (PORT d[9] (1735:1735:1735) (1717:1717:1717))
        (PORT d[10] (1126:1126:1126) (1124:1124:1124))
        (PORT d[11] (1758:1758:1758) (1737:1737:1737))
        (PORT d[12] (3858:3858:3858) (3783:3783:3783))
        (PORT clk (2179:2179:2179) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (PORT d[0] (619:619:619) (561:561:561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1507:1507:1507))
        (PORT datab (799:799:799) (814:814:814))
        (PORT datac (725:725:725) (738:738:738))
        (PORT datad (1146:1146:1146) (1037:1037:1037))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2084:2084:2084))
        (PORT datab (800:800:800) (815:815:815))
        (PORT datac (1587:1587:1587) (1513:1513:1513))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1129:1129:1129))
        (PORT datab (1676:1676:1676) (1623:1623:1623))
        (PORT datac (866:866:866) (812:812:812))
        (PORT datad (461:461:461) (486:486:486))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (800:800:800))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1160:1160:1160) (1115:1115:1115))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3480:3480:3480))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4223:4223:4223))
        (PORT d[1] (4908:4908:4908) (4865:4865:4865))
        (PORT d[2] (4522:4522:4522) (4469:4469:4469))
        (PORT d[3] (2557:2557:2557) (2633:2633:2633))
        (PORT d[4] (2450:2450:2450) (2441:2441:2441))
        (PORT d[5] (2989:2989:2989) (2959:2959:2959))
        (PORT d[6] (2832:2832:2832) (2838:2838:2838))
        (PORT d[7] (3103:3103:3103) (3148:3148:3148))
        (PORT d[8] (3776:3776:3776) (3544:3544:3544))
        (PORT d[9] (2135:2135:2135) (2165:2165:2165))
        (PORT d[10] (3402:3402:3402) (3391:3391:3391))
        (PORT d[11] (3682:3682:3682) (3546:3546:3546))
        (PORT d[12] (4443:4443:4443) (4319:4319:4319))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3147:3147:3147))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (PORT d[0] (3895:3895:3895) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4055:4055:4055))
        (PORT d[1] (3059:3059:3059) (2900:2900:2900))
        (PORT d[2] (4409:4409:4409) (4341:4341:4341))
        (PORT d[3] (3263:3263:3263) (3207:3207:3207))
        (PORT d[4] (2770:2770:2770) (2633:2633:2633))
        (PORT d[5] (2249:2249:2249) (2189:2189:2189))
        (PORT d[6] (2653:2653:2653) (2655:2655:2655))
        (PORT d[7] (2755:2755:2755) (2628:2628:2628))
        (PORT d[8] (3468:3468:3468) (3312:3312:3312))
        (PORT d[9] (3227:3227:3227) (3048:3048:3048))
        (PORT d[10] (2857:2857:2857) (2894:2894:2894))
        (PORT d[11] (3349:3349:3349) (3187:3187:3187))
        (PORT d[12] (2218:2218:2218) (2151:2151:2151))
        (PORT clk (2168:2168:2168) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2165:2165:2165))
        (PORT d[0] (2345:2345:2345) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2368:2368:2368))
        (PORT clk (2208:2208:2208) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5226:5226:5226) (5052:5052:5052))
        (PORT d[1] (2899:2899:2899) (2789:2789:2789))
        (PORT d[2] (3428:3428:3428) (3294:3294:3294))
        (PORT d[3] (2942:2942:2942) (3051:3051:3051))
        (PORT d[4] (2416:2416:2416) (2405:2405:2405))
        (PORT d[5] (2477:2477:2477) (2377:2377:2377))
        (PORT d[6] (3661:3661:3661) (3759:3759:3759))
        (PORT d[7] (2067:2067:2067) (2034:2034:2034))
        (PORT d[8] (7302:7302:7302) (7102:7102:7102))
        (PORT d[9] (2221:2221:2221) (2287:2287:2287))
        (PORT d[10] (4319:4319:4319) (4257:4257:4257))
        (PORT d[11] (2852:2852:2852) (2778:2778:2778))
        (PORT d[12] (5433:5433:5433) (5421:5421:5421))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2238:2238:2238))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (PORT d[0] (2966:2966:2966) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4357:4357:4357))
        (PORT d[1] (3242:3242:3242) (3132:3132:3132))
        (PORT d[2] (3096:3096:3096) (3074:3074:3074))
        (PORT d[3] (2724:2724:2724) (2611:2611:2611))
        (PORT d[4] (5374:5374:5374) (5220:5220:5220))
        (PORT d[5] (2714:2714:2714) (2696:2696:2696))
        (PORT d[6] (3321:3321:3321) (3269:3269:3269))
        (PORT d[7] (4720:4720:4720) (4733:4733:4733))
        (PORT d[8] (3732:3732:3732) (3588:3588:3588))
        (PORT d[9] (4095:4095:4095) (4082:4082:4082))
        (PORT d[10] (3001:3001:3001) (2951:2951:2951))
        (PORT d[11] (4092:4092:4092) (4076:4076:4076))
        (PORT d[12] (3250:3250:3250) (3187:3187:3187))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (1387:1387:1387) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2783:2783:2783))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4594:4594:4594))
        (PORT d[1] (5027:5027:5027) (5006:5006:5006))
        (PORT d[2] (2992:2992:2992) (2836:2836:2836))
        (PORT d[3] (3216:3216:3216) (3299:3299:3299))
        (PORT d[4] (2702:2702:2702) (2697:2697:2697))
        (PORT d[5] (3307:3307:3307) (3273:3273:3273))
        (PORT d[6] (2939:2939:2939) (3012:3012:3012))
        (PORT d[7] (3191:3191:3191) (3270:3270:3270))
        (PORT d[8] (3117:3117:3117) (2971:2971:2971))
        (PORT d[9] (1855:1855:1855) (1901:1901:1901))
        (PORT d[10] (3400:3400:3400) (3422:3422:3422))
        (PORT d[11] (3041:3041:3041) (2905:2905:2905))
        (PORT d[12] (4610:4610:4610) (4553:4553:4553))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (1945:1945:1945))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (PORT d[0] (2646:2646:2646) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (4020:4020:4020))
        (PORT d[1] (2066:2066:2066) (2026:2026:2026))
        (PORT d[2] (2380:2380:2380) (2332:2332:2332))
        (PORT d[3] (3978:3978:3978) (3951:3951:3951))
        (PORT d[4] (4495:4495:4495) (4393:4393:4393))
        (PORT d[5] (2403:2403:2403) (2409:2409:2409))
        (PORT d[6] (1999:1999:1999) (1962:1962:1962))
        (PORT d[7] (5219:5219:5219) (5166:5166:5166))
        (PORT d[8] (3225:3225:3225) (3113:3113:3113))
        (PORT d[9] (2090:2090:2090) (2058:2058:2058))
        (PORT d[10] (3032:3032:3032) (2995:2995:2995))
        (PORT d[11] (2353:2353:2353) (2300:2300:2300))
        (PORT d[12] (2568:2568:2568) (2535:2535:2535))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (1648:1648:1648) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2493:2493:2493))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3229:3229:3229))
        (PORT d[1] (5037:5037:5037) (5014:5014:5014))
        (PORT d[2] (5858:5858:5858) (5760:5760:5760))
        (PORT d[3] (2824:2824:2824) (2847:2847:2847))
        (PORT d[4] (5234:5234:5234) (5271:5271:5271))
        (PORT d[5] (3681:3681:3681) (3654:3654:3654))
        (PORT d[6] (1761:1761:1761) (1780:1780:1780))
        (PORT d[7] (3554:3554:3554) (3614:3614:3614))
        (PORT d[8] (4468:4468:4468) (4224:4224:4224))
        (PORT d[9] (2482:2482:2482) (2509:2509:2509))
        (PORT d[10] (4138:4138:4138) (4112:4112:4112))
        (PORT d[11] (5563:5563:5563) (5392:5392:5392))
        (PORT d[12] (4914:4914:4914) (4829:4829:4829))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (1997:1997:1997))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (PORT d[0] (2682:2682:2682) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3714:3714:3714))
        (PORT d[1] (2190:2190:2190) (2086:2086:2086))
        (PORT d[2] (2155:2155:2155) (2034:2034:2034))
        (PORT d[3] (2152:2152:2152) (2035:2035:2035))
        (PORT d[4] (5594:5594:5594) (5398:5398:5398))
        (PORT d[5] (3395:3395:3395) (3406:3406:3406))
        (PORT d[6] (3605:3605:3605) (3604:3604:3604))
        (PORT d[7] (3839:3839:3839) (3748:3748:3748))
        (PORT d[8] (4258:4258:4258) (4158:4158:4158))
        (PORT d[9] (5121:5121:5121) (5183:5183:5183))
        (PORT d[10] (2749:2749:2749) (2757:2757:2757))
        (PORT d[11] (2422:2422:2422) (2313:2313:2313))
        (PORT d[12] (2116:2116:2116) (2037:2037:2037))
        (PORT clk (2201:2201:2201) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (PORT d[0] (803:803:803) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1449:1449:1449))
        (PORT datab (1299:1299:1299) (1266:1266:1266))
        (PORT datac (1776:1776:1776) (1786:1786:1786))
        (PORT datad (1763:1763:1763) (1637:1637:1637))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (2053:2053:2053))
        (PORT datab (1301:1301:1301) (1268:1268:1268))
        (PORT datac (1573:1573:1573) (1511:1511:1511))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3471:3471:3471))
        (PORT clk (2253:2253:2253) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5147:5147:5147) (4989:4989:4989))
        (PORT d[1] (5745:5745:5745) (5724:5724:5724))
        (PORT d[2] (4851:4851:4851) (4784:4784:4784))
        (PORT d[3] (2142:2142:2142) (2190:2190:2190))
        (PORT d[4] (4261:4261:4261) (4333:4333:4333))
        (PORT d[5] (4042:4042:4042) (4035:4035:4035))
        (PORT d[6] (2462:2462:2462) (2482:2482:2482))
        (PORT d[7] (3887:3887:3887) (3968:3968:3968))
        (PORT d[8] (6166:6166:6166) (5900:5900:5900))
        (PORT d[9] (2580:2580:2580) (2534:2534:2534))
        (PORT d[10] (3135:3135:3135) (3140:3140:3140))
        (PORT d[11] (5167:5167:5167) (5078:5078:5078))
        (PORT d[12] (4901:4901:4901) (4805:4805:4805))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2684:2684:2684))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2292:2292:2292))
        (PORT d[0] (3467:3467:3467) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2687:2687:2687))
        (PORT d[1] (3158:3158:3158) (3032:3032:3032))
        (PORT d[2] (4042:4042:4042) (3941:3941:3941))
        (PORT d[3] (2963:2963:2963) (2919:2919:2919))
        (PORT d[4] (4632:4632:4632) (4468:4468:4468))
        (PORT d[5] (3074:3074:3074) (3109:3109:3109))
        (PORT d[6] (4507:4507:4507) (4536:4536:4536))
        (PORT d[7] (3802:3802:3802) (3698:3698:3698))
        (PORT d[8] (5379:5379:5379) (5343:5343:5343))
        (PORT d[9] (4354:4354:4354) (4428:4428:4428))
        (PORT d[10] (1810:1810:1810) (1837:1837:1837))
        (PORT d[11] (4226:4226:4226) (4249:4249:4249))
        (PORT d[12] (3167:3167:3167) (3058:3058:3058))
        (PORT clk (2202:2202:2202) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT d[0] (1773:1773:1773) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1934:1934:1934))
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5949:5949:5949) (5833:5833:5833))
        (PORT d[1] (5799:5799:5799) (5831:5831:5831))
        (PORT d[2] (4389:4389:4389) (4274:4274:4274))
        (PORT d[3] (2292:2292:2292) (2264:2264:2264))
        (PORT d[4] (4288:4288:4288) (4372:4372:4372))
        (PORT d[5] (2069:2069:2069) (2035:2035:2035))
        (PORT d[6] (2590:2590:2590) (2648:2648:2648))
        (PORT d[7] (3679:3679:3679) (3804:3804:3804))
        (PORT d[8] (1732:1732:1732) (1708:1708:1708))
        (PORT d[9] (2706:2706:2706) (2716:2716:2716))
        (PORT d[10] (3204:3204:3204) (3121:3121:3121))
        (PORT d[11] (5210:5210:5210) (5162:5162:5162))
        (PORT d[12] (4352:4352:4352) (4293:4293:4293))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3098:3098:3098))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (PORT d[0] (3876:3876:3876) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2426:2426:2426))
        (PORT d[1] (4931:4931:4931) (4852:4852:4852))
        (PORT d[2] (3684:3684:3684) (3739:3739:3739))
        (PORT d[3] (3706:3706:3706) (3700:3700:3700))
        (PORT d[4] (5668:5668:5668) (5559:5559:5559))
        (PORT d[5] (3866:3866:3866) (3941:3941:3941))
        (PORT d[6] (4448:4448:4448) (4435:4435:4435))
        (PORT d[7] (3847:3847:3847) (3777:3777:3777))
        (PORT d[8] (4957:4957:4957) (4898:4898:4898))
        (PORT d[9] (3874:3874:3874) (3868:3868:3868))
        (PORT d[10] (3820:3820:3820) (3856:3856:3856))
        (PORT d[11] (3779:3779:3779) (3775:3775:3775))
        (PORT d[12] (3689:3689:3689) (3713:3713:3713))
        (PORT clk (2208:2208:2208) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (PORT d[0] (2827:2827:2827) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4482:4482:4482))
        (PORT clk (2204:2204:2204) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (5840:5840:5840))
        (PORT d[1] (3829:3829:3829) (3719:3719:3719))
        (PORT d[2] (4325:4325:4325) (4165:4165:4165))
        (PORT d[3] (3704:3704:3704) (3843:3843:3843))
        (PORT d[4] (2793:2793:2793) (2807:2807:2807))
        (PORT d[5] (3763:3763:3763) (3554:3554:3554))
        (PORT d[6] (2097:2097:2097) (2118:2118:2118))
        (PORT d[7] (4240:4240:4240) (4045:4045:4045))
        (PORT d[8] (6688:6688:6688) (6486:6486:6486))
        (PORT d[9] (3209:3209:3209) (3263:3263:3263))
        (PORT d[10] (3066:3066:3066) (3070:3070:3070))
        (PORT d[11] (3662:3662:3662) (3599:3599:3599))
        (PORT d[12] (6371:6371:6371) (6321:6321:6321))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2856:2856:2856))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2239:2239:2239))
        (PORT d[0] (3507:3507:3507) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3222:3222:3222))
        (PORT d[1] (4507:4507:4507) (4371:4371:4371))
        (PORT d[2] (3220:3220:3220) (3237:3237:3237))
        (PORT d[3] (4285:4285:4285) (4247:4247:4247))
        (PORT d[4] (5275:5275:5275) (5189:5189:5189))
        (PORT d[5] (3142:3142:3142) (3166:3166:3166))
        (PORT d[6] (3971:3971:3971) (3910:3910:3910))
        (PORT d[7] (5055:5055:5055) (5057:5057:5057))
        (PORT d[8] (4469:4469:4469) (4346:4346:4346))
        (PORT d[9] (3731:3731:3731) (3693:3693:3693))
        (PORT d[10] (3900:3900:3900) (3822:3822:3822))
        (PORT d[11] (4205:4205:4205) (4188:4188:4188))
        (PORT d[12] (3048:3048:3048) (3072:3072:3072))
        (PORT clk (2154:2154:2154) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2150:2150:2150))
        (PORT d[0] (2843:2843:2843) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1866:1866:1866))
        (PORT datab (2038:2038:2038) (1996:1996:1996))
        (PORT datac (1851:1851:1851) (1760:1760:1760))
        (PORT datad (1256:1256:1256) (1235:1235:1235))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2515:2515:2515))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2418:2418:2418))
        (PORT d[1] (4297:4297:4297) (4253:4253:4253))
        (PORT d[2] (4182:4182:4182) (4114:4114:4114))
        (PORT d[3] (3810:3810:3810) (3826:3826:3826))
        (PORT d[4] (3130:3130:3130) (3123:3123:3123))
        (PORT d[5] (3660:3660:3660) (3599:3599:3599))
        (PORT d[6] (2486:2486:2486) (2536:2536:2536))
        (PORT d[7] (3383:3383:3383) (3413:3413:3413))
        (PORT d[8] (3817:3817:3817) (3593:3593:3593))
        (PORT d[9] (1784:1784:1784) (1833:1833:1833))
        (PORT d[10] (4095:4095:4095) (4070:4070:4070))
        (PORT d[11] (4697:4697:4697) (4597:4597:4597))
        (PORT d[12] (5544:5544:5544) (5440:5440:5440))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1821:1821:1821))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (PORT d[0] (2556:2556:2556) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5008:5008:5008))
        (PORT d[1] (4332:4332:4332) (4130:4130:4130))
        (PORT d[2] (1745:1745:1745) (1640:1640:1640))
        (PORT d[3] (2845:2845:2845) (2697:2697:2697))
        (PORT d[4] (1839:1839:1839) (1740:1740:1740))
        (PORT d[5] (3308:3308:3308) (3228:3228:3228))
        (PORT d[6] (3653:3653:3653) (3628:3628:3628))
        (PORT d[7] (2441:2441:2441) (2331:2331:2331))
        (PORT d[8] (3489:3489:3489) (3372:3372:3372))
        (PORT d[9] (4273:4273:4273) (4072:4072:4072))
        (PORT d[10] (1439:1439:1439) (1457:1457:1457))
        (PORT d[11] (4393:4393:4393) (4207:4207:4207))
        (PORT d[12] (1819:1819:1819) (1743:1743:1743))
        (PORT clk (2168:2168:2168) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2165:2165:2165))
        (PORT d[0] (1119:1119:1119) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1891:1891:1891))
        (PORT datab (1305:1305:1305) (1272:1272:1272))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1325:1325:1325) (1288:1288:1288))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (992:992:992))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1561:1561:1561) (1515:1515:1515))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3705:3705:3705))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1509:1509:1509))
        (PORT d[1] (2436:2436:2436) (2330:2330:2330))
        (PORT d[2] (3277:3277:3277) (3112:3112:3112))
        (PORT d[3] (4267:4267:4267) (4322:4322:4322))
        (PORT d[4] (3701:3701:3701) (3668:3668:3668))
        (PORT d[5] (4296:4296:4296) (4239:4239:4239))
        (PORT d[6] (2615:2615:2615) (2675:2675:2675))
        (PORT d[7] (3232:3232:3232) (3317:3317:3317))
        (PORT d[8] (2728:2728:2728) (2586:2586:2586))
        (PORT d[9] (1802:1802:1802) (1846:1846:1846))
        (PORT d[10] (2457:2457:2457) (2364:2364:2364))
        (PORT d[11] (2726:2726:2726) (2604:2604:2604))
        (PORT d[12] (3415:3415:3415) (3276:3276:3276))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1327:1327:1327))
        (PORT clk (2220:2220:2220) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (2008:2008:2008) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1162:1162:1162))
        (PORT d[1] (1769:1769:1769) (1744:1744:1744))
        (PORT d[2] (1788:1788:1788) (1776:1776:1776))
        (PORT d[3] (1140:1140:1140) (1141:1141:1141))
        (PORT d[4] (4182:4182:4182) (4064:4064:4064))
        (PORT d[5] (1173:1173:1173) (1176:1176:1176))
        (PORT d[6] (1128:1128:1128) (1134:1134:1134))
        (PORT d[7] (6242:6242:6242) (6154:6154:6154))
        (PORT d[8] (1089:1089:1089) (1092:1092:1092))
        (PORT d[9] (1706:1706:1706) (1684:1684:1684))
        (PORT d[10] (1127:1127:1127) (1124:1124:1124))
        (PORT d[11] (1732:1732:1732) (1712:1712:1712))
        (PORT d[12] (3549:3549:3549) (3487:3487:3487))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (644:644:644) (566:566:566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3322:3322:3322))
        (PORT clk (2210:2210:2210) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (5027:5027:5027))
        (PORT d[1] (3208:3208:3208) (3120:3120:3120))
        (PORT d[2] (3662:3662:3662) (3529:3529:3529))
        (PORT d[3] (3382:3382:3382) (3507:3507:3507))
        (PORT d[4] (2680:2680:2680) (2661:2661:2661))
        (PORT d[5] (3517:3517:3517) (3315:3315:3315))
        (PORT d[6] (1887:1887:1887) (1924:1924:1924))
        (PORT d[7] (3062:3062:3062) (2921:2921:2921))
        (PORT d[8] (6646:6646:6646) (6443:6443:6443))
        (PORT d[9] (2910:2910:2910) (2975:2975:2975))
        (PORT d[10] (3091:3091:3091) (3094:3094:3094))
        (PORT d[11] (2462:2462:2462) (2470:2470:2470))
        (PORT d[12] (5095:5095:5095) (5084:5084:5084))
        (PORT clk (2207:2207:2207) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2662:2662:2662))
        (PORT clk (2207:2207:2207) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (PORT d[0] (3364:3364:3364) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3603:3603:3603))
        (PORT d[1] (3547:3547:3547) (3453:3453:3453))
        (PORT d[2] (2847:2847:2847) (2843:2843:2843))
        (PORT d[3] (3859:3859:3859) (3650:3650:3650))
        (PORT d[4] (4847:4847:4847) (4769:4769:4769))
        (PORT d[5] (2468:2468:2468) (2497:2497:2497))
        (PORT d[6] (2964:2964:2964) (2917:2917:2917))
        (PORT d[7] (4725:4725:4725) (4735:4735:4735))
        (PORT d[8] (3821:3821:3821) (3700:3700:3700))
        (PORT d[9] (3686:3686:3686) (3660:3660:3660))
        (PORT d[10] (3012:3012:3012) (2977:2977:2977))
        (PORT d[11] (3748:3748:3748) (3697:3697:3697))
        (PORT d[12] (3078:3078:3078) (3104:3104:3104))
        (PORT clk (2159:2159:2159) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2155:2155:2155))
        (PORT d[0] (2667:2667:2667) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1842:1842:1842) (1870:1870:1870))
        (PORT datab (1299:1299:1299) (1265:1265:1265))
        (PORT datac (934:934:934) (865:865:865))
        (PORT datad (2271:2271:2271) (2207:2207:2207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1791:1791:1791))
        (PORT clk (2221:2221:2221) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1128:1128:1128))
        (PORT d[1] (3204:3204:3204) (3085:3085:3085))
        (PORT d[2] (4138:4138:4138) (3970:3970:3970))
        (PORT d[3] (3648:3648:3648) (3740:3740:3740))
        (PORT d[4] (1541:1541:1541) (1469:1469:1469))
        (PORT d[5] (3108:3108:3108) (2982:2982:2982))
        (PORT d[6] (4270:4270:4270) (4336:4336:4336))
        (PORT d[7] (1414:1414:1414) (1412:1412:1412))
        (PORT d[8] (1634:1634:1634) (1584:1584:1584))
        (PORT d[9] (2232:2232:2232) (2303:2303:2303))
        (PORT d[10] (3743:3743:3743) (3728:3728:3728))
        (PORT d[11] (3525:3525:3525) (3430:3430:3430))
        (PORT d[12] (6062:6062:6062) (6032:6032:6032))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1152:1152:1152))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (PORT d[0] (1823:1823:1823) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4971:4971:4971))
        (PORT d[1] (3885:3885:3885) (3750:3750:3750))
        (PORT d[2] (4085:4085:4085) (4027:4027:4027))
        (PORT d[3] (3430:3430:3430) (3301:3301:3301))
        (PORT d[4] (5238:5238:5238) (5173:5173:5173))
        (PORT d[5] (3390:3390:3390) (3353:3353:3353))
        (PORT d[6] (3974:3974:3974) (3909:3909:3909))
        (PORT d[7] (5408:5408:5408) (5402:5402:5402))
        (PORT d[8] (4701:4701:4701) (4524:4524:4524))
        (PORT d[9] (3455:3455:3455) (3439:3439:3439))
        (PORT d[10] (1925:1925:1925) (1857:1857:1857))
        (PORT d[11] (5077:5077:5077) (5022:5022:5022))
        (PORT d[12] (3898:3898:3898) (3810:3810:3810))
        (PORT clk (2171:2171:2171) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2168:2168:2168))
        (PORT d[0] (1209:1209:1209) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3410:3410:3410))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1817:1817:1817))
        (PORT d[1] (2209:2209:2209) (2130:2130:2130))
        (PORT d[2] (3329:3329:3329) (3168:3168:3168))
        (PORT d[3] (3920:3920:3920) (3982:3982:3982))
        (PORT d[4] (3376:3376:3376) (3356:3356:3356))
        (PORT d[5] (4007:4007:4007) (3955:3955:3955))
        (PORT d[6] (2859:2859:2859) (2905:2905:2905))
        (PORT d[7] (2920:2920:2920) (3022:3022:3022))
        (PORT d[8] (2673:2673:2673) (2528:2528:2528))
        (PORT d[9] (2130:2130:2130) (2148:2148:2148))
        (PORT d[10] (4071:4071:4071) (4070:4070:4070))
        (PORT d[11] (2728:2728:2728) (2601:2601:2601))
        (PORT d[12] (3105:3105:3105) (2982:2982:2982))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1474:1474:1474))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2240:2240:2240))
        (PORT d[0] (2148:2148:2148) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4036:4036:4036))
        (PORT d[1] (2746:2746:2746) (2683:2683:2683))
        (PORT d[2] (1416:1416:1416) (1410:1410:1410))
        (PORT d[3] (1932:1932:1932) (1873:1873:1873))
        (PORT d[4] (3830:3830:3830) (3718:3718:3718))
        (PORT d[5] (3068:3068:3068) (3047:3047:3047))
        (PORT d[6] (2697:2697:2697) (2636:2636:2636))
        (PORT d[7] (5914:5914:5914) (5840:5840:5840))
        (PORT d[8] (3899:3899:3899) (3758:3758:3758))
        (PORT d[9] (2718:2718:2718) (2664:2664:2664))
        (PORT d[10] (1453:1453:1453) (1435:1435:1435))
        (PORT d[11] (1486:1486:1486) (1477:1477:1477))
        (PORT d[12] (3198:3198:3198) (3143:3143:3143))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (283:283:283) (240:240:240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1842:1842:1842) (1870:1870:1870))
        (PORT datab (1299:1299:1299) (1265:1265:1265))
        (PORT datac (1356:1356:1356) (1238:1238:1238))
        (PORT datad (953:953:953) (875:875:875))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (2980:2980:2980))
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4507:4507:4507))
        (PORT d[1] (5014:5014:5014) (4994:4994:4994))
        (PORT d[2] (2855:2855:2855) (2681:2681:2681))
        (PORT d[3] (3555:3555:3555) (3629:3629:3629))
        (PORT d[4] (2442:2442:2442) (2449:2449:2449))
        (PORT d[5] (3586:3586:3586) (3541:3541:3541))
        (PORT d[6] (2930:2930:2930) (3008:3008:3008))
        (PORT d[7] (3273:3273:3273) (3355:3355:3355))
        (PORT d[8] (3085:3085:3085) (2939:2939:2939))
        (PORT d[9] (1843:1843:1843) (1885:1885:1885))
        (PORT d[10] (3997:3997:3997) (3979:3979:3979))
        (PORT d[11] (2941:2941:2941) (2810:2810:2810))
        (PORT d[12] (4678:4678:4678) (4637:4637:4637))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1789:1789:1789))
        (PORT clk (2227:2227:2227) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (PORT d[0] (2461:2461:2461) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4009:4009:4009))
        (PORT d[1] (2403:2403:2403) (2352:2352:2352))
        (PORT d[2] (1796:1796:1796) (1791:1791:1791))
        (PORT d[3] (3966:3966:3966) (3940:3940:3940))
        (PORT d[4] (4522:4522:4522) (4421:4421:4421))
        (PORT d[5] (2404:2404:2404) (2410:2410:2410))
        (PORT d[6] (1998:1998:1998) (1962:1962:1962))
        (PORT d[7] (5252:5252:5252) (5199:5199:5199))
        (PORT d[8] (3232:3232:3232) (3120:3120:3120))
        (PORT d[9] (2385:2385:2385) (2335:2335:2335))
        (PORT d[10] (3008:3008:3008) (2971:2971:2971))
        (PORT d[11] (2368:2368:2368) (2317:2317:2317))
        (PORT d[12] (2579:2579:2579) (2549:2549:2549))
        (PORT clk (2179:2179:2179) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (PORT d[0] (932:932:932) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3549:3549:3549))
        (PORT clk (2204:2204:2204) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5259:5259:5259) (5119:5119:5119))
        (PORT d[1] (3207:3207:3207) (3120:3120:3120))
        (PORT d[2] (3680:3680:3680) (3537:3537:3537))
        (PORT d[3] (3376:3376:3376) (3501:3501:3501))
        (PORT d[4] (2983:2983:2983) (2952:2952:2952))
        (PORT d[5] (3511:3511:3511) (3309:3309:3309))
        (PORT d[6] (1901:1901:1901) (1936:1936:1936))
        (PORT d[7] (3319:3319:3319) (3172:3172:3172))
        (PORT d[8] (6634:6634:6634) (6431:6431:6431))
        (PORT d[9] (2584:2584:2584) (2665:2665:2665))
        (PORT d[10] (3079:3079:3079) (3083:3083:3083))
        (PORT d[11] (2194:2194:2194) (2237:2237:2237))
        (PORT d[12] (5355:5355:5355) (5332:5332:5332))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2706:2706:2706))
        (PORT clk (2201:2201:2201) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2239:2239:2239))
        (PORT d[0] (3483:3483:3483) (3260:3260:3260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3790:3790:3790))
        (PORT d[1] (3544:3544:3544) (3450:3450:3450))
        (PORT d[2] (2536:2536:2536) (2544:2544:2544))
        (PORT d[3] (3534:3534:3534) (3345:3345:3345))
        (PORT d[4] (4609:4609:4609) (4544:4544:4544))
        (PORT d[5] (2468:2468:2468) (2498:2498:2498))
        (PORT d[6] (3008:3008:3008) (2961:2961:2961))
        (PORT d[7] (4720:4720:4720) (4730:4730:4730))
        (PORT d[8] (4112:4112:4112) (3977:3977:3977))
        (PORT d[9] (3714:3714:3714) (3686:3686:3686))
        (PORT d[10] (3249:3249:3249) (3201:3201:3201))
        (PORT d[11] (3680:3680:3680) (3636:3636:3636))
        (PORT d[12] (3052:3052:3052) (3079:3079:3079))
        (PORT clk (2154:2154:2154) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2150:2150:2150))
        (PORT d[0] (2552:2552:2552) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1871:1871:1871))
        (PORT datab (1298:1298:1298) (1264:1264:1264))
        (PORT datac (1520:1520:1520) (1410:1410:1410))
        (PORT datad (1986:1986:1986) (1946:1946:1946))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2698:2698:2698))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (4994:4994:4994))
        (PORT d[1] (3221:3221:3221) (3099:3099:3099))
        (PORT d[2] (2737:2737:2737) (2612:2612:2612))
        (PORT d[3] (3298:3298:3298) (3405:3405:3405))
        (PORT d[4] (2582:2582:2582) (2522:2522:2522))
        (PORT d[5] (3072:3072:3072) (2932:2932:2932))
        (PORT d[6] (3317:3317:3317) (3417:3417:3417))
        (PORT d[7] (2710:2710:2710) (2657:2657:2657))
        (PORT d[8] (2970:2970:2970) (2882:2882:2882))
        (PORT d[9] (2567:2567:2567) (2644:2644:2644))
        (PORT d[10] (3654:3654:3654) (3624:3624:3624))
        (PORT d[11] (2241:2241:2241) (2205:2205:2205))
        (PORT d[12] (5396:5396:5396) (5383:5383:5383))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2124:2124:2124))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (2788:2788:2788) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3481:3481:3481))
        (PORT d[1] (3128:3128:3128) (3002:3002:3002))
        (PORT d[2] (2811:2811:2811) (2797:2797:2797))
        (PORT d[3] (3389:3389:3389) (3250:3250:3250))
        (PORT d[4] (4648:4648:4648) (4504:4504:4504))
        (PORT d[5] (2112:2112:2112) (2121:2121:2121))
        (PORT d[6] (3286:3286:3286) (3215:3215:3215))
        (PORT d[7] (4905:4905:4905) (4866:4866:4866))
        (PORT d[8] (3072:3072:3072) (2948:2948:2948))
        (PORT d[9] (3729:3729:3729) (3709:3709:3709))
        (PORT d[10] (2648:2648:2648) (2598:2598:2598))
        (PORT d[11] (3517:3517:3517) (3521:3521:3521))
        (PORT d[12] (2555:2555:2555) (2501:2501:2501))
        (PORT clk (2189:2189:2189) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (PORT d[0] (1938:1938:1938) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (3912:3912:3912))
        (PORT clk (2169:2169:2169) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5334:5334:5334) (5232:5232:5232))
        (PORT d[1] (3214:3214:3214) (3129:3129:3129))
        (PORT d[2] (3698:3698:3698) (3573:3573:3573))
        (PORT d[3] (3365:3365:3365) (3493:3493:3493))
        (PORT d[4] (3322:3322:3322) (3277:3277:3277))
        (PORT d[5] (4369:4369:4369) (4127:4127:4127))
        (PORT d[6] (1869:1869:1869) (1906:1906:1906))
        (PORT d[7] (3684:3684:3684) (3522:3522:3522))
        (PORT d[8] (6686:6686:6686) (6481:6481:6481))
        (PORT d[9] (2593:2593:2593) (2675:2675:2675))
        (PORT d[10] (3082:3082:3082) (3085:3085:3085))
        (PORT d[11] (3022:3022:3022) (2980:2980:2980))
        (PORT d[12] (5745:5745:5745) (5714:5714:5714))
        (PORT clk (2166:2166:2166) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2353:2353:2353))
        (PORT clk (2166:2166:2166) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2207:2207:2207))
        (PORT d[0] (3043:3043:3043) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3524:3524:3524))
        (PORT d[1] (3908:3908:3908) (3803:3803:3803))
        (PORT d[2] (3143:3143:3143) (3143:3143:3143))
        (PORT d[3] (4229:4229:4229) (4180:4180:4180))
        (PORT d[4] (4605:4605:4605) (4541:4541:4541))
        (PORT d[5] (3016:3016:3016) (3028:3028:3028))
        (PORT d[6] (3326:3326:3326) (3294:3294:3294))
        (PORT d[7] (4805:4805:4805) (4820:4820:4820))
        (PORT d[8] (4453:4453:4453) (4305:4305:4305))
        (PORT d[9] (3106:3106:3106) (3094:3094:3094))
        (PORT d[10] (3614:3614:3614) (3550:3550:3550))
        (PORT d[11] (3393:3393:3393) (3366:3366:3366))
        (PORT d[12] (3100:3100:3100) (3128:3128:3128))
        (PORT clk (2119:2119:2119) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2118:2118:2118))
        (PORT d[0] (2278:2278:2278) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1575:1575:1575))
        (PORT datab (1545:1545:1545) (1572:1572:1572))
        (PORT datac (1933:1933:1933) (1867:1867:1867))
        (PORT datad (1763:1763:1763) (1641:1641:1641))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datac (1559:1559:1559) (1513:1513:1513))
        (PORT datad (973:973:973) (919:919:919))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1560:1560:1560) (1514:1514:1514))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (994:994:994))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (748:748:748) (761:761:761))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3769:3769:3769))
        (PORT clk (2249:2249:2249) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5202:5202:5202) (5064:5064:5064))
        (PORT d[1] (5169:5169:5169) (5180:5180:5180))
        (PORT d[2] (4839:4839:4839) (4771:4771:4771))
        (PORT d[3] (2136:2136:2136) (2177:2177:2177))
        (PORT d[4] (3902:3902:3902) (3975:3975:3975))
        (PORT d[5] (3732:3732:3732) (3738:3738:3738))
        (PORT d[6] (2479:2479:2479) (2496:2496:2496))
        (PORT d[7] (3852:3852:3852) (3933:3933:3933))
        (PORT d[8] (5903:5903:5903) (5653:5653:5653))
        (PORT d[9] (2010:2010:2010) (2014:2014:2014))
        (PORT d[10] (3095:3095:3095) (3099:3099:3099))
        (PORT d[11] (5158:5158:5158) (5068:5068:5068))
        (PORT d[12] (4311:4311:4311) (4246:4246:4246))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2731:2731:2731))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (PORT d[0] (3512:3512:3512) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2700:2700:2700))
        (PORT d[1] (3467:3467:3467) (3323:3323:3323))
        (PORT d[2] (4033:4033:4033) (3933:3933:3933))
        (PORT d[3] (2969:2969:2969) (2930:2930:2930))
        (PORT d[4] (4904:4904:4904) (4718:4718:4718))
        (PORT d[5] (3078:3078:3078) (3111:3111:3111))
        (PORT d[6] (4544:4544:4544) (4578:4578:4578))
        (PORT d[7] (3794:3794:3794) (3691:3691:3691))
        (PORT d[8] (3840:3840:3840) (3736:3736:3736))
        (PORT d[9] (4329:4329:4329) (4398:4398:4398))
        (PORT d[10] (2063:2063:2063) (2075:2075:2075))
        (PORT d[11] (3913:3913:3913) (3953:3953:3953))
        (PORT d[12] (3175:3175:3175) (3068:3068:3068))
        (PORT clk (2198:2198:2198) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (PORT d[0] (1989:1989:1989) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2492:2492:2492))
        (PORT clk (2250:2250:2250) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (2930:2930:2930))
        (PORT d[1] (4717:4717:4717) (4714:4714:4714))
        (PORT d[2] (4519:4519:4519) (4438:4438:4438))
        (PORT d[3] (1422:1422:1422) (1432:1432:1432))
        (PORT d[4] (5290:5290:5290) (5326:5326:5326))
        (PORT d[5] (3622:3622:3622) (3589:3589:3589))
        (PORT d[6] (1793:1793:1793) (1821:1821:1821))
        (PORT d[7] (3522:3522:3522) (3585:3585:3585))
        (PORT d[8] (4171:4171:4171) (3937:3937:3937))
        (PORT d[9] (2448:2448:2448) (2475:2475:2475))
        (PORT d[10] (4421:4421:4421) (4376:4376:4376))
        (PORT d[11] (5014:5014:5014) (4903:4903:4903))
        (PORT d[12] (4970:4970:4970) (4890:4890:4890))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (1975:1975:1975))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2285:2285:2285))
        (PORT d[0] (2738:2738:2738) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4087:4087:4087))
        (PORT d[1] (2103:2103:2103) (2003:2003:2003))
        (PORT d[2] (2122:2122:2122) (2003:2003:2003))
        (PORT d[3] (2490:2490:2490) (2352:2352:2352))
        (PORT d[4] (5625:5625:5625) (5428:5428:5428))
        (PORT d[5] (3668:3668:3668) (3664:3664:3664))
        (PORT d[6] (3613:3613:3613) (3613:3613:3613))
        (PORT d[7] (3845:3845:3845) (3755:3755:3755))
        (PORT d[8] (4236:4236:4236) (4131:4131:4131))
        (PORT d[9] (4615:4615:4615) (4401:4401:4401))
        (PORT d[10] (1740:1740:1740) (1746:1746:1746))
        (PORT d[11] (2416:2416:2416) (2306:2306:2306))
        (PORT d[12] (1849:1849:1849) (1783:1783:1783))
        (PORT clk (2200:2200:2200) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2196:2196:2196))
        (PORT d[0] (498:498:498) (422:422:422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2029:2029:2029) (1989:1989:1989))
        (PORT datab (712:712:712) (740:740:740))
        (PORT datac (299:299:299) (394:394:394))
        (PORT datad (1220:1220:1220) (1129:1129:1129))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2443:2443:2443))
        (PORT clk (2263:2263:2263) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1839:1839:1839))
        (PORT d[1] (6523:6523:6523) (6533:6533:6533))
        (PORT d[2] (5732:5732:5732) (5592:5592:5592))
        (PORT d[3] (2409:2409:2409) (2411:2411:2411))
        (PORT d[4] (5300:5300:5300) (5377:5377:5377))
        (PORT d[5] (5135:5135:5135) (5120:5120:5120))
        (PORT d[6] (3205:3205:3205) (3240:3240:3240))
        (PORT d[7] (3314:3314:3314) (3437:3437:3437))
        (PORT d[8] (1635:1635:1635) (1589:1589:1589))
        (PORT d[9] (2810:2810:2810) (2817:2817:2817))
        (PORT d[10] (3978:3978:3978) (3897:3897:3897))
        (PORT d[11] (3983:3983:3983) (3811:3811:3811))
        (PORT d[12] (2548:2548:2548) (2462:2462:2462))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1194:1194:1194))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2299:2299:2299))
        (PORT d[0] (1827:1827:1827) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2469:2469:2469))
        (PORT d[1] (1857:1857:1857) (1847:1847:1847))
        (PORT d[2] (4152:4152:4152) (4071:4071:4071))
        (PORT d[3] (3306:3306:3306) (3266:3266:3266))
        (PORT d[4] (4893:4893:4893) (4787:4787:4787))
        (PORT d[5] (3865:3865:3865) (3913:3913:3913))
        (PORT d[6] (4956:4956:4956) (5010:5010:5010))
        (PORT d[7] (4877:4877:4877) (4789:4789:4789))
        (PORT d[8] (1700:1700:1700) (1670:1670:1670))
        (PORT d[9] (1738:1738:1738) (1722:1722:1722))
        (PORT d[10] (2962:2962:2962) (3009:3009:3009))
        (PORT d[11] (4978:4978:4978) (4991:4991:4991))
        (PORT d[12] (3610:3610:3610) (3602:3602:3602))
        (PORT clk (2212:2212:2212) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2209:2209:2209))
        (PORT d[0] (1979:1979:1979) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2014:2014:2014))
        (PORT clk (2271:2271:2271) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3025:3025:3025))
        (PORT d[1] (6505:6505:6505) (6516:6516:6516))
        (PORT d[2] (5739:5739:5739) (5619:5619:5619))
        (PORT d[3] (2418:2418:2418) (2421:2421:2421))
        (PORT d[4] (5282:5282:5282) (5361:5361:5361))
        (PORT d[5] (1822:1822:1822) (1730:1730:1730))
        (PORT d[6] (2957:2957:2957) (3006:3006:3006))
        (PORT d[7] (1424:1424:1424) (1439:1439:1439))
        (PORT d[8] (1593:1593:1593) (1547:1547:1547))
        (PORT d[9] (2144:2144:2144) (2175:2175:2175))
        (PORT d[10] (3994:3994:3994) (3915:3915:3915))
        (PORT d[11] (3669:3669:3669) (3506:3506:3506))
        (PORT d[12] (2524:2524:2524) (2425:2425:2425))
        (PORT clk (2268:2268:2268) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1225:1225:1225))
        (PORT clk (2268:2268:2268) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2308:2308:2308))
        (PORT d[0] (1858:1858:1858) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2824:2824:2824))
        (PORT d[1] (1534:1534:1534) (1531:1531:1531))
        (PORT d[2] (1406:1406:1406) (1391:1391:1391))
        (PORT d[3] (3331:3331:3331) (3295:3295:3295))
        (PORT d[4] (5287:5287:5287) (5184:5184:5184))
        (PORT d[5] (3912:3912:3912) (3959:3959:3959))
        (PORT d[6] (1472:1472:1472) (1464:1464:1464))
        (PORT d[7] (4851:4851:4851) (4767:4767:4767))
        (PORT d[8] (1390:1390:1390) (1375:1375:1375))
        (PORT d[9] (1422:1422:1422) (1415:1415:1415))
        (PORT d[10] (1467:1467:1467) (1454:1454:1454))
        (PORT d[11] (4924:4924:4924) (4928:4928:4928))
        (PORT d[12] (1421:1421:1421) (1411:1411:1411))
        (PORT clk (2220:2220:2220) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2218:2218:2218))
        (PORT d[0] (1370:1370:1370) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1376:1376:1376))
        (PORT datab (719:719:719) (748:748:748))
        (PORT datad (1438:1438:1438) (1324:1324:1324))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (3776:3776:3776))
        (PORT clk (2245:2245:2245) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5385:5385:5385))
        (PORT d[1] (5451:5451:5451) (5445:5445:5445))
        (PORT d[2] (4532:4532:4532) (4482:4482:4482))
        (PORT d[3] (2175:2175:2175) (2217:2217:2217))
        (PORT d[4] (3940:3940:3940) (4012:4012:4012))
        (PORT d[5] (4020:4020:4020) (4006:4006:4006))
        (PORT d[6] (2440:2440:2440) (2456:2456:2456))
        (PORT d[7] (3836:3836:3836) (3915:3915:3915))
        (PORT d[8] (6215:6215:6215) (5947:5947:5947))
        (PORT d[9] (2661:2661:2661) (2622:2622:2622))
        (PORT d[10] (3112:3112:3112) (3115:3115:3115))
        (PORT d[11] (5085:5085:5085) (4996:4996:4996))
        (PORT d[12] (4560:4560:4560) (4477:4477:4477))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (2907:2907:2907))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2283:2283:2283))
        (PORT d[0] (3673:3673:3673) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2658:2658:2658))
        (PORT d[1] (3470:3470:3470) (3330:3330:3330))
        (PORT d[2] (4028:4028:4028) (3914:3914:3914))
        (PORT d[3] (3025:3025:3025) (2986:2986:2986))
        (PORT d[4] (4303:4303:4303) (4148:4148:4148))
        (PORT d[5] (3091:3091:3091) (3124:3124:3124))
        (PORT d[6] (4790:4790:4790) (4779:4779:4779))
        (PORT d[7] (3814:3814:3814) (3706:3706:3706))
        (PORT d[8] (5345:5345:5345) (5305:5305:5305))
        (PORT d[9] (4331:4331:4331) (4399:4399:4399))
        (PORT d[10] (2066:2066:2066) (2078:2078:2078))
        (PORT d[11] (3904:3904:3904) (3937:3937:3937))
        (PORT d[12] (3440:3440:3440) (3316:3316:3316))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (1709:1709:1709) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2785:2785:2785))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4746:4746:4746))
        (PORT d[1] (4775:4775:4775) (4757:4757:4757))
        (PORT d[2] (5202:5202:5202) (5130:5130:5130))
        (PORT d[3] (2501:2501:2501) (2540:2540:2540))
        (PORT d[4] (4900:4900:4900) (4954:4954:4954))
        (PORT d[5] (4000:4000:4000) (3958:3958:3958))
        (PORT d[6] (2092:2092:2092) (2097:2097:2097))
        (PORT d[7] (4566:4566:4566) (4628:4628:4628))
        (PORT d[8] (6759:6759:6759) (6472:6472:6472))
        (PORT d[9] (3232:3232:3232) (3159:3159:3159))
        (PORT d[10] (2926:2926:2926) (2880:2880:2880))
        (PORT d[11] (6244:6244:6244) (6144:6144:6144))
        (PORT d[12] (4589:4589:4589) (4515:4515:4515))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2324:2324:2324))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (3026:3026:3026) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3403:3403:3403))
        (PORT d[1] (2489:2489:2489) (2366:2366:2366))
        (PORT d[2] (4746:4746:4746) (4631:4631:4631))
        (PORT d[3] (2517:2517:2517) (2381:2381:2381))
        (PORT d[4] (5276:5276:5276) (5095:5095:5095))
        (PORT d[5] (3061:3061:3061) (3085:3085:3085))
        (PORT d[6] (4952:4952:4952) (4983:4983:4983))
        (PORT d[7] (3514:3514:3514) (3435:3435:3435))
        (PORT d[8] (3949:3949:3949) (3859:3859:3859))
        (PORT d[9] (4793:4793:4793) (4866:4866:4866))
        (PORT d[10] (2146:2146:2146) (2177:2177:2177))
        (PORT d[11] (3050:3050:3050) (2894:2894:2894))
        (PORT d[12] (2454:2454:2454) (2365:2365:2365))
        (PORT clk (2196:2196:2196) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (PORT d[0] (1123:1123:1123) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2033:2033:2033))
        (PORT datab (724:724:724) (753:753:753))
        (PORT datac (298:298:298) (393:393:393))
        (PORT datad (1668:1668:1668) (1638:1638:1638))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (381:381:381))
        (PORT datab (308:308:308) (387:387:387))
        (PORT datac (646:646:646) (652:652:652))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2035:2035:2035))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3280:3280:3280))
        (PORT d[1] (6484:6484:6484) (6495:6495:6495))
        (PORT d[2] (5770:5770:5770) (5654:5654:5654))
        (PORT d[3] (1712:1712:1712) (1725:1725:1725))
        (PORT d[4] (4971:4971:4971) (5056:5056:5056))
        (PORT d[5] (5160:5160:5160) (5144:5144:5144))
        (PORT d[6] (2414:2414:2414) (2435:2435:2435))
        (PORT d[7] (1796:1796:1796) (1818:1818:1818))
        (PORT d[8] (1910:1910:1910) (1849:1849:1849))
        (PORT d[9] (2765:2765:2765) (2773:2773:2773))
        (PORT d[10] (4024:4024:4024) (3948:3948:3948))
        (PORT d[11] (4023:4023:4023) (3851:3851:3851))
        (PORT d[12] (2818:2818:2818) (2717:2717:2717))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1466:1466:1466))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (2112:2112:2112) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2435:2435:2435))
        (PORT d[1] (1859:1859:1859) (1845:1845:1845))
        (PORT d[2] (4120:4120:4120) (4040:4040:4040))
        (PORT d[3] (2939:2939:2939) (2905:2905:2905))
        (PORT d[4] (4917:4917:4917) (4812:4812:4812))
        (PORT d[5] (3588:3588:3588) (3652:3652:3652))
        (PORT d[6] (4968:4968:4968) (5024:5024:5024))
        (PORT d[7] (4541:4541:4541) (4469:4469:4469))
        (PORT d[8] (6350:6350:6350) (6285:6285:6285))
        (PORT d[9] (1789:1789:1789) (1773:1773:1773))
        (PORT d[10] (2936:2936:2936) (2984:2984:2984))
        (PORT d[11] (4970:4970:4970) (4982:4982:4982))
        (PORT d[12] (3603:3603:3603) (3594:3594:3594))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (1638:1638:1638) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3121:3121:3121))
        (PORT clk (2253:2253:2253) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3505:3505:3505))
        (PORT d[1] (4996:4996:4996) (4993:4993:4993))
        (PORT d[2] (4848:4848:4848) (4803:4803:4803))
        (PORT d[3] (1999:1999:1999) (2003:2003:2003))
        (PORT d[4] (3851:3851:3851) (3885:3885:3885))
        (PORT d[5] (4357:4357:4357) (4319:4319:4319))
        (PORT d[6] (2149:2149:2149) (2184:2184:2184))
        (PORT d[7] (3303:3303:3303) (3271:3271:3271))
        (PORT d[8] (5931:5931:5931) (5584:5584:5584))
        (PORT d[9] (3385:3385:3385) (3413:3413:3413))
        (PORT d[10] (3046:3046:3046) (3046:3046:3046))
        (PORT d[11] (4927:4927:4927) (4788:4788:4788))
        (PORT d[12] (5195:5195:5195) (5080:5080:5080))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2093:2093:2093))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2287:2287:2287))
        (PORT d[0] (2533:2533:2533) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2933:2933:2933))
        (PORT d[1] (3877:3877:3877) (3687:3687:3687))
        (PORT d[2] (3306:3306:3306) (3176:3176:3176))
        (PORT d[3] (3476:3476:3476) (3319:3319:3319))
        (PORT d[4] (4076:4076:4076) (3932:3932:3932))
        (PORT d[5] (3492:3492:3492) (3537:3537:3537))
        (PORT d[6] (2970:2970:2970) (2966:2966:2966))
        (PORT d[7] (4760:4760:4760) (4677:4677:4677))
        (PORT d[8] (4451:4451:4451) (4343:4343:4343))
        (PORT d[9] (3910:3910:3910) (3764:3764:3764))
        (PORT d[10] (2186:2186:2186) (2231:2231:2231))
        (PORT d[11] (4543:4543:4543) (4365:4365:4365))
        (PORT d[12] (3140:3140:3140) (3097:3097:3097))
        (PORT clk (2202:2202:2202) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2198:2198:2198))
        (PORT d[0] (2689:2689:2689) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1334:1334:1334))
        (PORT datab (335:335:335) (428:428:428))
        (PORT datac (2424:2424:2424) (2295:2295:2295))
        (PORT datad (684:684:684) (705:705:705))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2828:2828:2828))
        (PORT clk (2254:2254:2254) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5624:5624:5624) (5476:5476:5476))
        (PORT d[1] (5502:5502:5502) (5487:5487:5487))
        (PORT d[2] (5535:5535:5535) (5459:5459:5459))
        (PORT d[3] (2802:2802:2802) (2814:2814:2814))
        (PORT d[4] (4971:4971:4971) (5024:5024:5024))
        (PORT d[5] (3993:3993:3993) (3951:3951:3951))
        (PORT d[6] (2063:2063:2063) (2073:2073:2073))
        (PORT d[7] (3205:3205:3205) (3280:3280:3280))
        (PORT d[8] (4500:4500:4500) (4255:4255:4255))
        (PORT d[9] (2791:2791:2791) (2805:2805:2805))
        (PORT d[10] (4098:4098:4098) (4073:4073:4073))
        (PORT d[11] (6228:6228:6228) (6131:6131:6131))
        (PORT d[12] (4616:4616:4616) (4543:4543:4543))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2011:2011:2011))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (PORT d[0] (2774:2774:2774) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3773:3773:3773))
        (PORT d[1] (2133:2133:2133) (2037:2037:2037))
        (PORT d[2] (5115:5115:5115) (4992:4992:4992))
        (PORT d[3] (2532:2532:2532) (2381:2381:2381))
        (PORT d[4] (5335:5335:5335) (5154:5154:5154))
        (PORT d[5] (3354:3354:3354) (3365:3365:3365))
        (PORT d[6] (3247:3247:3247) (3258:3258:3258))
        (PORT d[7] (3523:3523:3523) (3445:3445:3445))
        (PORT d[8] (4250:4250:4250) (4150:4150:4150))
        (PORT d[9] (5055:5055:5055) (5118:5118:5118))
        (PORT d[10] (2461:2461:2461) (2488:2488:2488))
        (PORT d[11] (2410:2410:2410) (2296:2296:2296))
        (PORT d[12] (2226:2226:2226) (2133:2133:2133))
        (PORT clk (2203:2203:2203) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2202:2202:2202))
        (PORT d[0] (1072:1072:1072) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2180:2180:2180))
        (PORT clk (2244:2244:2244) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2864:2864:2864))
        (PORT d[1] (4412:4412:4412) (4384:4384:4384))
        (PORT d[2] (4810:4810:4810) (4704:4704:4704))
        (PORT d[3] (1729:1729:1729) (1722:1722:1722))
        (PORT d[4] (3461:3461:3461) (3438:3438:3438))
        (PORT d[5] (3363:3363:3363) (3348:3348:3348))
        (PORT d[6] (2801:2801:2801) (2807:2807:2807))
        (PORT d[7] (3693:3693:3693) (3706:3706:3706))
        (PORT d[8] (4115:4115:4115) (3880:3880:3880))
        (PORT d[9] (2117:2117:2117) (2153:2153:2153))
        (PORT d[10] (2761:2761:2761) (2751:2751:2751))
        (PORT d[11] (5049:5049:5049) (4936:4936:4936))
        (PORT d[12] (5885:5885:5885) (5770:5770:5770))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (1991:1991:1991))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2279:2279:2279))
        (PORT d[0] (2755:2755:2755) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4433:4433:4433))
        (PORT d[1] (1878:1878:1878) (1785:1785:1785))
        (PORT d[2] (1783:1783:1783) (1682:1682:1682))
        (PORT d[3] (2513:2513:2513) (2376:2376:2376))
        (PORT d[4] (1750:1750:1750) (1646:1646:1646))
        (PORT d[5] (3590:3590:3590) (3499:3499:3499))
        (PORT d[6] (3957:3957:3957) (3916:3916:3916))
        (PORT d[7] (2765:2765:2765) (2640:2640:2640))
        (PORT d[8] (3807:3807:3807) (3673:3673:3673))
        (PORT d[9] (4593:4593:4593) (4378:4378:4378))
        (PORT d[10] (1425:1425:1425) (1443:1443:1443))
        (PORT d[11] (2406:2406:2406) (2283:2283:2283))
        (PORT d[12] (1794:1794:1794) (1726:1726:1726))
        (PORT clk (2194:2194:2194) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (PORT d[0] (1091:1091:1091) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3157:3157:3157))
        (PORT clk (2258:2258:2258) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (5094:5094:5094))
        (PORT d[1] (4784:4784:4784) (4773:4773:4773))
        (PORT d[2] (5173:5173:5173) (5095:5095:5095))
        (PORT d[3] (2479:2479:2479) (2521:2521:2521))
        (PORT d[4] (4596:4596:4596) (4661:4661:4661))
        (PORT d[5] (4359:4359:4359) (4336:4336:4336))
        (PORT d[6] (2119:2119:2119) (2125:2125:2125))
        (PORT d[7] (4215:4215:4215) (4284:4284:4284))
        (PORT d[8] (5923:5923:5923) (5678:5678:5678))
        (PORT d[9] (3148:3148:3148) (3154:3154:3154))
        (PORT d[10] (3777:3777:3777) (3765:3765:3765))
        (PORT d[11] (5855:5855:5855) (5761:5761:5761))
        (PORT d[12] (4603:4603:4603) (4522:4522:4522))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1823:1823:1823))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2295:2295:2295))
        (PORT d[0] (2555:2555:2555) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3365:3365:3365))
        (PORT d[1] (2815:2815:2815) (2696:2696:2696))
        (PORT d[2] (4383:4383:4383) (4273:4273:4273))
        (PORT d[3] (2988:2988:2988) (2952:2952:2952))
        (PORT d[4] (4963:4963:4963) (4788:4788:4788))
        (PORT d[5] (3452:3452:3452) (3481:3481:3481))
        (PORT d[6] (4604:4604:4604) (4645:4645:4645))
        (PORT d[7] (3491:3491:3491) (3397:3397:3397))
        (PORT d[8] (5722:5722:5722) (5676:5676:5676))
        (PORT d[9] (4433:4433:4433) (4513:4513:4513))
        (PORT d[10] (2084:2084:2084) (2112:2112:2112))
        (PORT d[11] (4306:4306:4306) (4339:4339:4339))
        (PORT d[12] (2516:2516:2516) (2430:2430:2430))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (1702:1702:1702) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1068:1068:1068))
        (PORT datab (1539:1539:1539) (1461:1461:1461))
        (PORT datac (298:298:298) (393:393:393))
        (PORT datad (688:688:688) (710:710:710))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2121:2121:2121))
        (PORT clk (2273:2273:2273) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6289:6289:6289) (6165:6165:6165))
        (PORT d[1] (5828:5828:5828) (5862:5862:5862))
        (PORT d[2] (5093:5093:5093) (4997:4997:4997))
        (PORT d[3] (1713:1713:1713) (1731:1731:1731))
        (PORT d[4] (4819:4819:4819) (4867:4867:4867))
        (PORT d[5] (4427:4427:4427) (4423:4423:4423))
        (PORT d[6] (2436:2436:2436) (2452:2452:2452))
        (PORT d[7] (2111:2111:2111) (2123:2123:2123))
        (PORT d[8] (2257:2257:2257) (2200:2200:2200))
        (PORT d[9] (2149:2149:2149) (2180:2180:2180))
        (PORT d[10] (3293:3293:3293) (3228:3228:3228))
        (PORT d[11] (4371:4371:4371) (4198:4198:4198))
        (PORT d[12] (4560:4560:4560) (4448:4448:4448))
        (PORT clk (2270:2270:2270) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1843:1843:1843))
        (PORT clk (2270:2270:2270) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2311:2311:2311))
        (PORT d[0] (2497:2497:2497) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2784:2784:2784))
        (PORT d[1] (2225:2225:2225) (2208:2208:2208))
        (PORT d[2] (3769:3769:3769) (3699:3699:3699))
        (PORT d[3] (3323:3323:3323) (3280:3280:3280))
        (PORT d[4] (4892:4892:4892) (4782:4782:4782))
        (PORT d[5] (3229:3229:3229) (3296:3296:3296))
        (PORT d[6] (4647:4647:4647) (4709:4709:4709))
        (PORT d[7] (4204:4204:4204) (4141:4141:4141))
        (PORT d[8] (5671:5671:5671) (5627:5627:5627))
        (PORT d[9] (3997:3997:3997) (4047:4047:4047))
        (PORT d[10] (2610:2610:2610) (2667:2667:2667))
        (PORT d[11] (4252:4252:4252) (4275:4275:4275))
        (PORT d[12] (2967:2967:2967) (2983:2983:2983))
        (PORT clk (2222:2222:2222) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (PORT d[0] (1680:1680:1680) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1895:1895:1895))
        (PORT datab (983:983:983) (976:976:976))
        (PORT datac (675:675:675) (643:643:643))
        (PORT datad (2016:2016:2016) (1862:1862:1862))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (674:674:674) (620:620:620))
        (PORT datac (910:910:910) (899:899:899))
        (PORT datad (658:658:658) (627:627:627))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (410:410:410))
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (631:631:631) (608:608:608))
        (PORT datad (898:898:898) (831:831:831))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3434:3434:3434))
        (PORT clk (2216:2216:2216) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4570:4570:4570))
        (PORT d[1] (4908:4908:4908) (4866:4866:4866))
        (PORT d[2] (4473:4473:4473) (4401:4401:4401))
        (PORT d[3] (2562:2562:2562) (2637:2637:2637))
        (PORT d[4] (2449:2449:2449) (2458:2458:2458))
        (PORT d[5] (2977:2977:2977) (2948:2948:2948))
        (PORT d[6] (2168:2168:2168) (2210:2210:2210))
        (PORT d[7] (2815:2815:2815) (2876:2876:2876))
        (PORT d[8] (3445:3445:3445) (3232:3232:3232))
        (PORT d[9] (1855:1855:1855) (1900:1900:1900))
        (PORT d[10] (3096:3096:3096) (3094:3094:3094))
        (PORT d[11] (3640:3640:3640) (3511:3511:3511))
        (PORT d[12] (4550:4550:4550) (4474:4474:4474))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2304:2304:2304))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (PORT d[0] (2988:2988:2988) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4130:4130:4130))
        (PORT d[1] (3344:3344:3344) (3166:3166:3166))
        (PORT d[2] (4407:4407:4407) (4341:4341:4341))
        (PORT d[3] (3587:3587:3587) (3517:3517:3517))
        (PORT d[4] (2506:2506:2506) (2378:2378:2378))
        (PORT d[5] (2279:2279:2279) (2224:2224:2224))
        (PORT d[6] (2677:2677:2677) (2682:2682:2682))
        (PORT d[7] (2427:2427:2427) (2309:2309:2309))
        (PORT d[8] (2512:2512:2512) (2416:2416:2416))
        (PORT d[9] (3284:3284:3284) (3108:3108:3108))
        (PORT d[10] (3143:3143:3143) (3167:3167:3167))
        (PORT d[11] (3343:3343:3343) (3184:3184:3184))
        (PORT d[12] (2536:2536:2536) (2464:2464:2464))
        (PORT clk (2165:2165:2165) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2166:2166:2166))
        (PORT d[0] (1971:1971:1971) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3635:3635:3635))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2103:2103:2103))
        (PORT d[1] (5028:5028:5028) (5013:5013:5013))
        (PORT d[2] (3338:3338:3338) (3179:3179:3179))
        (PORT d[3] (4275:4275:4275) (4341:4341:4341))
        (PORT d[4] (3377:3377:3377) (3357:3357:3357))
        (PORT d[5] (3977:3977:3977) (3924:3924:3924))
        (PORT d[6] (2941:2941:2941) (3013:3013:3013))
        (PORT d[7] (2940:2940:2940) (3037:3037:3037))
        (PORT d[8] (2687:2687:2687) (2545:2545:2545))
        (PORT d[9] (1822:1822:1822) (1861:1861:1861))
        (PORT d[10] (4424:4424:4424) (4408:4408:4408))
        (PORT d[11] (2718:2718:2718) (2595:2595:2595))
        (PORT d[12] (3399:3399:3399) (3259:3259:3259))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1204:1204:1204))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2248:2248:2248))
        (PORT d[0] (1848:1848:1848) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4555:4555:4555))
        (PORT d[1] (1474:1474:1474) (1458:1458:1458))
        (PORT d[2] (1788:1788:1788) (1763:1763:1763))
        (PORT d[3] (1487:1487:1487) (1472:1472:1472))
        (PORT d[4] (4148:4148:4148) (4029:4029:4029))
        (PORT d[5] (3074:3074:3074) (3054:3054:3054))
        (PORT d[6] (2976:2976:2976) (2900:2900:2900))
        (PORT d[7] (6236:6236:6236) (6147:6147:6147))
        (PORT d[8] (1456:1456:1456) (1452:1452:1452))
        (PORT d[9] (1454:1454:1454) (1445:1445:1445))
        (PORT d[10] (1447:1447:1447) (1428:1428:1428))
        (PORT d[11] (1978:1978:1978) (1938:1938:1938))
        (PORT d[12] (3598:3598:3598) (3534:3534:3534))
        (PORT clk (2161:2161:2161) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (PORT d[0] (601:601:601) (542:542:542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3170:3170:3170))
        (PORT clk (2200:2200:2200) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4554:4554:4554))
        (PORT d[1] (4917:4917:4917) (4878:4878:4878))
        (PORT d[2] (4564:4564:4564) (4511:4511:4511))
        (PORT d[3] (2563:2563:2563) (2644:2644:2644))
        (PORT d[4] (2751:2751:2751) (2734:2734:2734))
        (PORT d[5] (2966:2966:2966) (2933:2933:2933))
        (PORT d[6] (2460:2460:2460) (2484:2484:2484))
        (PORT d[7] (2809:2809:2809) (2869:2869:2869))
        (PORT d[8] (3477:3477:3477) (3262:3262:3262))
        (PORT d[9] (2147:2147:2147) (2166:2166:2166))
        (PORT d[10] (3393:3393:3393) (3381:3381:3381))
        (PORT d[11] (3644:3644:3644) (3513:3513:3513))
        (PORT d[12] (4558:4558:4558) (4484:4484:4484))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2018:2018:2018))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2238:2238:2238))
        (PORT d[0] (2525:2525:2525) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4105:4105:4105))
        (PORT d[1] (3367:3367:3367) (3200:3200:3200))
        (PORT d[2] (4434:4434:4434) (4368:4368:4368))
        (PORT d[3] (2993:2993:2993) (2962:2962:2962))
        (PORT d[4] (2516:2516:2516) (2394:2394:2394))
        (PORT d[5] (2619:2619:2619) (2557:2557:2557))
        (PORT d[6] (2710:2710:2710) (2715:2715:2715))
        (PORT d[7] (2426:2426:2426) (2308:2308:2308))
        (PORT d[8] (3150:3150:3150) (3011:3011:3011))
        (PORT d[9] (3253:3253:3253) (3076:3076:3076))
        (PORT d[10] (3151:3151:3151) (3175:3175:3175))
        (PORT d[11] (3375:3375:3375) (3218:3218:3218))
        (PORT d[12] (2537:2537:2537) (2465:2465:2465))
        (PORT clk (2149:2149:2149) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2148:2148:2148))
        (PORT d[0] (1549:1549:1549) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1144:1144:1144))
        (PORT datab (1055:1055:1055) (1060:1060:1060))
        (PORT datac (1071:1071:1071) (1080:1080:1080))
        (PORT datad (1725:1725:1725) (1698:1698:1698))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2378:2378:2378))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3330:3330:3330))
        (PORT d[1] (6177:6177:6177) (6202:6202:6202))
        (PORT d[2] (5426:5426:5426) (5323:5323:5323))
        (PORT d[3] (2101:2101:2101) (2115:2115:2115))
        (PORT d[4] (4985:4985:4985) (5069:5069:5069))
        (PORT d[5] (5127:5127:5127) (5112:5112:5112))
        (PORT d[6] (2433:2433:2433) (2453:2453:2453))
        (PORT d[7] (3709:3709:3709) (3846:3846:3846))
        (PORT d[8] (1932:1932:1932) (1881:1881:1881))
        (PORT d[9] (1758:1758:1758) (1794:1794:1794))
        (PORT d[10] (3658:3658:3658) (3592:3592:3592))
        (PORT d[11] (4023:4023:4023) (3852:3852:3852))
        (PORT d[12] (2840:2840:2840) (2742:2742:2742))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2619:2619:2619))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (3254:3254:3254) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2420:2420:2420))
        (PORT d[1] (1883:1883:1883) (1873:1873:1873))
        (PORT d[2] (4108:4108:4108) (4028:4028:4028))
        (PORT d[3] (3899:3899:3899) (3806:3806:3806))
        (PORT d[4] (4946:4946:4946) (4852:4852:4852))
        (PORT d[5] (3580:3580:3580) (3640:3640:3640))
        (PORT d[6] (4981:4981:4981) (5033:5033:5033))
        (PORT d[7] (4524:4524:4524) (4447:4447:4447))
        (PORT d[8] (5991:5991:5991) (5933:5933:5933))
        (PORT d[9] (1821:1821:1821) (1805:1805:1805))
        (PORT d[10] (2961:2961:2961) (3009:3009:3009))
        (PORT d[11] (4603:4603:4603) (4623:4623:4623))
        (PORT d[12] (3278:3278:3278) (3283:3283:3283))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (2073:2073:2073) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1119:1119:1119))
        (PORT datab (2153:2153:2153) (1994:1994:1994))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1517:1517:1517) (1423:1423:1423))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2435:2435:2435))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5972:5972:5972) (5861:5861:5861))
        (PORT d[1] (5472:5472:5472) (5514:5514:5514))
        (PORT d[2] (4795:4795:4795) (4716:4716:4716))
        (PORT d[3] (2095:2095:2095) (2100:2100:2100))
        (PORT d[4] (4581:4581:4581) (4640:4640:4640))
        (PORT d[5] (4360:4360:4360) (4353:4353:4353))
        (PORT d[6] (2469:2469:2469) (2487:2487:2487))
        (PORT d[7] (2458:2458:2458) (2481:2481:2481))
        (PORT d[8] (2562:2562:2562) (2489:2489:2489))
        (PORT d[9] (1788:1788:1788) (1820:1820:1820))
        (PORT d[10] (2918:2918:2918) (2862:2862:2862))
        (PORT d[11] (4697:4697:4697) (4506:4506:4506))
        (PORT d[12] (4287:4287:4287) (4186:4186:4186))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2104:2104:2104))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (2780:2780:2780) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2388:2388:2388))
        (PORT d[1] (2517:2517:2517) (2484:2484:2484))
        (PORT d[2] (3845:3845:3845) (3773:3773:3773))
        (PORT d[3] (3217:3217:3217) (3157:3157:3157))
        (PORT d[4] (4540:4540:4540) (4435:4435:4435))
        (PORT d[5] (3910:3910:3910) (3986:3986:3986))
        (PORT d[6] (4649:4649:4649) (4706:4706:4706))
        (PORT d[7] (3856:3856:3856) (3800:3800:3800))
        (PORT d[8] (5362:5362:5362) (5325:5325:5325))
        (PORT d[9] (3962:3962:3962) (4013:4013:4013))
        (PORT d[10] (2840:2840:2840) (2854:2854:2854))
        (PORT d[11] (3849:3849:3849) (3878:3878:3878))
        (PORT d[12] (3235:3235:3235) (3223:3223:3223))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (2530:2530:2530) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2741:2741:2741))
        (PORT clk (2241:2241:2241) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2088:2088:2088))
        (PORT d[1] (5268:5268:5268) (5195:5195:5195))
        (PORT d[2] (4191:4191:4191) (4125:4125:4125))
        (PORT d[3] (1723:1723:1723) (1708:1708:1708))
        (PORT d[4] (3454:3454:3454) (3430:3430:3430))
        (PORT d[5] (3634:3634:3634) (3576:3576:3576))
        (PORT d[6] (2833:2833:2833) (2852:2852:2852))
        (PORT d[7] (4128:4128:4128) (4160:4160:4160))
        (PORT d[8] (3826:3826:3826) (3603:3603:3603))
        (PORT d[9] (2108:2108:2108) (2144:2144:2144))
        (PORT d[10] (2761:2761:2761) (2752:2752:2752))
        (PORT d[11] (4673:4673:4673) (4575:4575:4575))
        (PORT d[12] (5552:5552:5552) (5449:5449:5449))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1767:1767:1767))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (PORT d[0] (2243:2243:2243) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4441:4441:4441))
        (PORT d[1] (1832:1832:1832) (1740:1740:1740))
        (PORT d[2] (1794:1794:1794) (1689:1689:1689))
        (PORT d[3] (2593:2593:2593) (2541:2541:2541))
        (PORT d[4] (2115:2115:2115) (1998:1998:1998))
        (PORT d[5] (3317:3317:3317) (3236:3236:3236))
        (PORT d[6] (3679:3679:3679) (3648:3648:3648))
        (PORT d[7] (2759:2759:2759) (2634:2634:2634))
        (PORT d[8] (3801:3801:3801) (3667:3667:3667))
        (PORT d[9] (4282:4282:4282) (4082:4082:4082))
        (PORT d[10] (1417:1417:1417) (1437:1437:1437))
        (PORT d[11] (2085:2085:2085) (1987:1987:1987))
        (PORT d[12] (1588:1588:1588) (1516:1516:1516))
        (PORT clk (2190:2190:2190) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2186:2186:2186))
        (PORT d[0] (1681:1681:1681) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1119:1119:1119))
        (PORT datab (1057:1057:1057) (1062:1062:1062))
        (PORT datac (1695:1695:1695) (1582:1582:1582))
        (PORT datad (1402:1402:1402) (1285:1285:1285))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (2840:2840:2840))
        (PORT clk (2185:2185:2185) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2761:2761:2761))
        (PORT d[1] (4702:4702:4702) (4670:4670:4670))
        (PORT d[2] (4531:4531:4531) (4480:4480:4480))
        (PORT d[3] (3503:3503:3503) (3534:3534:3534))
        (PORT d[4] (3065:3065:3065) (3029:3029:3029))
        (PORT d[5] (3316:3316:3316) (3271:3271:3271))
        (PORT d[6] (2162:2162:2162) (2196:2196:2196))
        (PORT d[7] (3045:3045:3045) (3085:3085:3085))
        (PORT d[8] (3440:3440:3440) (3227:3227:3227))
        (PORT d[9] (1838:1838:1838) (1873:1873:1873))
        (PORT d[10] (3751:3751:3751) (3736:3736:3736))
        (PORT d[11] (3977:3977:3977) (3833:3833:3833))
        (PORT d[12] (4897:4897:4897) (4819:4819:4819))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2264:2264:2264))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2222:2222:2222))
        (PORT d[0] (3039:3039:3039) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3406:3406:3406))
        (PORT d[1] (4014:4014:4014) (3826:3826:3826))
        (PORT d[2] (4758:4758:4758) (4678:4678:4678))
        (PORT d[3] (3297:3297:3297) (3253:3253:3253))
        (PORT d[4] (2179:2179:2179) (2070:2070:2070))
        (PORT d[5] (1657:1657:1657) (1640:1640:1640))
        (PORT d[6] (3033:3033:3033) (3026:3026:3026))
        (PORT d[7] (2078:2078:2078) (1973:1973:1973))
        (PORT d[8] (3481:3481:3481) (3326:3326:3326))
        (PORT d[9] (3916:3916:3916) (3725:3725:3725))
        (PORT d[10] (3500:3500:3500) (3528:3528:3528))
        (PORT d[11] (4026:4026:4026) (3840:3840:3840))
        (PORT d[12] (2865:2865:2865) (2781:2781:2781))
        (PORT clk (2135:2135:2135) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2133:2133:2133))
        (PORT d[0] (1655:1655:1655) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1714:1714:1714))
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2717:2717:2717))
        (PORT d[1] (1856:1856:1856) (1789:1789:1789))
        (PORT d[2] (3983:3983:3983) (3805:3805:3805))
        (PORT d[3] (3135:3135:3135) (3120:3120:3120))
        (PORT d[4] (4025:4025:4025) (3979:3979:3979))
        (PORT d[5] (1777:1777:1777) (1685:1685:1685))
        (PORT d[6] (2626:2626:2626) (2688:2688:2688))
        (PORT d[7] (1408:1408:1408) (1423:1423:1423))
        (PORT d[8] (1626:1626:1626) (1574:1574:1574))
        (PORT d[9] (1819:1819:1819) (1864:1864:1864))
        (PORT d[10] (2765:2765:2765) (2657:2657:2657))
        (PORT d[11] (3383:3383:3383) (3234:3234:3234))
        (PORT d[12] (2176:2176:2176) (2097:2097:2097))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1199:1199:1199))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (PORT d[0] (1839:1839:1839) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1148:1148:1148))
        (PORT d[1] (1196:1196:1196) (1200:1200:1200))
        (PORT d[2] (1094:1094:1094) (1097:1097:1097))
        (PORT d[3] (3659:3659:3659) (3617:3617:3617))
        (PORT d[4] (5626:5626:5626) (5510:5510:5510))
        (PORT d[5] (1390:1390:1390) (1379:1379:1379))
        (PORT d[6] (1107:1107:1107) (1116:1116:1116))
        (PORT d[7] (1150:1150:1150) (1145:1145:1145))
        (PORT d[8] (1745:1745:1745) (1716:1716:1716))
        (PORT d[9] (2089:2089:2089) (2055:2055:2055))
        (PORT d[10] (1126:1126:1126) (1121:1121:1121))
        (PORT d[11] (2382:2382:2382) (2337:2337:2337))
        (PORT d[12] (1091:1091:1091) (1097:1097:1097))
        (PORT clk (2201:2201:2201) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2198:2198:2198))
        (PORT d[0] (1099:1099:1099) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1057:1057:1057) (1062:1062:1062))
        (PORT datac (1641:1641:1641) (1584:1584:1584))
        (PORT datad (907:907:907) (835:835:835))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1676:1676:1676) (1623:1623:1623))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (460:460:460) (485:485:485))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2055:2055:2055))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1071:1071:1071))
        (PORT d[1] (3186:3186:3186) (3067:3067:3067))
        (PORT d[2] (4129:4129:4129) (3973:3973:3973))
        (PORT d[3] (3958:3958:3958) (4040:4040:4040))
        (PORT d[4] (2215:2215:2215) (2126:2126:2126))
        (PORT d[5] (3398:3398:3398) (3253:3253:3253))
        (PORT d[6] (1416:1416:1416) (1400:1400:1400))
        (PORT d[7] (1740:1740:1740) (1716:1716:1716))
        (PORT d[8] (1927:1927:1927) (1862:1862:1862))
        (PORT d[9] (2219:2219:2219) (2292:2292:2292))
        (PORT d[10] (2108:2108:2108) (1995:1995:1995))
        (PORT d[11] (1402:1402:1402) (1400:1400:1400))
        (PORT d[12] (6388:6388:6388) (6334:6334:6334))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2014:2014:2014))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (PORT d[0] (2626:2626:2626) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4894:4894:4894))
        (PORT d[1] (4191:4191:4191) (4037:4037:4037))
        (PORT d[2] (3865:3865:3865) (3900:3900:3900))
        (PORT d[3] (3699:3699:3699) (3552:3552:3552))
        (PORT d[4] (5264:5264:5264) (5200:5200:5200))
        (PORT d[5] (3423:3423:3423) (3384:3384:3384))
        (PORT d[6] (3957:3957:3957) (3886:3886:3886))
        (PORT d[7] (5746:5746:5746) (5734:5734:5734))
        (PORT d[8] (4771:4771:4771) (4590:4590:4590))
        (PORT d[9] (3494:3494:3494) (3478:3478:3478))
        (PORT d[10] (2179:2179:2179) (2096:2096:2096))
        (PORT d[11] (5116:5116:5116) (5060:5060:5060))
        (PORT d[12] (3866:3866:3866) (3780:3780:3780))
        (PORT clk (2176:2176:2176) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2173:2173:2173))
        (PORT d[0] (1572:1572:1572) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2358:2358:2358))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1444:1444:1444))
        (PORT d[1] (2813:2813:2813) (2706:2706:2706))
        (PORT d[2] (3765:3765:3765) (3621:3621:3621))
        (PORT d[3] (3299:3299:3299) (3404:3404:3404))
        (PORT d[4] (1944:1944:1944) (1865:1865:1865))
        (PORT d[5] (2778:2778:2778) (2663:2663:2663))
        (PORT d[6] (3974:3974:3974) (4059:4059:4059))
        (PORT d[7] (1730:1730:1730) (1714:1714:1714))
        (PORT d[8] (7641:7641:7641) (7431:7431:7431))
        (PORT d[9] (2229:2229:2229) (2306:2306:2306))
        (PORT d[10] (3407:3407:3407) (3403:3403:3403))
        (PORT d[11] (3176:3176:3176) (3088:3088:3088))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (1907:1907:1907))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (2619:2619:2619) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4666:4666:4666))
        (PORT d[1] (3560:3560:3560) (3437:3437:3437))
        (PORT d[2] (3745:3745:3745) (3703:3703:3703))
        (PORT d[3] (3086:3086:3086) (2972:2972:2972))
        (PORT d[4] (4895:4895:4895) (4836:4836:4836))
        (PORT d[5] (3064:3064:3064) (3041:3041:3041))
        (PORT d[6] (3634:3634:3634) (3575:3575:3575))
        (PORT d[7] (5059:5059:5059) (5063:5063:5063))
        (PORT d[8] (4048:4048:4048) (3891:3891:3891))
        (PORT d[9] (3132:3132:3132) (3128:3128:3128))
        (PORT d[10] (3702:3702:3702) (3635:3635:3635))
        (PORT d[11] (4735:4735:4735) (4694:4694:4694))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (1282:1282:1282) (1123:1123:1123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1643:1643:1643))
        (PORT datab (439:439:439) (417:417:417))
        (PORT datac (1603:1603:1603) (1567:1567:1567))
        (PORT datad (1025:1025:1025) (1039:1039:1039))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1193:1193:1193) (1145:1145:1145))
        (PORT datac (746:746:746) (767:767:767))
        (PORT datad (355:355:355) (328:328:328))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3156:3156:3156))
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5102:5102:5102))
        (PORT d[1] (5147:5147:5147) (5139:5139:5139))
        (PORT d[2] (5232:5232:5232) (5173:5173:5173))
        (PORT d[3] (2474:2474:2474) (2502:2502:2502))
        (PORT d[4] (4643:4643:4643) (4709:4709:4709))
        (PORT d[5] (4393:4393:4393) (4366:4366:4366))
        (PORT d[6] (2118:2118:2118) (2124:2124:2124))
        (PORT d[7] (4547:4547:4547) (4608:4608:4608))
        (PORT d[8] (6200:6200:6200) (5932:5932:5932))
        (PORT d[9] (2918:2918:2918) (2862:2862:2862))
        (PORT d[10] (3763:3763:3763) (3749:3749:3749))
        (PORT d[11] (5832:5832:5832) (5734:5734:5734))
        (PORT d[12] (5221:5221:5221) (5108:5108:5108))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2374:2374:2374))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (PORT d[0] (3133:3133:3133) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3386:3386:3386))
        (PORT d[1] (2800:2800:2800) (2681:2681:2681))
        (PORT d[2] (4733:4733:4733) (4617:4617:4617))
        (PORT d[3] (2955:2955:2955) (2919:2919:2919))
        (PORT d[4] (4989:4989:4989) (4815:4815:4815))
        (PORT d[5] (3460:3460:3460) (3489:3489:3489))
        (PORT d[6] (4923:4923:4923) (4952:4952:4952))
        (PORT d[7] (3531:3531:3531) (3432:3432:3432))
        (PORT d[8] (6078:6078:6078) (6012:6012:6012))
        (PORT d[9] (4723:4723:4723) (4796:4796:4796))
        (PORT d[10] (1768:1768:1768) (1804:1804:1804))
        (PORT d[11] (4364:4364:4364) (4395:4395:4395))
        (PORT d[12] (2484:2484:2484) (2397:2397:2397))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (1422:1422:1422) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2153:2153:2153))
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6010:6010:6010) (5907:5907:5907))
        (PORT d[1] (6190:6190:6190) (6214:6214:6214))
        (PORT d[2] (5415:5415:5415) (5294:5294:5294))
        (PORT d[3] (2063:2063:2063) (2076:2076:2076))
        (PORT d[4] (4975:4975:4975) (5058:5058:5058))
        (PORT d[5] (4777:4777:4777) (4767:4767:4767))
        (PORT d[6] (2487:2487:2487) (2509:2509:2509))
        (PORT d[7] (2124:2124:2124) (2133:2133:2133))
        (PORT d[8] (1977:1977:1977) (1929:1929:1929))
        (PORT d[9] (2483:2483:2483) (2505:2505:2505))
        (PORT d[10] (3638:3638:3638) (3565:3565:3565))
        (PORT d[11] (4330:4330:4330) (4152:4152:4152))
        (PORT d[12] (2884:2884:2884) (2787:2787:2787))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1574:1574:1574))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (PORT d[0] (2211:2211:2211) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2768:2768:2768))
        (PORT d[1] (2203:2203:2203) (2185:2185:2185))
        (PORT d[2] (3815:3815:3815) (3746:3746:3746))
        (PORT d[3] (3580:3580:3580) (3519:3519:3519))
        (PORT d[4] (4553:4553:4553) (4458:4458:4458))
        (PORT d[5] (3524:3524:3524) (3583:3583:3583))
        (PORT d[6] (4624:4624:4624) (4687:4687:4687))
        (PORT d[7] (4214:4214:4214) (4152:4152:4152))
        (PORT d[8] (2022:2022:2022) (1977:1977:1977))
        (PORT d[9] (3972:3972:3972) (4024:4024:4024))
        (PORT d[10] (2619:2619:2619) (2677:2677:2677))
        (PORT d[11] (4609:4609:4609) (4631:4631:4631))
        (PORT d[12] (3300:3300:3300) (3302:3302:3302))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1702:1702:1702) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2806:2806:2806))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3470:3470:3470))
        (PORT d[1] (4980:4980:4980) (4953:4953:4953))
        (PORT d[2] (4864:4864:4864) (4817:4817:4817))
        (PORT d[3] (2344:2344:2344) (2369:2369:2369))
        (PORT d[4] (4120:4120:4120) (4140:4140:4140))
        (PORT d[5] (4042:4042:4042) (4015:4015:4015))
        (PORT d[6] (2800:2800:2800) (2837:2837:2837))
        (PORT d[7] (3286:3286:3286) (3252:3252:3252))
        (PORT d[8] (5800:5800:5800) (5438:5438:5438))
        (PORT d[9] (3399:3399:3399) (3425:3425:3425))
        (PORT d[10] (3127:3127:3127) (3138:3138:3138))
        (PORT d[11] (4914:4914:4914) (4771:4771:4771))
        (PORT d[12] (5154:5154:5154) (5040:5040:5040))
        (PORT clk (2244:2244:2244) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2433:2433:2433))
        (PORT clk (2244:2244:2244) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (PORT d[0] (3162:3162:3162) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2976:2976:2976))
        (PORT d[1] (3841:3841:3841) (3671:3671:3671))
        (PORT d[2] (3598:3598:3598) (3457:3457:3457))
        (PORT d[3] (3439:3439:3439) (3292:3292:3292))
        (PORT d[4] (4019:4019:4019) (3871:3871:3871))
        (PORT d[5] (3827:3827:3827) (3863:3863:3863))
        (PORT d[6] (2935:2935:2935) (2923:2923:2923))
        (PORT d[7] (5048:5048:5048) (4949:4949:4949))
        (PORT d[8] (4471:4471:4471) (4364:4364:4364))
        (PORT d[9] (3935:3935:3935) (3787:3787:3787))
        (PORT d[10] (2526:2526:2526) (2563:2563:2563))
        (PORT d[11] (4364:4364:4364) (4225:4225:4225))
        (PORT d[12] (3455:3455:3455) (3396:3396:3396))
        (PORT clk (2196:2196:2196) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (PORT d[0] (3203:3203:3203) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2829:2829:2829))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (5426:5426:5426))
        (PORT d[1] (5462:5462:5462) (5439:5439:5439))
        (PORT d[2] (5495:5495:5495) (5403:5403:5403))
        (PORT d[3] (2805:2805:2805) (2831:2831:2831))
        (PORT d[4] (4903:4903:4903) (4957:4957:4957))
        (PORT d[5] (3999:3999:3999) (3957:3957:3957))
        (PORT d[6] (1779:1779:1779) (1799:1799:1799))
        (PORT d[7] (3217:3217:3217) (3296:3296:3296))
        (PORT d[8] (6771:6771:6771) (6485:6485:6485))
        (PORT d[9] (2787:2787:2787) (2809:2809:2809))
        (PORT d[10] (4117:4117:4117) (4090:4090:4090))
        (PORT d[11] (6195:6195:6195) (6097:6097:6097))
        (PORT d[12] (4638:4638:4638) (4568:4568:4568))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1498:1498:1498))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (2220:2220:2220) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3765:3765:3765))
        (PORT d[1] (2774:2774:2774) (2641:2641:2641))
        (PORT d[2] (5083:5083:5083) (4960:4960:4960))
        (PORT d[3] (2535:2535:2535) (2398:2398:2398))
        (PORT d[4] (5309:5309:5309) (5127:5127:5127))
        (PORT d[5] (3767:3767:3767) (3783:3783:3783))
        (PORT d[6] (4953:4953:4953) (4983:4983:4983))
        (PORT d[7] (3522:3522:3522) (3444:3444:3444))
        (PORT d[8] (3919:3919:3919) (3825:3825:3825))
        (PORT d[9] (4774:4774:4774) (4842:4842:4842))
        (PORT d[10] (2486:2486:2486) (2511:2511:2511))
        (PORT d[11] (2724:2724:2724) (2599:2599:2599))
        (PORT d[12] (2168:2168:2168) (2087:2087:2087))
        (PORT clk (2195:2195:2195) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (PORT d[0] (1091:1091:1091) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2281:2281:2281))
        (PORT datab (1562:1562:1562) (1463:1463:1463))
        (PORT datac (724:724:724) (738:738:738))
        (PORT datad (757:757:757) (783:783:783))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1585:1585:1585))
        (PORT datab (762:762:762) (771:771:771))
        (PORT datac (1764:1764:1764) (1637:1637:1637))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2266:2266:2266))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6567:6567:6567) (6423:6423:6423))
        (PORT d[1] (6414:6414:6414) (6411:6411:6411))
        (PORT d[2] (4700:4700:4700) (4581:4581:4581))
        (PORT d[3] (2925:2925:2925) (2866:2866:2866))
        (PORT d[4] (4613:4613:4613) (4679:4679:4679))
        (PORT d[5] (1752:1752:1752) (1733:1733:1733))
        (PORT d[6] (2945:2945:2945) (2997:2997:2997))
        (PORT d[7] (3992:3992:3992) (4108:4108:4108))
        (PORT d[8] (1398:1398:1398) (1386:1386:1386))
        (PORT d[9] (2497:2497:2497) (2535:2535:2535))
        (PORT d[10] (3824:3824:3824) (3708:3708:3708))
        (PORT d[11] (5596:5596:5596) (5538:5538:5538))
        (PORT d[12] (4370:4370:4370) (4321:4321:4321))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2679:2679:2679))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (2989:2989:2989) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2735:2735:2735))
        (PORT d[1] (4690:4690:4690) (4653:4653:4653))
        (PORT d[2] (4268:4268:4268) (4300:4300:4300))
        (PORT d[3] (4307:4307:4307) (4266:4266:4266))
        (PORT d[4] (6244:6244:6244) (6100:6100:6100))
        (PORT d[5] (3914:3914:3914) (3991:3991:3991))
        (PORT d[6] (4446:4446:4446) (4455:4455:4455))
        (PORT d[7] (4190:4190:4190) (4112:4112:4112))
        (PORT d[8] (5292:5292:5292) (5222:5222:5222))
        (PORT d[9] (3588:3588:3588) (3600:3600:3600))
        (PORT d[10] (3825:3825:3825) (3866:3866:3866))
        (PORT d[11] (3873:3873:3873) (3878:3878:3878))
        (PORT d[12] (4043:4043:4043) (4056:4056:4056))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (2086:2086:2086) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (1983:1983:1983))
        (PORT clk (2267:2267:2267) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1536:1536:1536))
        (PORT d[1] (1865:1865:1865) (1799:1799:1799))
        (PORT d[2] (6091:6091:6091) (5965:5965:5965))
        (PORT d[3] (2769:2769:2769) (2767:2767:2767))
        (PORT d[4] (5608:5608:5608) (5665:5665:5665))
        (PORT d[5] (1233:1233:1233) (1198:1198:1198))
        (PORT d[6] (1271:1271:1271) (1223:1223:1223))
        (PORT d[7] (1389:1389:1389) (1398:1398:1398))
        (PORT d[8] (1280:1280:1280) (1231:1231:1231))
        (PORT d[9] (2111:2111:2111) (2142:2142:2142))
        (PORT d[10] (4326:4326:4326) (4237:4237:4237))
        (PORT d[11] (3365:3365:3365) (3219:3219:3219))
        (PORT d[12] (1280:1280:1280) (1227:1227:1227))
        (PORT clk (2264:2264:2264) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (911:911:911))
        (PORT clk (2264:2264:2264) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2303:2303:2303))
        (PORT d[0] (1538:1538:1538) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2809:2809:2809))
        (PORT d[1] (1512:1512:1512) (1508:1508:1508))
        (PORT d[2] (1421:1421:1421) (1407:1407:1407))
        (PORT d[3] (3626:3626:3626) (3584:3584:3584))
        (PORT d[4] (5630:5630:5630) (5511:5511:5511))
        (PORT d[5] (1411:1411:1411) (1402:1402:1402))
        (PORT d[6] (5265:5265:5265) (5303:5303:5303))
        (PORT d[7] (5170:5170:5170) (5070:5070:5070))
        (PORT d[8] (1736:1736:1736) (1706:1706:1706))
        (PORT d[9] (1395:1395:1395) (1385:1385:1385))
        (PORT d[10] (1160:1160:1160) (1155:1155:1155))
        (PORT d[11] (2403:2403:2403) (2359:2359:2359))
        (PORT d[12] (1708:1708:1708) (1687:1687:1687))
        (PORT clk (2217:2217:2217) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2213:2213:2213))
        (PORT d[0] (1883:1883:1883) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (2005:2005:2005))
        (PORT datab (335:335:335) (427:427:427))
        (PORT datad (1163:1163:1163) (1057:1057:1057))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2125:2125:2125))
        (PORT clk (2271:2271:2271) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1864:1864:1864))
        (PORT d[1] (6529:6529:6529) (6541:6541:6541))
        (PORT d[2] (5764:5764:5764) (5651:5651:5651))
        (PORT d[3] (2417:2417:2417) (2420:2420:2420))
        (PORT d[4] (5282:5282:5282) (5360:5360:5360))
        (PORT d[5] (1794:1794:1794) (1705:1705:1705))
        (PORT d[6] (3205:3205:3205) (3239:3239:3239))
        (PORT d[7] (1398:1398:1398) (1415:1415:1415))
        (PORT d[8] (1601:1601:1601) (1556:1556:1556))
        (PORT d[9] (2816:2816:2816) (2823:2823:2823))
        (PORT d[10] (3961:3961:3961) (3882:3882:3882))
        (PORT d[11] (4294:4294:4294) (4105:4105:4105))
        (PORT d[12] (2547:2547:2547) (2461:2461:2461))
        (PORT clk (2268:2268:2268) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1214:1214:1214))
        (PORT clk (2268:2268:2268) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2309:2309:2309))
        (PORT d[0] (1857:1857:1857) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2470:2470:2470))
        (PORT d[1] (1535:1535:1535) (1532:1532:1532))
        (PORT d[2] (4153:4153:4153) (4072:4072:4072))
        (PORT d[3] (3297:3297:3297) (3259:3259:3259))
        (PORT d[4] (5253:5253:5253) (5149:5149:5149))
        (PORT d[5] (4253:4253:4253) (4313:4313:4313))
        (PORT d[6] (1472:1472:1472) (1465:1465:1465))
        (PORT d[7] (1449:1449:1449) (1462:1462:1462))
        (PORT d[8] (6324:6324:6324) (6261:6261:6261))
        (PORT d[9] (1448:1448:1448) (1440:1440:1440))
        (PORT d[10] (1493:1493:1493) (1479:1479:1479))
        (PORT d[11] (4948:4948:4948) (4959:4959:4959))
        (PORT d[12] (3611:3611:3611) (3603:3603:3603))
        (PORT clk (2221:2221:2221) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2220:2220:2220))
        (PORT d[0] (1586:1586:1586) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3777:3777:3777))
        (PORT clk (2242:2242:2242) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (5122:5122:5122))
        (PORT d[1] (5099:5099:5099) (5113:5113:5113))
        (PORT d[2] (4515:4515:4515) (4456:4456:4456))
        (PORT d[3] (2156:2156:2156) (2198:2198:2198))
        (PORT d[4] (3920:3920:3920) (3994:3994:3994))
        (PORT d[5] (4065:4065:4065) (4049:4049:4049))
        (PORT d[6] (2145:2145:2145) (2177:2177:2177))
        (PORT d[7] (3571:3571:3571) (3663:3663:3663))
        (PORT d[8] (6136:6136:6136) (5873:5873:5873))
        (PORT d[9] (2053:2053:2053) (2063:2063:2063))
        (PORT d[10] (3039:3039:3039) (3032:3032:3032))
        (PORT d[11] (4787:4787:4787) (4711:4711:4711))
        (PORT d[12] (4604:4604:4604) (4521:4521:4521))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2639:2639:2639))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2280:2280:2280))
        (PORT d[0] (3136:3136:3136) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2362:2362:2362))
        (PORT d[1] (3482:3482:3482) (3341:3341:3341))
        (PORT d[2] (3736:3736:3736) (3634:3634:3634))
        (PORT d[3] (3001:3001:3001) (2961:2961:2961))
        (PORT d[4] (4077:4077:4077) (3927:3927:3927))
        (PORT d[5] (3097:3097:3097) (3131:3131:3131))
        (PORT d[6] (4551:4551:4551) (4585:4585:4585))
        (PORT d[7] (3492:3492:3492) (3395:3395:3395))
        (PORT d[8] (5356:5356:5356) (5317:5317:5317))
        (PORT d[9] (4336:4336:4336) (4406:4406:4406))
        (PORT d[10] (2146:2146:2146) (2182:2182:2182))
        (PORT d[11] (3916:3916:3916) (3948:3948:3948))
        (PORT d[12] (3484:3484:3484) (3357:3357:3357))
        (PORT clk (2191:2191:2191) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2190:2190:2190))
        (PORT d[0] (2047:2047:2047) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1386:1386:1386))
        (PORT datab (725:725:725) (755:755:755))
        (PORT datac (298:298:298) (393:393:393))
        (PORT datad (1701:1701:1701) (1678:1678:1678))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (695:695:695))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (269:269:269) (350:350:350))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3419:3419:3419))
        (PORT clk (2256:2256:2256) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3768:3768:3768))
        (PORT d[1] (5038:5038:5038) (5034:5034:5034))
        (PORT d[2] (4867:4867:4867) (4824:4824:4824))
        (PORT d[3] (2984:2984:2984) (2970:2970:2970))
        (PORT d[4] (3778:3778:3778) (3809:3809:3809))
        (PORT d[5] (3966:3966:3966) (3937:3937:3937))
        (PORT d[6] (3112:3112:3112) (3132:3132:3132))
        (PORT d[7] (2383:2383:2383) (2383:2383:2383))
        (PORT d[8] (5646:5646:5646) (5322:5322:5322))
        (PORT d[9] (3812:3812:3812) (3827:3827:3827))
        (PORT d[10] (3111:3111:3111) (3114:3114:3114))
        (PORT d[11] (5296:5296:5296) (5137:5137:5137))
        (PORT d[12] (5470:5470:5470) (5345:5345:5345))
        (PORT clk (2253:2253:2253) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2338:2338:2338))
        (PORT clk (2253:2253:2253) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2293:2293:2293))
        (PORT d[0] (3097:3097:3097) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2672:2672:2672))
        (PORT d[1] (3830:3830:3830) (3642:3642:3642))
        (PORT d[2] (3285:3285:3285) (3154:3154:3154))
        (PORT d[3] (3166:3166:3166) (3033:3033:3033))
        (PORT d[4] (4070:4070:4070) (3914:3914:3914))
        (PORT d[5] (3442:3442:3442) (3486:3486:3486))
        (PORT d[6] (2949:2949:2949) (2941:2941:2941))
        (PORT d[7] (4766:4766:4766) (4685:4685:4685))
        (PORT d[8] (4512:4512:4512) (4394:4394:4394))
        (PORT d[9] (3929:3929:3929) (3782:3782:3782))
        (PORT d[10] (2177:2177:2177) (2221:2221:2221))
        (PORT d[11] (4636:4636:4636) (4487:4487:4487))
        (PORT d[12] (3088:3088:3088) (3035:3035:3035))
        (PORT clk (2205:2205:2205) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (PORT d[0] (2417:2417:2417) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2493:2493:2493))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (2914:2914:2914))
        (PORT d[1] (5320:5320:5320) (5280:5280:5280))
        (PORT d[2] (4511:4511:4511) (4428:4428:4428))
        (PORT d[3] (1681:1681:1681) (1669:1669:1669))
        (PORT d[4] (3462:3462:3462) (3439:3439:3439))
        (PORT d[5] (3392:3392:3392) (3376:3376:3376))
        (PORT d[6] (3125:3125:3125) (3135:3135:3135))
        (PORT d[7] (3698:3698:3698) (3712:3712:3712))
        (PORT d[8] (4155:4155:4155) (3919:3919:3919))
        (PORT d[9] (2143:2143:2143) (2178:2178:2178))
        (PORT d[10] (2722:2722:2722) (2713:2713:2713))
        (PORT d[11] (5039:5039:5039) (4927:4927:4927))
        (PORT d[12] (5891:5891:5891) (5777:5777:5777))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1772:1772:1772))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT d[0] (2504:2504:2504) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4073:4073:4073))
        (PORT d[1] (1860:1860:1860) (1774:1774:1774))
        (PORT d[2] (1841:1841:1841) (1740:1740:1740))
        (PORT d[3] (2488:2488:2488) (2352:2352:2352))
        (PORT d[4] (1757:1757:1757) (1654:1654:1654))
        (PORT d[5] (3708:3708:3708) (3701:3701:3701))
        (PORT d[6] (3870:3870:3870) (3851:3851:3851))
        (PORT d[7] (2766:2766:2766) (2641:2641:2641))
        (PORT d[8] (4600:4600:4600) (4480:4480:4480))
        (PORT d[9] (4607:4607:4607) (4393:4393:4393))
        (PORT d[10] (1437:1437:1437) (1453:1453:1453))
        (PORT d[11] (2707:2707:2707) (2568:2568:2568))
        (PORT d[12] (1841:1841:1841) (1773:1773:1773))
        (PORT clk (2184:2184:2184) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (PORT d[0] (794:794:794) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1946:1946:1946))
        (PORT datab (334:334:334) (427:427:427))
        (PORT datac (1224:1224:1224) (1137:1137:1137))
        (PORT datad (690:690:690) (712:712:712))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3406:3406:3406))
        (PORT clk (2255:2255:2255) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3795:3795:3795))
        (PORT d[1] (5283:5283:5283) (5237:5237:5237))
        (PORT d[2] (4917:4917:4917) (4872:4872:4872))
        (PORT d[3] (2654:2654:2654) (2667:2667:2667))
        (PORT d[4] (3793:3793:3793) (3827:3827:3827))
        (PORT d[5] (4358:4358:4358) (4320:4320:4320))
        (PORT d[6] (2751:2751:2751) (2748:2748:2748))
        (PORT d[7] (2027:2027:2027) (2042:2042:2042))
        (PORT d[8] (5935:5935:5935) (5593:5593:5593))
        (PORT d[9] (3142:3142:3142) (3188:3188:3188))
        (PORT d[10] (3101:3101:3101) (3104:3104:3104))
        (PORT d[11] (5229:5229:5229) (5069:5069:5069))
        (PORT d[12] (5466:5466:5466) (5336:5336:5336))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2639:2639:2639))
        (PORT clk (2252:2252:2252) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2291:2291:2291))
        (PORT d[0] (3398:3398:3398) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2673:2673:2673))
        (PORT d[1] (3844:3844:3844) (3655:3655:3655))
        (PORT d[2] (3273:3273:3273) (3144:3144:3144))
        (PORT d[3] (3334:3334:3334) (3155:3155:3155))
        (PORT d[4] (4094:4094:4094) (3939:3939:3939))
        (PORT d[5] (3426:3426:3426) (3471:3471:3471))
        (PORT d[6] (2912:2912:2912) (2908:2908:2908))
        (PORT d[7] (4783:4783:4783) (4703:4703:4703))
        (PORT d[8] (4184:4184:4184) (4088:4088:4088))
        (PORT d[9] (4250:4250:4250) (4083:4083:4083))
        (PORT d[10] (2217:2217:2217) (2261:2261:2261))
        (PORT d[11] (4343:4343:4343) (4211:4211:4211))
        (PORT d[12] (3133:3133:3133) (3089:3089:3089))
        (PORT clk (2204:2204:2204) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (PORT d[0] (2397:2397:2397) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2468:2468:2468))
        (PORT clk (2275:2275:2275) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6306:6306:6306) (6189:6189:6189))
        (PORT d[1] (6198:6198:6198) (6223:6223:6223))
        (PORT d[2] (5432:5432:5432) (5327:5327:5327))
        (PORT d[3] (2122:2122:2122) (2133:2133:2133))
        (PORT d[4] (4956:4956:4956) (5041:5041:5041))
        (PORT d[5] (4778:4778:4778) (4768:4768:4768))
        (PORT d[6] (2487:2487:2487) (2510:2510:2510))
        (PORT d[7] (1790:1790:1790) (1815:1815:1815))
        (PORT d[8] (1945:1945:1945) (1896:1896:1896))
        (PORT d[9] (2489:2489:2489) (2512:2512:2512))
        (PORT d[10] (3622:3622:3622) (3551:3551:3551))
        (PORT d[11] (4645:4645:4645) (4452:4452:4452))
        (PORT d[12] (2883:2883:2883) (2786:2786:2786))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1511:1511:1511))
        (PORT clk (2272:2272:2272) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2313:2313:2313))
        (PORT d[0] (2169:2169:2169) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2346:2346:2346))
        (PORT d[1] (1887:1887:1887) (1878:1878:1878))
        (PORT d[2] (3816:3816:3816) (3747:3747:3747))
        (PORT d[3] (3845:3845:3845) (3761:3761:3761))
        (PORT d[4] (4909:4909:4909) (4813:4813:4813))
        (PORT d[5] (3932:3932:3932) (4006:4006:4006))
        (PORT d[6] (4959:4959:4959) (5014:5014:5014))
        (PORT d[7] (4563:4563:4563) (4489:4489:4489))
        (PORT d[8] (6004:6004:6004) (5955:5955:5955))
        (PORT d[9] (1794:1794:1794) (1777:1777:1777))
        (PORT d[10] (2939:2939:2939) (2986:2986:2986))
        (PORT d[11] (4603:4603:4603) (4624:4624:4624))
        (PORT d[12] (3274:3274:3274) (3278:3278:3278))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1696:1696:1696) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2547:2547:2547) (2451:2451:2451))
        (PORT datab (334:334:334) (427:427:427))
        (PORT datac (1715:1715:1715) (1585:1585:1585))
        (PORT datad (689:689:689) (711:711:711))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (569:569:569))
        (PORT datab (674:674:674) (620:620:620))
        (PORT datac (910:910:910) (899:899:899))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2425:2425:2425))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4719:4719:4719))
        (PORT d[1] (3161:3161:3161) (3037:3037:3037))
        (PORT d[2] (3079:3079:3079) (2948:2948:2948))
        (PORT d[3] (3880:3880:3880) (3956:3956:3956))
        (PORT d[4] (2864:2864:2864) (2791:2791:2791))
        (PORT d[5] (3345:3345:3345) (3194:3194:3194))
        (PORT d[6] (3599:3599:3599) (3678:3678:3678))
        (PORT d[7] (2383:2383:2383) (2345:2345:2345))
        (PORT d[8] (2614:2614:2614) (2532:2532:2532))
        (PORT d[9] (2899:2899:2899) (2962:2962:2962))
        (PORT d[10] (4008:4008:4008) (3965:3965:3965))
        (PORT d[11] (2230:2230:2230) (2194:2194:2194))
        (PORT d[12] (5083:5083:5083) (5077:5077:5077))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2249:2249:2249))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (PORT d[0] (2974:2974:2974) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3787:3787:3787))
        (PORT d[1] (2862:2862:2862) (2755:2755:2755))
        (PORT d[2] (3076:3076:3076) (3051:3051:3051))
        (PORT d[3] (3434:3434:3434) (3293:3293:3293))
        (PORT d[4] (4969:4969:4969) (4817:4817:4817))
        (PORT d[5] (2383:2383:2383) (2376:2376:2376))
        (PORT d[6] (2951:2951:2951) (2909:2909:2909))
        (PORT d[7] (5181:5181:5181) (5134:5134:5134))
        (PORT d[8] (2832:2832:2832) (2710:2710:2710))
        (PORT d[9] (3777:3777:3777) (3771:3771:3771))
        (PORT d[10] (2649:2649:2649) (2603:2603:2603))
        (PORT d[11] (3770:3770:3770) (3759:3759:3759))
        (PORT d[12] (2916:2916:2916) (2860:2860:2860))
        (PORT clk (2176:2176:2176) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2173:2173:2173))
        (PORT d[0] (1664:1664:1664) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2489:2489:2489))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2427:2427:2427))
        (PORT d[1] (4366:4366:4366) (4350:4350:4350))
        (PORT d[2] (4844:4844:4844) (4776:4776:4776))
        (PORT d[3] (3809:3809:3809) (3825:3825:3825))
        (PORT d[4] (3130:3130:3130) (3122:3122:3122))
        (PORT d[5] (3639:3639:3639) (3579:3579:3579))
        (PORT d[6] (2486:2486:2486) (2512:2512:2512))
        (PORT d[7] (3376:3376:3376) (3405:3405:3405))
        (PORT d[8] (3777:3777:3777) (3554:3554:3554))
        (PORT d[9] (2083:2083:2083) (2114:2114:2114))
        (PORT d[10] (4062:4062:4062) (4032:4032:4032))
        (PORT d[11] (4292:4292:4292) (4140:4140:4140))
        (PORT d[12] (4220:4220:4220) (4117:4117:4117))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2369:2369:2369))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (3053:3053:3053) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5009:5009:5009))
        (PORT d[1] (4325:4325:4325) (4122:4122:4122))
        (PORT d[2] (1759:1759:1759) (1656:1656:1656))
        (PORT d[3] (3328:3328:3328) (3272:3272:3272))
        (PORT d[4] (1774:1774:1774) (1670:1670:1670))
        (PORT d[5] (3300:3300:3300) (3220:3220:3220))
        (PORT d[6] (3679:3679:3679) (3652:3652:3652))
        (PORT d[7] (1766:1766:1766) (1673:1673:1673))
        (PORT d[8] (3488:3488:3488) (3371:3371:3371))
        (PORT d[9] (4258:4258:4258) (4056:4056:4056))
        (PORT d[10] (1445:1445:1445) (1463:1463:1463))
        (PORT d[11] (4385:4385:4385) (4200:4200:4200))
        (PORT d[12] (1791:1791:1791) (1719:1719:1719))
        (PORT clk (2162:2162:2162) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (PORT d[0] (1132:1132:1132) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1869:1869:1869))
        (PORT datab (1300:1300:1300) (1266:1266:1266))
        (PORT datac (1753:1753:1753) (1732:1732:1732))
        (PORT datad (1123:1123:1123) (1018:1018:1018))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3449:3449:3449))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4223:4223:4223))
        (PORT d[1] (4649:4649:4649) (4630:4630:4630))
        (PORT d[2] (4521:4521:4521) (4461:4461:4461))
        (PORT d[3] (2854:2854:2854) (2914:2914:2914))
        (PORT d[4] (2418:2418:2418) (2418:2418:2418))
        (PORT d[5] (3009:3009:3009) (2976:2976:2976))
        (PORT d[6] (2456:2456:2456) (2478:2478:2478))
        (PORT d[7] (3124:3124:3124) (3166:3166:3166))
        (PORT d[8] (3739:3739:3739) (3508:3508:3508))
        (PORT d[9] (2122:2122:2122) (2154:2154:2154))
        (PORT d[10] (3422:3422:3422) (3407:3407:3407))
        (PORT d[11] (3610:3610:3610) (3477:3477:3477))
        (PORT d[12] (4534:4534:4534) (4458:4458:4458))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (2855:2855:2855))
        (PORT clk (2209:2209:2209) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (3597:3597:3597) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4095:4095:4095))
        (PORT d[1] (3345:3345:3345) (3177:3177:3177))
        (PORT d[2] (4424:4424:4424) (4357:4357:4357))
        (PORT d[3] (2958:2958:2958) (2924:2924:2924))
        (PORT d[4] (2756:2756:2756) (2619:2619:2619))
        (PORT d[5] (2282:2282:2282) (2222:2222:2222))
        (PORT d[6] (2700:2700:2700) (2704:2704:2704))
        (PORT d[7] (2743:2743:2743) (2617:2617:2617))
        (PORT d[8] (3461:3461:3461) (3305:3305:3305))
        (PORT d[9] (3243:3243:3243) (3065:3065:3065))
        (PORT d[10] (2838:2838:2838) (2888:2888:2888))
        (PORT d[11] (3334:3334:3334) (3174:3174:3174))
        (PORT d[12] (2562:2562:2562) (2487:2487:2487))
        (PORT clk (2162:2162:2162) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2160:2160:2160))
        (PORT d[0] (2351:2351:2351) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3097:3097:3097))
        (PORT clk (2217:2217:2217) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4937:4937:4937) (4790:4790:4790))
        (PORT d[1] (5000:5000:5000) (4980:4980:4980))
        (PORT d[2] (2878:2878:2878) (2698:2698:2698))
        (PORT d[3] (3554:3554:3554) (3632:3632:3632))
        (PORT d[4] (3031:3031:3031) (3017:3017:3017))
        (PORT d[5] (3665:3665:3665) (3620:3620:3620))
        (PORT d[6] (2957:2957:2957) (3031:3031:3031))
        (PORT d[7] (2918:2918:2918) (3021:3021:3021))
        (PORT d[8] (2763:2763:2763) (2620:2620:2620))
        (PORT d[9] (1867:1867:1867) (1907:1907:1907))
        (PORT d[10] (3719:3719:3719) (3725:3725:3725))
        (PORT d[11] (2933:2933:2933) (2798:2798:2798))
        (PORT d[12] (4706:4706:4706) (4667:4667:4667))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1513:1513:1513))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2255:2255:2255))
        (PORT d[0] (2162:2162:2162) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3844:3844:3844))
        (PORT d[1] (2425:2425:2425) (2378:2378:2378))
        (PORT d[2] (2402:2402:2402) (2355:2355:2355))
        (PORT d[3] (4320:4320:4320) (4275:4275:4275))
        (PORT d[4] (4837:4837:4837) (4727:4727:4727))
        (PORT d[5] (2736:2736:2736) (2730:2730:2730))
        (PORT d[6] (2321:2321:2321) (2270:2270:2270))
        (PORT d[7] (5546:5546:5546) (5485:5485:5485))
        (PORT d[8] (3575:3575:3575) (3449:3449:3449))
        (PORT d[9] (2383:2383:2383) (2337:2337:2337))
        (PORT d[10] (3342:3342:3342) (3296:3296:3296))
        (PORT d[11] (2409:2409:2409) (2359:2359:2359))
        (PORT d[12] (2955:2955:2955) (2913:2913:2913))
        (PORT clk (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT d[0] (1154:1154:1154) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1913:1913:1913) (1858:1858:1858))
        (PORT datac (1196:1196:1196) (1104:1104:1104))
        (PORT datad (1256:1256:1256) (1233:1233:1233))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3462:3462:3462))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4898:4898:4898) (4763:4763:4763))
        (PORT d[1] (4768:4768:4768) (4767:4767:4767))
        (PORT d[2] (4894:4894:4894) (4841:4841:4841))
        (PORT d[3] (2484:2484:2484) (2513:2513:2513))
        (PORT d[4] (4309:4309:4309) (4385:4385:4385))
        (PORT d[5] (4082:4082:4082) (4075:4075:4075))
        (PORT d[6] (2768:2768:2768) (2770:2770:2770))
        (PORT d[7] (4258:4258:4258) (4331:4331:4331))
        (PORT d[8] (6139:6139:6139) (5873:5873:5873))
        (PORT d[9] (2864:2864:2864) (2807:2807:2807))
        (PORT d[10] (3456:3456:3456) (3447:3447:3447))
        (PORT d[11] (5456:5456:5456) (5363:5363:5363))
        (PORT d[12] (5169:5169:5169) (5059:5059:5059))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (1950:1950:1950))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (2642:2642:2642) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3062:3062:3062))
        (PORT d[1] (3124:3124:3124) (2987:2987:2987))
        (PORT d[2] (4374:4374:4374) (4263:4263:4263))
        (PORT d[3] (2951:2951:2951) (2912:2912:2912))
        (PORT d[4] (4917:4917:4917) (4741:4741:4741))
        (PORT d[5] (3093:3093:3093) (3127:3127:3127))
        (PORT d[6] (4564:4564:4564) (4603:4603:4603))
        (PORT d[7] (3523:3523:3523) (3442:3442:3442))
        (PORT d[8] (5736:5736:5736) (5685:5685:5685))
        (PORT d[9] (4423:4423:4423) (4501:4501:4501))
        (PORT d[10] (1780:1780:1780) (1796:1796:1796))
        (PORT d[11] (4014:4014:4014) (4052:4052:4052))
        (PORT d[12] (2812:2812:2812) (2716:2716:2716))
        (PORT clk (2206:2206:2206) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (PORT d[0] (1406:1406:1406) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2722:2722:2722))
        (PORT clk (2270:2270:2270) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5683:5683:5683) (5592:5592:5592))
        (PORT d[1] (5844:5844:5844) (5875:5875:5875))
        (PORT d[2] (5086:5086:5086) (4975:4975:4975))
        (PORT d[3] (2092:2092:2092) (2101:2101:2101))
        (PORT d[4] (4852:4852:4852) (4902:4902:4902))
        (PORT d[5] (4148:4148:4148) (4165:4165:4165))
        (PORT d[6] (2409:2409:2409) (2429:2429:2429))
        (PORT d[7] (2450:2450:2450) (2471:2471:2471))
        (PORT d[8] (2588:2588:2588) (2513:2513:2513))
        (PORT d[9] (2141:2141:2141) (2170:2170:2170))
        (PORT d[10] (3547:3547:3547) (3467:3467:3467))
        (PORT d[11] (4657:4657:4657) (4467:4467:4467))
        (PORT d[12] (3917:3917:3917) (3844:3844:3844))
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2343:2343:2343))
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2309:2309:2309))
        (PORT d[0] (3047:3047:3047) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2433:2433:2433))
        (PORT d[1] (2578:2578:2578) (2549:2549:2549))
        (PORT d[2] (3798:3798:3798) (3725:3725:3725))
        (PORT d[3] (2942:2942:2942) (2898:2898:2898))
        (PORT d[4] (4203:4203:4203) (4114:4114:4114))
        (PORT d[5] (3182:3182:3182) (3249:3249:3249))
        (PORT d[6] (4538:4538:4538) (4591:4591:4591))
        (PORT d[7] (3879:3879:3879) (3824:3824:3824))
        (PORT d[8] (5662:5662:5662) (5616:5616:5616))
        (PORT d[9] (3905:3905:3905) (3933:3933:3933))
        (PORT d[10] (2252:2252:2252) (2317:2317:2317))
        (PORT d[11] (4248:4248:4248) (4275:4275:4275))
        (PORT d[12] (3250:3250:3250) (3246:3246:3246))
        (PORT clk (2219:2219:2219) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT d[0] (2112:2112:2112) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2397:2397:2397))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5661:5661:5661) (5567:5567:5567))
        (PORT d[1] (5460:5460:5460) (5493:5493:5493))
        (PORT d[2] (4777:4777:4777) (4699:4699:4699))
        (PORT d[3] (1781:1781:1781) (1799:1799:1799))
        (PORT d[4] (4581:4581:4581) (4665:4665:4665))
        (PORT d[5] (4338:4338:4338) (4333:4333:4333))
        (PORT d[6] (2495:2495:2495) (2512:2512:2512))
        (PORT d[7] (2503:2503:2503) (2529:2529:2529))
        (PORT d[8] (2568:2568:2568) (2494:2494:2494))
        (PORT d[9] (2065:2065:2065) (2078:2078:2078))
        (PORT d[10] (3189:3189:3189) (3128:3128:3128))
        (PORT d[11] (4768:4768:4768) (4690:4690:4690))
        (PORT d[12] (4264:4264:4264) (4161:4161:4161))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (2995:2995:2995))
        (PORT clk (2260:2260:2260) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2300:2300:2300))
        (PORT d[0] (3380:3380:3380) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2347:2347:2347))
        (PORT d[1] (2542:2542:2542) (2508:2508:2508))
        (PORT d[2] (3820:3820:3820) (3750:3750:3750))
        (PORT d[3] (2943:2943:2943) (2897:2897:2897))
        (PORT d[4] (4203:4203:4203) (4110:4110:4110))
        (PORT d[5] (3911:3911:3911) (3987:3987:3987))
        (PORT d[6] (4624:4624:4624) (4682:4682:4682))
        (PORT d[7] (3537:3537:3537) (3485:3485:3485))
        (PORT d[8] (5574:5574:5574) (5512:5512:5512))
        (PORT d[9] (4001:4001:4001) (4049:4049:4049))
        (PORT d[10] (2526:2526:2526) (2567:2567:2567))
        (PORT d[11] (4179:4179:4179) (4185:4185:4185))
        (PORT d[12] (3000:3000:3000) (3004:3004:3004))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (2937:2937:2937) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1690:1690:1690))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1214:1214:1214))
        (PORT d[1] (1548:1548:1548) (1497:1497:1497))
        (PORT d[2] (3595:3595:3595) (3414:3414:3414))
        (PORT d[3] (3411:3411:3411) (3380:3380:3380))
        (PORT d[4] (4068:4068:4068) (4020:4020:4020))
        (PORT d[5] (4605:4605:4605) (4531:4531:4531))
        (PORT d[6] (2617:2617:2617) (2678:2678:2678))
        (PORT d[7] (1727:1727:1727) (1729:1729:1729))
        (PORT d[8] (3048:3048:3048) (2889:2889:2889))
        (PORT d[9] (1810:1810:1810) (1854:1854:1854))
        (PORT d[10] (2509:2509:2509) (2418:2418:2418))
        (PORT d[11] (3047:3047:3047) (2913:2913:2913))
        (PORT d[12] (1847:1847:1847) (1778:1778:1778))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1188:1188:1188))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2292:2292:2292))
        (PORT d[0] (1854:1854:1854) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1430:1430:1430))
        (PORT d[1] (1171:1171:1171) (1175:1175:1175))
        (PORT d[2] (2122:2122:2122) (2097:2097:2097))
        (PORT d[3] (1110:1110:1110) (1108:1108:1108))
        (PORT d[4] (3829:3829:3829) (3716:3716:3716))
        (PORT d[5] (1374:1374:1374) (1367:1367:1367))
        (PORT d[6] (1395:1395:1395) (1385:1385:1385))
        (PORT d[7] (1098:1098:1098) (1095:1095:1095))
        (PORT d[8] (1697:1697:1697) (1663:1663:1663))
        (PORT d[9] (1380:1380:1380) (1363:1363:1363))
        (PORT d[10] (840:840:840) (848:848:848))
        (PORT d[11] (2072:2072:2072) (2042:2042:2042))
        (PORT d[12] (4167:4167:4167) (4076:4076:4076))
        (PORT clk (2207:2207:2207) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2203:2203:2203))
        (PORT d[0] (1308:1308:1308) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1119:1119:1119))
        (PORT datab (1057:1057:1057) (1062:1062:1062))
        (PORT datac (1838:1838:1838) (1769:1769:1769))
        (PORT datad (882:882:882) (807:807:807))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (2083:2083:2083))
        (PORT datab (1056:1056:1056) (1061:1061:1061))
        (PORT datac (2156:2156:2156) (2044:2044:2044))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (645:645:645))
        (PORT datab (1678:1678:1678) (1625:1625:1625))
        (PORT datac (1162:1162:1162) (1117:1117:1117))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2394:2394:2394))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1418:1418:1418))
        (PORT d[1] (2847:2847:2847) (2739:2739:2739))
        (PORT d[2] (3791:3791:3791) (3648:3648:3648))
        (PORT d[3] (3638:3638:3638) (3736:3736:3736))
        (PORT d[4] (1881:1881:1881) (1804:1804:1804))
        (PORT d[5] (3086:3086:3086) (2958:2958:2958))
        (PORT d[6] (4008:4008:4008) (4091:4091:4091))
        (PORT d[7] (2057:2057:2057) (2018:2018:2018))
        (PORT d[8] (1931:1931:1931) (1862:1862:1862))
        (PORT d[9] (2255:2255:2255) (2329:2329:2329))
        (PORT d[10] (3720:3720:3720) (3704:3704:3704))
        (PORT d[11] (3177:3177:3177) (3089:3089:3089))
        (PORT d[12] (5740:5740:5740) (5722:5722:5722))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1377:1377:1377))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (2050:2050:2050) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4612:4612:4612))
        (PORT d[1] (3886:3886:3886) (3746:3746:3746))
        (PORT d[2] (3771:3771:3771) (3730:3730:3730))
        (PORT d[3] (3378:3378:3378) (3246:3246:3246))
        (PORT d[4] (5662:5662:5662) (5491:5491:5491))
        (PORT d[5] (3098:3098:3098) (3073:3073:3073))
        (PORT d[6] (3631:3631:3631) (3571:3571:3571))
        (PORT d[7] (5389:5389:5389) (5384:5384:5384))
        (PORT d[8] (4093:4093:4093) (3939:3939:3939))
        (PORT d[9] (3178:3178:3178) (3174:3174:3174))
        (PORT d[10] (3722:3722:3722) (3659:3659:3659))
        (PORT d[11] (3178:3178:3178) (3176:3176:3176))
        (PORT d[12] (3541:3541:3541) (3469:3469:3469))
        (PORT clk (2152:2152:2152) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2149:2149:2149))
        (PORT d[0] (1191:1191:1191) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3259:3259:3259))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4797:4797:4797))
        (PORT d[1] (5035:5035:5035) (5016:5016:5016))
        (PORT d[2] (2958:2958:2958) (2803:2803:2803))
        (PORT d[3] (3901:3901:3901) (3975:3975:3975))
        (PORT d[4] (3402:3402:3402) (3378:3378:3378))
        (PORT d[5] (3925:3925:3925) (3871:3871:3871))
        (PORT d[6] (2934:2934:2934) (3009:3009:3009))
        (PORT d[7] (2886:2886:2886) (2983:2983:2983))
        (PORT d[8] (2682:2682:2682) (2536:2536:2536))
        (PORT d[9] (2087:2087:2087) (2112:2112:2112))
        (PORT d[10] (4062:4062:4062) (4060:4060:4060))
        (PORT d[11] (2997:2997:2997) (2845:2845:2845))
        (PORT d[12] (2789:2789:2789) (2679:2679:2679))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1697:1697:1697))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2240:2240:2240))
        (PORT d[0] (2401:2401:2401) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4253:4253:4253))
        (PORT d[1] (2714:2714:2714) (2652:2652:2652))
        (PORT d[2] (1475:1475:1475) (1472:1472:1472))
        (PORT d[3] (1942:1942:1942) (1890:1890:1890))
        (PORT d[4] (4846:4846:4846) (4729:4729:4729))
        (PORT d[5] (2745:2745:2745) (2740:2740:2740))
        (PORT d[6] (2713:2713:2713) (2649:2649:2649))
        (PORT d[7] (5559:5559:5559) (5487:5487:5487))
        (PORT d[8] (3892:3892:3892) (3750:3750:3750))
        (PORT d[9] (1775:1775:1775) (1752:1752:1752))
        (PORT d[10] (3350:3350:3350) (3305:3305:3305))
        (PORT d[11] (2692:2692:2692) (2626:2626:2626))
        (PORT d[12] (2956:2956:2956) (2915:2915:2915))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (617:617:617) (554:554:554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1269:1269:1269))
        (PORT datab (1741:1741:1741) (1762:1762:1762))
        (PORT datac (1599:1599:1599) (1576:1576:1576))
        (PORT datad (976:976:976) (916:916:916))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2072:2072:2072))
        (PORT clk (2186:2186:2186) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (4802:4802:4802))
        (PORT d[1] (2822:2822:2822) (2713:2713:2713))
        (PORT d[2] (3757:3757:3757) (3612:3612:3612))
        (PORT d[3] (3298:3298:3298) (3403:3403:3403))
        (PORT d[4] (2728:2728:2728) (2703:2703:2703))
        (PORT d[5] (2778:2778:2778) (2662:2662:2662))
        (PORT d[6] (3680:3680:3680) (3779:3779:3779))
        (PORT d[7] (2049:2049:2049) (2015:2015:2015))
        (PORT d[8] (7325:7325:7325) (7127:7127:7127))
        (PORT d[9] (2241:2241:2241) (2307:2307:2307))
        (PORT d[10] (3649:3649:3649) (3628:3628:3628))
        (PORT d[11] (1769:1769:1769) (1790:1790:1790))
        (PORT d[12] (5764:5764:5764) (5744:5744:5744))
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1962:1962:1962))
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2225:2225:2225))
        (PORT d[0] (2659:2659:2659) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4628:4628:4628))
        (PORT d[1] (3601:3601:3601) (3478:3478:3478))
        (PORT d[2] (3432:3432:3432) (3404:3404:3404))
        (PORT d[3] (3103:3103:3103) (2985:2985:2985))
        (PORT d[4] (5711:5711:5711) (5547:5547:5547))
        (PORT d[5] (3407:3407:3407) (3361:3361:3361))
        (PORT d[6] (3666:3666:3666) (3605:3605:3605))
        (PORT d[7] (5089:5089:5089) (5094:5094:5094))
        (PORT d[8] (4053:4053:4053) (3900:3900:3900))
        (PORT d[9] (3145:3145:3145) (3134:3134:3134))
        (PORT d[10] (3361:3361:3361) (3309:3309:3309))
        (PORT d[11] (4419:4419:4419) (4391:4391:4391))
        (PORT d[12] (3508:3508:3508) (3437:3437:3437))
        (PORT clk (2135:2135:2135) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT d[0] (1564:1564:1564) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2336:2336:2336))
        (PORT clk (2221:2221:2221) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4913:4913:4913) (4752:4752:4752))
        (PORT d[1] (2894:2894:2894) (2788:2788:2788))
        (PORT d[2] (3116:3116:3116) (2973:2973:2973))
        (PORT d[3] (3240:3240:3240) (3325:3325:3325))
        (PORT d[4] (2870:2870:2870) (2798:2798:2798))
        (PORT d[5] (3346:3346:3346) (3195:3195:3195))
        (PORT d[6] (3605:3605:3605) (3685:3685:3685))
        (PORT d[7] (2405:2405:2405) (2367:2367:2367))
        (PORT d[8] (2657:2657:2657) (2579:2579:2579))
        (PORT d[9] (2868:2868:2868) (2931:2931:2931))
        (PORT d[10] (3976:3976:3976) (3934:3934:3934))
        (PORT d[11] (2830:2830:2830) (2753:2753:2753))
        (PORT d[12] (5404:5404:5404) (5389:5389:5389))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (1949:1949:1949))
        (PORT clk (2218:2218:2218) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (PORT d[0] (2662:2662:2662) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4288:4288:4288))
        (PORT d[1] (3194:3194:3194) (3080:3080:3080))
        (PORT d[2] (3115:3115:3115) (3092:3092:3092))
        (PORT d[3] (3441:3441:3441) (3303:3303:3303))
        (PORT d[4] (4995:4995:4995) (4842:4842:4842))
        (PORT d[5] (2416:2416:2416) (2408:2408:2408))
        (PORT d[6] (3264:3264:3264) (3208:3208:3208))
        (PORT d[7] (5215:5215:5215) (5166:5166:5166))
        (PORT d[8] (3427:3427:3427) (3290:3290:3290))
        (PORT d[9] (3791:3791:3791) (3786:3786:3786))
        (PORT d[10] (3018:3018:3018) (2965:2965:2965))
        (PORT d[11] (3773:3773:3773) (3762:3762:3762))
        (PORT d[12] (2885:2885:2885) (2828:2828:2828))
        (PORT clk (2171:2171:2171) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2168:2168:2168))
        (PORT d[0] (2225:2225:2225) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1322:1322:1322))
        (PORT datab (1741:1741:1741) (1762:1762:1762))
        (PORT datac (1598:1598:1598) (1575:1575:1575))
        (PORT datad (1429:1429:1429) (1332:1332:1332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4219:4219:4219))
        (PORT clk (2191:2191:2191) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5511:5511:5511))
        (PORT d[1] (3577:3577:3577) (3481:3481:3481))
        (PORT d[2] (4307:4307:4307) (4146:4146:4146))
        (PORT d[3] (3742:3742:3742) (3877:3877:3877))
        (PORT d[4] (2762:2762:2762) (2777:2777:2777))
        (PORT d[5] (4070:4070:4070) (3848:3848:3848))
        (PORT d[6] (1883:1883:1883) (1917:1917:1917))
        (PORT d[7] (3970:3970:3970) (3793:3793:3793))
        (PORT d[8] (6633:6633:6633) (6429:6429:6429))
        (PORT d[9] (2904:2904:2904) (2972:2972:2972))
        (PORT d[10] (3064:3064:3064) (3067:3067:3067))
        (PORT d[11] (3642:3642:3642) (3579:3579:3579))
        (PORT d[12] (6012:6012:6012) (5966:5966:5966))
        (PORT clk (2188:2188:2188) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2110:2110:2110))
        (PORT clk (2188:2188:2188) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2228:2228:2228))
        (PORT d[0] (2851:2851:2851) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3526:3526:3526))
        (PORT d[1] (4215:4215:4215) (4086:4086:4086))
        (PORT d[2] (2941:2941:2941) (2975:2975:2975))
        (PORT d[3] (3975:3975:3975) (3953:3953:3953))
        (PORT d[4] (4944:4944:4944) (4871:4871:4871))
        (PORT d[5] (3090:3090:3090) (3114:3114:3114))
        (PORT d[6] (3690:3690:3690) (3642:3642:3642))
        (PORT d[7] (5156:5156:5156) (5164:5164:5164))
        (PORT d[8] (4453:4453:4453) (4328:4328:4328))
        (PORT d[9] (3426:3426:3426) (3408:3408:3408))
        (PORT d[10] (3883:3883:3883) (3805:3805:3805))
        (PORT d[11] (3396:3396:3396) (3355:3355:3355))
        (PORT d[12] (3367:3367:3367) (3379:3379:3379))
        (PORT clk (2141:2141:2141) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2139:2139:2139))
        (PORT d[0] (3386:3386:3386) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3114:3114:3114))
        (PORT clk (2233:2233:2233) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4482:4482:4482))
        (PORT d[1] (5020:5020:5020) (5000:5000:5000))
        (PORT d[2] (2351:2351:2351) (2232:2232:2232))
        (PORT d[3] (3571:3571:3571) (3649:3649:3649))
        (PORT d[4] (3073:3073:3073) (3057:3057:3057))
        (PORT d[5] (3600:3600:3600) (3556:3556:3556))
        (PORT d[6] (2956:2956:2956) (3033:3033:3033))
        (PORT d[7] (2956:2956:2956) (3058:3058:3058))
        (PORT d[8] (2733:2733:2733) (2589:2589:2589))
        (PORT d[9] (1817:1817:1817) (1860:1860:1860))
        (PORT d[10] (4013:4013:4013) (3995:3995:3995))
        (PORT d[11] (2719:2719:2719) (2594:2594:2594))
        (PORT d[12] (4724:4724:4724) (4683:4683:4683))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1746:1746:1746))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2272:2272:2272))
        (PORT d[0] (2441:2441:2441) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3995:3995:3995))
        (PORT d[1] (2392:2392:2392) (2346:2346:2346))
        (PORT d[2] (2376:2376:2376) (2330:2330:2330))
        (PORT d[3] (4312:4312:4312) (4266:4266:4266))
        (PORT d[4] (4850:4850:4850) (4734:4734:4734))
        (PORT d[5] (2721:2721:2721) (2715:2715:2715))
        (PORT d[6] (2314:2314:2314) (2262:2262:2262))
        (PORT d[7] (1745:1745:1745) (1722:1722:1722))
        (PORT d[8] (3233:3233:3233) (3121:3121:3121))
        (PORT d[9] (2375:2375:2375) (2329:2329:2329))
        (PORT d[10] (3009:3009:3009) (2972:2972:2972))
        (PORT d[11] (2376:2376:2376) (2326:2326:2326))
        (PORT d[12] (2910:2910:2910) (2866:2866:2866))
        (PORT clk (2182:2182:2182) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2183:2183:2183))
        (PORT d[0] (919:919:919) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1746:1746:1746))
        (PORT datab (1744:1744:1744) (1765:1765:1765))
        (PORT datac (1596:1596:1596) (1573:1573:1573))
        (PORT datad (1295:1295:1295) (1218:1218:1218))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (2952:2952:2952))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4673:4673:4673))
        (PORT d[1] (3228:3228:3228) (3105:3105:3105))
        (PORT d[2] (3095:3095:3095) (2961:2961:2961))
        (PORT d[3] (3584:3584:3584) (3654:3654:3654))
        (PORT d[4] (2916:2916:2916) (2830:2830:2830))
        (PORT d[5] (2751:2751:2751) (2630:2630:2630))
        (PORT d[6] (3336:3336:3336) (3444:3444:3444))
        (PORT d[7] (2416:2416:2416) (2378:2378:2378))
        (PORT d[8] (2615:2615:2615) (2533:2533:2533))
        (PORT d[9] (2860:2860:2860) (2923:2923:2923))
        (PORT d[10] (3968:3968:3968) (3925:3925:3925))
        (PORT d[11] (2218:2218:2218) (2180:2180:2180))
        (PORT d[12] (5779:5779:5779) (5749:5749:5749))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2308:2308:2308))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (PORT d[0] (3023:3023:3023) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3800:3800:3800))
        (PORT d[1] (3185:3185:3185) (3057:3057:3057))
        (PORT d[2] (2752:2752:2752) (2738:2738:2738))
        (PORT d[3] (3394:3394:3394) (3255:3255:3255))
        (PORT d[4] (4986:4986:4986) (4834:4834:4834))
        (PORT d[5] (2376:2376:2376) (2367:2367:2367))
        (PORT d[6] (3219:3219:3219) (3150:3150:3150))
        (PORT d[7] (5175:5175:5175) (5128:5128:5128))
        (PORT d[8] (3387:3387:3387) (3250:3250:3250))
        (PORT d[9] (3771:3771:3771) (3764:3764:3764))
        (PORT d[10] (2673:2673:2673) (2626:2626:2626))
        (PORT d[11] (3828:3828:3828) (3817:3817:3817))
        (PORT d[12] (2851:2851:2851) (2795:2795:2795))
        (PORT clk (2181:2181:2181) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (PORT d[0] (2232:2232:2232) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3082:3082:3082))
        (PORT clk (2248:2248:2248) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4419:4419:4419))
        (PORT d[1] (4952:4952:4952) (4916:4916:4916))
        (PORT d[2] (3328:3328:3328) (3160:3160:3160))
        (PORT d[3] (3796:3796:3796) (3852:3852:3852))
        (PORT d[4] (2770:2770:2770) (2760:2760:2760))
        (PORT d[5] (3258:3258:3258) (3223:3223:3223))
        (PORT d[6] (2944:2944:2944) (3018:3018:3018))
        (PORT d[7] (3244:3244:3244) (3323:3323:3323))
        (PORT d[8] (3456:3456:3456) (3299:3299:3299))
        (PORT d[9] (2156:2156:2156) (2193:2193:2193))
        (PORT d[10] (3697:3697:3697) (3700:3700:3700))
        (PORT d[11] (3249:3249:3249) (3099:3099:3099))
        (PORT d[12] (4668:4668:4668) (4630:4630:4630))
        (PORT clk (2245:2245:2245) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2286:2286:2286))
        (PORT clk (2245:2245:2245) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2285:2285:2285))
        (PORT d[0] (2904:2904:2904) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4305:4305:4305))
        (PORT d[1] (2383:2383:2383) (2326:2326:2326))
        (PORT d[2] (2104:2104:2104) (2071:2071:2071))
        (PORT d[3] (3674:3674:3674) (3666:3666:3666))
        (PORT d[4] (4161:4161:4161) (4068:4068:4068))
        (PORT d[5] (2067:2067:2067) (2080:2080:2080))
        (PORT d[6] (2312:2312:2312) (2256:2256:2256))
        (PORT d[7] (4919:4919:4919) (4871:4871:4871))
        (PORT d[8] (2881:2881:2881) (2779:2779:2779))
        (PORT d[9] (2333:2333:2333) (2281:2281:2281))
        (PORT d[10] (2668:2668:2668) (2644:2644:2644))
        (PORT d[11] (2342:2342:2342) (2284:2284:2284))
        (PORT d[12] (2548:2548:2548) (2515:2515:2515))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1479:1479:1479) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1950:1950:1950))
        (PORT datab (1745:1745:1745) (1767:1767:1767))
        (PORT datac (1596:1596:1596) (1572:1572:1572))
        (PORT datad (1554:1554:1554) (1465:1465:1465))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (1552:1552:1552) (1510:1510:1510))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1552:1552:1552) (1510:1510:1510))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (798:798:798))
        (PORT datab (1197:1197:1197) (1149:1149:1149))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1132:1132:1132) (1052:1052:1052))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (413:413:413))
        (PORT datab (506:506:506) (523:523:523))
        (PORT datac (873:873:873) (813:813:813))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2241:2241:2241))
        (PORT d[1] (2367:2367:2367) (2300:2300:2300))
        (PORT d[2] (2330:2330:2330) (2289:2289:2289))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
)
