

================================================================
== Vivado HLS Report for 'get_weed_mask'
================================================================
* Date:           Wed Mar 18 11:34:42 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 15.536 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   115561|  2189161| 5.778 ms | 0.109 sec |  115561|  2189161|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- get_weed_mask_label17     |   115560|  2189160| 642 ~ 12162 |          -|          -|   180|    no    |
        | + get_weed_mask_label17.1  |      640|    12160|    2 ~ 38   |          -|          -|   320|    no    |
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lines_founded_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lines_founded_read)" [./wd_stage_2.h:407]   --->   Operation 6 'read' 'lines_founded_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_2.h:411]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ -3328, %0 ], [ %add_ln703, %get_weed_mask_label17_end ]" [./wd_stage_2.h:420]   --->   Operation 8 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%v = phi i9 [ 179, %0 ], [ %v_2, %get_weed_mask_label17_end ]"   --->   Operation 9 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %v, i32 8)" [./wd_stage_2.h:411]   --->   Operation 10 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %7, label %get_weed_mask_label17_begin" [./wd_stage_2.h:411]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str35) nounwind" [./wd_stage_2.h:411]   --->   Operation 13 'specloopname' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str35)" [./wd_stage_2.h:411]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 9, i32 13)" [./wd_stage_2.h:412]   --->   Operation 15 'partselect' 'tmp_6' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %2" [./wd_stage_2.h:413]   --->   Operation 16 'br' <Predicate = (!tmp_34)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:422]   --->   Operation 17 'ret' <Predicate = (tmp_34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%h = phi i9 [ 0, %get_weed_mask_label17_begin ], [ %h_2, %6 ]"   --->   Operation 18 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.66ns)   --->   "%icmp_ln413 = icmp eq i9 %h, -192" [./wd_stage_2.h:413]   --->   Operation 19 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.82ns)   --->   "%h_2 = add i9 %h, 1" [./wd_stage_2.h:413]   --->   Operation 21 'add' 'h_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln413, label %get_weed_mask_label17_end, label %3" [./wd_stage_2.h:413]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %lines_founded_read_1, label %4, label %._crit_edge" [./wd_stage_2.h:415]   --->   Operation 23 'br' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc i2 @is_crop_or_furrow([6 x i57]* @lines, i9 %v, i9 %h, i5 %tmp_6)" [./wd_stage_2.h:415]   --->   Operation 24 'call' 'tmp_s' <Predicate = (!icmp_ln413 & lines_founded_read_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_s, -49" [./wd_stage_2.h:420]   --->   Operation 25 'add' 'add_ln703' <Predicate = (icmp_ln413)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str35, i32 %tmp)" [./wd_stage_2.h:421]   --->   Operation 26 'specregionend' 'empty' <Predicate = (icmp_ln413)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%v_2 = add i9 %v, -1" [./wd_stage_2.h:411]   --->   Operation 27 'add' 'v_2' <Predicate = (icmp_ln413)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_2.h:411]   --->   Operation 28 'br' <Predicate = (icmp_ln413)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 29 [1/2] (1.76ns)   --->   "%tmp_s = call fastcc i2 @is_crop_or_furrow([6 x i57]* @lines, i9 %v, i9 %h, i5 %tmp_6)" [./wd_stage_2.h:415]   --->   Operation 29 'call' 'tmp_s' <Predicate = (lines_founded_read_1)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln415 = icmp eq i2 %tmp_s, -1" [./wd_stage_2.h:415]   --->   Operation 30 'icmp' 'icmp_ln415' <Predicate = (lines_founded_read_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln415, label %5, label %._crit_edge" [./wd_stage_2.h:415]   --->   Operation 31 'br' <Predicate = (lines_founded_read_1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V, i2 0)" [./wd_stage_2.h:418]   --->   Operation 32 'write' <Predicate = (!icmp_ln415) | (!lines_founded_read_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 33 'br' <Predicate = (!icmp_ln415) | (!lines_founded_read_1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V, i2 -1)" [./wd_stage_2.h:416]   --->   Operation 34 'write' <Predicate = (lines_founded_read_1 & icmp_ln415)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %6" [./wd_stage_2.h:416]   --->   Operation 35 'br' <Predicate = (lines_founded_read_1 & icmp_ln415)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [./wd_stage_2.h:413]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', ./wd_stage_2.h:420) with incoming values : ('add_ln703', ./wd_stage_2.h:420) [9]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', ./wd_stage_2.h:413) [20]  (1.77 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', ./wd_stage_2.h:413) [20]  (0 ns)
	'add' operation ('h', ./wd_stage_2.h:413) [23]  (1.82 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo write on port 'weed_mask_tmp_data_V' (./wd_stage_2.h:418) [32]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
