#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe47ac0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0xf41440 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0xf41480 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0xf414c0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0xf41500 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0xf41540 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0xf41580 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0xe7f800 .functor BUFZ 1, L_0xfb70b0, C4<0>, C4<0>, C4<0>;
o0x7f14d109c078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f14d10530f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe7e470 .functor XOR 1, o0x7f14d109c078, L_0x7f14d10530f0, C4<0>, C4<0>;
L_0xfb7300 .functor BUFZ 1, L_0xfb70b0, C4<0>, C4<0>, C4<0>;
o0x7f14d109c018 .functor BUFZ 1, C4<z>; HiZ drive
v0xf424e0_0 .net "CEN", 0 0, o0x7f14d109c018;  0 drivers
o0x7f14d109c048 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9b630_0 .net "CIN", 0 0, o0x7f14d109c048;  0 drivers
v0xf9b6f0_0 .net "CLK", 0 0, o0x7f14d109c078;  0 drivers
L_0x7f14d1053018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf9b790_0 .net "COUT", 0 0, L_0x7f14d1053018;  1 drivers
o0x7f14d109c0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9b850_0 .net "I0", 0 0, o0x7f14d109c0d8;  0 drivers
o0x7f14d109c108 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9b910_0 .net "I1", 0 0, o0x7f14d109c108;  0 drivers
o0x7f14d109c138 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9b9d0_0 .net "I2", 0 0, o0x7f14d109c138;  0 drivers
o0x7f14d109c168 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9ba90_0 .net "I3", 0 0, o0x7f14d109c168;  0 drivers
v0xf9bb50_0 .net "LO", 0 0, L_0xe7f800;  1 drivers
v0xf9bc10_0 .net "O", 0 0, L_0xfb7300;  1 drivers
o0x7f14d109c1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9bcd0_0 .net "SR", 0 0, o0x7f14d109c1f8;  0 drivers
v0xf9bd90_0 .net *"_s11", 3 0, L_0xfb6980;  1 drivers
v0xf9be70_0 .net *"_s15", 1 0, L_0xfb6bc0;  1 drivers
v0xf9bf50_0 .net *"_s17", 1 0, L_0xfb6cb0;  1 drivers
L_0x7f14d1053060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xf9c030_0 .net/2u *"_s2", 7 0, L_0x7f14d1053060;  1 drivers
v0xf9c110_0 .net *"_s21", 0 0, L_0xfb6ed0;  1 drivers
v0xf9c1f0_0 .net *"_s23", 0 0, L_0xfb7010;  1 drivers
v0xf9c2d0_0 .net/2u *"_s28", 0 0, L_0x7f14d10530f0;  1 drivers
L_0x7f14d10530a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xf9c3b0_0 .net/2u *"_s4", 7 0, L_0x7f14d10530a8;  1 drivers
v0xf9c490_0 .net *"_s9", 3 0, L_0xfb6890;  1 drivers
v0xf9c570_0 .net "lut_o", 0 0, L_0xfb70b0;  1 drivers
v0xf9c630_0 .net "lut_s1", 1 0, L_0xfb6d90;  1 drivers
v0xf9c710_0 .net "lut_s2", 3 0, L_0xfb6a20;  1 drivers
v0xf9c7f0_0 .net "lut_s3", 7 0, L_0xfb6740;  1 drivers
v0xf9c8d0_0 .var "o_reg", 0 0;
v0xf9c990_0 .net "polarized_clk", 0 0, L_0xe7e470;  1 drivers
E_0xede240 .event posedge, v0xf9bcd0_0, v0xf9c990_0;
E_0xede910 .event posedge, v0xf9c990_0;
L_0xfb6740 .functor MUXZ 8, L_0x7f14d10530a8, L_0x7f14d1053060, o0x7f14d109c168, C4<>;
L_0xfb6890 .part L_0xfb6740, 4, 4;
L_0xfb6980 .part L_0xfb6740, 0, 4;
L_0xfb6a20 .functor MUXZ 4, L_0xfb6980, L_0xfb6890, o0x7f14d109c138, C4<>;
L_0xfb6bc0 .part L_0xfb6a20, 2, 2;
L_0xfb6cb0 .part L_0xfb6a20, 0, 2;
L_0xfb6d90 .functor MUXZ 2, L_0xfb6cb0, L_0xfb6bc0, o0x7f14d109c108, C4<>;
L_0xfb6ed0 .part L_0xfb6d90, 1, 1;
L_0xfb7010 .part L_0xfb6d90, 0, 1;
L_0xfb70b0 .functor MUXZ 1, L_0xfb7010, L_0xfb6ed0, o0x7f14d109c0d8, C4<>;
S_0xf33670 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f14d109c768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f14d109c798 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfb7370 .functor AND 1, o0x7f14d109c768, o0x7f14d109c798, C4<1>, C4<1>;
L_0xfb7470 .functor OR 1, o0x7f14d109c768, o0x7f14d109c798, C4<0>, C4<0>;
o0x7f14d109c708 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfb75b0 .functor AND 1, L_0xfb7470, o0x7f14d109c708, C4<1>, C4<1>;
L_0xfb7670 .functor OR 1, L_0xfb7370, L_0xfb75b0, C4<0>, C4<0>;
v0xf9cbb0_0 .net "CI", 0 0, o0x7f14d109c708;  0 drivers
v0xf9cc90_0 .net "CO", 0 0, L_0xfb7670;  1 drivers
v0xf9cd50_0 .net "I0", 0 0, o0x7f14d109c768;  0 drivers
v0xf9cdf0_0 .net "I1", 0 0, o0x7f14d109c798;  0 drivers
v0xf9ceb0_0 .net *"_s0", 0 0, L_0xfb7370;  1 drivers
v0xf9cf70_0 .net *"_s2", 0 0, L_0xfb7470;  1 drivers
v0xf9d030_0 .net *"_s4", 0 0, L_0xfb75b0;  1 drivers
S_0xf81530 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f14d109c918 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d1b0_0 .net "C", 0 0, o0x7f14d109c918;  0 drivers
o0x7f14d109c948 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d290_0 .net "D", 0 0, o0x7f14d109c948;  0 drivers
v0xf9d350_0 .var "Q", 0 0;
E_0xedddc0 .event posedge, v0xf9d1b0_0;
S_0xf6ec70 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109ca38 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d4d0_0 .net "C", 0 0, o0x7f14d109ca38;  0 drivers
o0x7f14d109ca68 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d5b0_0 .net "D", 0 0, o0x7f14d109ca68;  0 drivers
o0x7f14d109ca98 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d670_0 .net "E", 0 0, o0x7f14d109ca98;  0 drivers
v0xf9d710_0 .var "Q", 0 0;
E_0xf9d470 .event posedge, v0xf9d4d0_0;
S_0xf6e5c0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109cbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d900_0 .net "C", 0 0, o0x7f14d109cbb8;  0 drivers
o0x7f14d109cbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9d9e0_0 .net "D", 0 0, o0x7f14d109cbe8;  0 drivers
o0x7f14d109cc18 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9daa0_0 .net "E", 0 0, o0x7f14d109cc18;  0 drivers
v0xf9db40_0 .var "Q", 0 0;
o0x7f14d109cc78 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9dc00_0 .net "R", 0 0, o0x7f14d109cc78;  0 drivers
E_0xf9d880 .event posedge, v0xf9dc00_0, v0xf9d900_0;
S_0xf5b9e0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109cd98 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9dde0_0 .net "C", 0 0, o0x7f14d109cd98;  0 drivers
o0x7f14d109cdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9dec0_0 .net "D", 0 0, o0x7f14d109cdc8;  0 drivers
o0x7f14d109cdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9df80_0 .net "E", 0 0, o0x7f14d109cdf8;  0 drivers
v0xf9e020_0 .var "Q", 0 0;
o0x7f14d109ce58 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e0e0_0 .net "S", 0 0, o0x7f14d109ce58;  0 drivers
E_0xf9dd60 .event posedge, v0xf9e0e0_0, v0xf9dde0_0;
S_0xf489d0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109cf78 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e2c0_0 .net "C", 0 0, o0x7f14d109cf78;  0 drivers
o0x7f14d109cfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e3a0_0 .net "D", 0 0, o0x7f14d109cfa8;  0 drivers
o0x7f14d109cfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e460_0 .net "E", 0 0, o0x7f14d109cfd8;  0 drivers
v0xf9e500_0 .var "Q", 0 0;
o0x7f14d109d038 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e5c0_0 .net "R", 0 0, o0x7f14d109d038;  0 drivers
E_0xf9e240 .event posedge, v0xf9e2c0_0;
S_0xf38720 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109d158 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e7a0_0 .net "C", 0 0, o0x7f14d109d158;  0 drivers
o0x7f14d109d188 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e880_0 .net "D", 0 0, o0x7f14d109d188;  0 drivers
o0x7f14d109d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9e940_0 .net "E", 0 0, o0x7f14d109d1b8;  0 drivers
v0xf9e9e0_0 .var "Q", 0 0;
o0x7f14d109d218 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9eaa0_0 .net "S", 0 0, o0x7f14d109d218;  0 drivers
E_0xf9e720 .event posedge, v0xf9e7a0_0;
S_0xf6f410 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f14d109d338 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9ec80_0 .net "C", 0 0, o0x7f14d109d338;  0 drivers
o0x7f14d109d368 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9ed60_0 .net "D", 0 0, o0x7f14d109d368;  0 drivers
v0xf9ee20_0 .var "Q", 0 0;
E_0xf9ec00 .event negedge, v0xf9ec80_0;
S_0xf6f030 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109d458 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9efa0_0 .net "C", 0 0, o0x7f14d109d458;  0 drivers
o0x7f14d109d488 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f080_0 .net "D", 0 0, o0x7f14d109d488;  0 drivers
o0x7f14d109d4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f140_0 .net "E", 0 0, o0x7f14d109d4b8;  0 drivers
v0xf9f210_0 .var "Q", 0 0;
E_0xf9ef40 .event negedge, v0xf9efa0_0;
S_0xf5c180 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109d5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f400_0 .net "C", 0 0, o0x7f14d109d5d8;  0 drivers
o0x7f14d109d608 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f4e0_0 .net "D", 0 0, o0x7f14d109d608;  0 drivers
o0x7f14d109d638 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f5a0_0 .net "E", 0 0, o0x7f14d109d638;  0 drivers
v0xf9f640_0 .var "Q", 0 0;
o0x7f14d109d698 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f700_0 .net "R", 0 0, o0x7f14d109d698;  0 drivers
E_0xf9f380/0 .event negedge, v0xf9f400_0;
E_0xf9f380/1 .event posedge, v0xf9f700_0;
E_0xf9f380 .event/or E_0xf9f380/0, E_0xf9f380/1;
S_0xf5bda0 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f8e0_0 .net "C", 0 0, o0x7f14d109d7b8;  0 drivers
o0x7f14d109d7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9f9c0_0 .net "D", 0 0, o0x7f14d109d7e8;  0 drivers
o0x7f14d109d818 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9fa80_0 .net "E", 0 0, o0x7f14d109d818;  0 drivers
v0xf9fb20_0 .var "Q", 0 0;
o0x7f14d109d878 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9fbe0_0 .net "S", 0 0, o0x7f14d109d878;  0 drivers
E_0xf9f860/0 .event negedge, v0xf9f8e0_0;
E_0xf9f860/1 .event posedge, v0xf9fbe0_0;
E_0xf9f860 .event/or E_0xf9f860/0, E_0xf9f860/1;
S_0xf49200 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109d998 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9fe10_0 .net "C", 0 0, o0x7f14d109d998;  0 drivers
o0x7f14d109d9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9fef0_0 .net "D", 0 0, o0x7f14d109d9c8;  0 drivers
o0x7f14d109d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf9ffb0_0 .net "E", 0 0, o0x7f14d109d9f8;  0 drivers
v0xfa0050_0 .var "Q", 0 0;
o0x7f14d109da58 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0110_0 .net "R", 0 0, o0x7f14d109da58;  0 drivers
E_0xf9fd90 .event negedge, v0xf9fe10_0;
S_0xf48e20 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f14d109db78 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0340_0 .net "C", 0 0, o0x7f14d109db78;  0 drivers
o0x7f14d109dba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0420_0 .net "D", 0 0, o0x7f14d109dba8;  0 drivers
o0x7f14d109dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa04e0_0 .net "E", 0 0, o0x7f14d109dbd8;  0 drivers
v0xfa0580_0 .var "Q", 0 0;
o0x7f14d109dc38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0640_0 .net "S", 0 0, o0x7f14d109dc38;  0 drivers
E_0xfa02c0 .event negedge, v0xfa0340_0;
S_0xf48670 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109dd58 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0870_0 .net "C", 0 0, o0x7f14d109dd58;  0 drivers
o0x7f14d109dd88 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0950_0 .net "D", 0 0, o0x7f14d109dd88;  0 drivers
v0xfa0a10_0 .var "Q", 0 0;
o0x7f14d109dde8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0ab0_0 .net "R", 0 0, o0x7f14d109dde8;  0 drivers
E_0xfa07f0/0 .event negedge, v0xfa0870_0;
E_0xfa07f0/1 .event posedge, v0xfa0ab0_0;
E_0xfa07f0 .event/or E_0xfa07f0/0, E_0xfa07f0/1;
S_0xf45ae0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109ded8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0ca0_0 .net "C", 0 0, o0x7f14d109ded8;  0 drivers
o0x7f14d109df08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0d80_0 .net "D", 0 0, o0x7f14d109df08;  0 drivers
v0xfa0e40_0 .var "Q", 0 0;
o0x7f14d109df68 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa0ee0_0 .net "S", 0 0, o0x7f14d109df68;  0 drivers
E_0xfa0c20/0 .event negedge, v0xfa0ca0_0;
E_0xfa0c20/1 .event posedge, v0xfa0ee0_0;
E_0xfa0c20 .event/or E_0xfa0c20/0, E_0xfa0c20/1;
S_0xf481d0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e058 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa10d0_0 .net "C", 0 0, o0x7f14d109e058;  0 drivers
o0x7f14d109e088 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa11b0_0 .net "D", 0 0, o0x7f14d109e088;  0 drivers
v0xfa1270_0 .var "Q", 0 0;
o0x7f14d109e0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1310_0 .net "R", 0 0, o0x7f14d109e0e8;  0 drivers
E_0xfa1050 .event negedge, v0xfa10d0_0;
S_0xf47480 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1500_0 .net "C", 0 0, o0x7f14d109e1d8;  0 drivers
o0x7f14d109e208 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa15e0_0 .net "D", 0 0, o0x7f14d109e208;  0 drivers
v0xfa16a0_0 .var "Q", 0 0;
o0x7f14d109e268 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1740_0 .net "S", 0 0, o0x7f14d109e268;  0 drivers
E_0xfa1480 .event negedge, v0xfa1500_0;
S_0xf467b0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e358 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1930_0 .net "C", 0 0, o0x7f14d109e358;  0 drivers
o0x7f14d109e388 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1a10_0 .net "D", 0 0, o0x7f14d109e388;  0 drivers
v0xfa1ad0_0 .var "Q", 0 0;
o0x7f14d109e3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1b70_0 .net "R", 0 0, o0x7f14d109e3e8;  0 drivers
E_0xfa18b0 .event posedge, v0xfa1b70_0, v0xfa1930_0;
S_0xf417b0 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1d60_0 .net "C", 0 0, o0x7f14d109e4d8;  0 drivers
o0x7f14d109e508 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1e40_0 .net "D", 0 0, o0x7f14d109e508;  0 drivers
v0xfa1f00_0 .var "Q", 0 0;
o0x7f14d109e568 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa1fa0_0 .net "S", 0 0, o0x7f14d109e568;  0 drivers
E_0xfa1ce0 .event posedge, v0xfa1fa0_0, v0xfa1d60_0;
S_0xf43310 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e658 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa2190_0 .net "C", 0 0, o0x7f14d109e658;  0 drivers
o0x7f14d109e688 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa2270_0 .net "D", 0 0, o0x7f14d109e688;  0 drivers
v0xfa2330_0 .var "Q", 0 0;
o0x7f14d109e6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa23d0_0 .net "R", 0 0, o0x7f14d109e6e8;  0 drivers
E_0xfa2110 .event posedge, v0xfa2190_0;
S_0xf42f30 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f14d109e7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa25c0_0 .net "C", 0 0, o0x7f14d109e7d8;  0 drivers
o0x7f14d109e808 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa26a0_0 .net "D", 0 0, o0x7f14d109e808;  0 drivers
v0xfa2760_0 .var "Q", 0 0;
o0x7f14d109e868 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa2800_0 .net "S", 0 0, o0x7f14d109e868;  0 drivers
E_0xfa2540 .event posedge, v0xfa25c0_0;
S_0xe35e10 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f14d109e988 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfb77b0 .functor BUFZ 1, o0x7f14d109e988, C4<0>, C4<0>, C4<0>;
v0xfa2970_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xfb77b0;  1 drivers
v0xfa2a50_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f14d109e988;  0 drivers
S_0xf6e1e0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0xf70560 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0xf705a0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0xf705e0 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0xf70620 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f14d109ebc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfb7820 .functor BUFZ 1, o0x7f14d109ebc8, C4<0>, C4<0>, C4<0>;
o0x7f14d109ea18 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4830_0 .net "CLOCK_ENABLE", 0 0, o0x7f14d109ea18;  0 drivers
v0xfa48f0_0 .net "D_IN_0", 0 0, L_0xfb7910;  1 drivers
v0xfa4990_0 .net "D_IN_1", 0 0, L_0xfb79d0;  1 drivers
o0x7f14d109eaa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4a90_0 .net "D_OUT_0", 0 0, o0x7f14d109eaa8;  0 drivers
o0x7f14d109ead8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4b60_0 .net "D_OUT_1", 0 0, o0x7f14d109ead8;  0 drivers
v0xfa4c00_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xfb7820;  1 drivers
o0x7f14d109eb08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4ca0_0 .net "INPUT_CLK", 0 0, o0x7f14d109eb08;  0 drivers
o0x7f14d109eb38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4d70_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f14d109eb38;  0 drivers
o0x7f14d109eb68 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4e40_0 .net "OUTPUT_CLK", 0 0, o0x7f14d109eb68;  0 drivers
o0x7f14d109eb98 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa4f10_0 .net "OUTPUT_ENABLE", 0 0, o0x7f14d109eb98;  0 drivers
v0xfa4fe0_0 .net "PACKAGE_PIN", 0 0, o0x7f14d109ebc8;  0 drivers
S_0xfa2b70 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0xf6e1e0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0xfa2d40 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0xfa2d80 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0xfa2dc0 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0xfa2e00 .param/l "PULLUP" 0 2 20, C4<0>;
L_0xfb7910 .functor BUFZ 1, v0xfa3e60_0, C4<0>, C4<0>, C4<0>;
L_0xfb79d0 .functor BUFZ 1, v0xfa3f20_0, C4<0>, C4<0>, C4<0>;
v0xfa36b0_0 .net "CLOCK_ENABLE", 0 0, o0x7f14d109ea18;  alias, 0 drivers
v0xfa3770_0 .net "D_IN_0", 0 0, L_0xfb7910;  alias, 1 drivers
v0xfa3830_0 .net "D_IN_1", 0 0, L_0xfb79d0;  alias, 1 drivers
v0xfa38d0_0 .net "D_OUT_0", 0 0, o0x7f14d109eaa8;  alias, 0 drivers
v0xfa3990_0 .net "D_OUT_1", 0 0, o0x7f14d109ead8;  alias, 0 drivers
v0xfa3aa0_0 .net "INPUT_CLK", 0 0, o0x7f14d109eb08;  alias, 0 drivers
v0xfa3b60_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f14d109eb38;  alias, 0 drivers
v0xfa3c20_0 .net "OUTPUT_CLK", 0 0, o0x7f14d109eb68;  alias, 0 drivers
v0xfa3ce0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f14d109eb98;  alias, 0 drivers
v0xfa3da0_0 .net "PACKAGE_PIN", 0 0, o0x7f14d109ebc8;  alias, 0 drivers
v0xfa3e60_0 .var "din_0", 0 0;
v0xfa3f20_0 .var "din_1", 0 0;
v0xfa3fe0_0 .var "din_q_0", 0 0;
v0xfa40a0_0 .var "din_q_1", 0 0;
v0xfa4160_0 .var "dout", 0 0;
v0xfa4220_0 .var "dout_q_0", 0 0;
v0xfa42e0_0 .var "dout_q_1", 0 0;
v0xfa44b0_0 .var "outclk_delayed_1", 0 0;
v0xfa4570_0 .var "outclk_delayed_2", 0 0;
v0xfa4630_0 .var "outena_q", 0 0;
E_0xfa2ed0 .event edge, v0xfa4570_0, v0xfa4220_0, v0xfa42e0_0;
E_0xfa31c0 .event edge, v0xfa44b0_0;
E_0xfa3220 .event edge, v0xfa3c20_0;
E_0xfa3280 .event edge, v0xfa3b60_0, v0xfa3fe0_0, v0xfa40a0_0;
S_0xfa3310 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0xfa2b70;
 .timescale 0 0;
E_0xfa34e0 .event posedge, v0xfa3c20_0;
E_0xfa3560 .event negedge, v0xfa3c20_0;
E_0xfa35c0 .event negedge, v0xfa3aa0_0;
E_0xfa3620 .event posedge, v0xfa3aa0_0;
S_0xf5b270 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0xf48350 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f14d109f1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa50d0_0 .net "I0", 0 0, o0x7f14d109f1f8;  0 drivers
o0x7f14d109f228 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa51b0_0 .net "I1", 0 0, o0x7f14d109f228;  0 drivers
o0x7f14d109f258 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa5270_0 .net "I2", 0 0, o0x7f14d109f258;  0 drivers
o0x7f14d109f288 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa5340_0 .net "I3", 0 0, o0x7f14d109f288;  0 drivers
v0xfa5400_0 .net "O", 0 0, L_0xfb84a0;  1 drivers
L_0x7f14d1053138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xfa54c0_0 .net/2u *"_s0", 7 0, L_0x7f14d1053138;  1 drivers
v0xfa55a0_0 .net *"_s13", 1 0, L_0xfb7fb0;  1 drivers
v0xfa5680_0 .net *"_s15", 1 0, L_0xfb80a0;  1 drivers
v0xfa5760_0 .net *"_s19", 0 0, L_0xfb82c0;  1 drivers
L_0x7f14d1053180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xfa5840_0 .net/2u *"_s2", 7 0, L_0x7f14d1053180;  1 drivers
v0xfa5920_0 .net *"_s21", 0 0, L_0xfb8400;  1 drivers
v0xfa5a00_0 .net *"_s7", 3 0, L_0xfb7c80;  1 drivers
v0xfa5ae0_0 .net *"_s9", 3 0, L_0xfb7d70;  1 drivers
v0xfa5bc0_0 .net "s1", 1 0, L_0xfb8180;  1 drivers
v0xfa5ca0_0 .net "s2", 3 0, L_0xfb7e10;  1 drivers
v0xfa5d80_0 .net "s3", 7 0, L_0xfb7ae0;  1 drivers
L_0xfb7ae0 .functor MUXZ 8, L_0x7f14d1053180, L_0x7f14d1053138, o0x7f14d109f288, C4<>;
L_0xfb7c80 .part L_0xfb7ae0, 4, 4;
L_0xfb7d70 .part L_0xfb7ae0, 0, 4;
L_0xfb7e10 .functor MUXZ 4, L_0xfb7d70, L_0xfb7c80, o0x7f14d109f258, C4<>;
L_0xfb7fb0 .part L_0xfb7e10, 2, 2;
L_0xfb80a0 .part L_0xfb7e10, 0, 2;
L_0xfb8180 .functor MUXZ 2, L_0xfb80a0, L_0xfb7fb0, o0x7f14d109f228, C4<>;
L_0xfb82c0 .part L_0xfb8180, 1, 1;
L_0xfb8400 .part L_0xfb8180, 0, 1;
L_0xfb84a0 .functor MUXZ 1, L_0xfb8400, L_0xfb82c0, o0x7f14d109f1f8, C4<>;
S_0xe85920 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xeedbb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0xeedbf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0xeedc30 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0xeedc70 .param/l "DIVQ" 0 2 832, C4<000>;
P_0xeedcb0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0xeedcf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0xeedd30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0xeedd70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0xeeddb0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0xeeddf0 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0xeede30 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0xeede70 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0xeedeb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0xeedef0 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0xeedf30 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0xeedf70 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f14d109f5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa5f00_0 .net "BYPASS", 0 0, o0x7f14d109f5e8;  0 drivers
o0x7f14d109f618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xfa5fe0_0 .net "DYNAMICDELAY", 7 0, o0x7f14d109f618;  0 drivers
o0x7f14d109f648 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa60c0_0 .net "EXTFEEDBACK", 0 0, o0x7f14d109f648;  0 drivers
o0x7f14d109f678 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6160_0 .net "LATCHINPUTVALUE", 0 0, o0x7f14d109f678;  0 drivers
o0x7f14d109f6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6220_0 .net "LOCK", 0 0, o0x7f14d109f6a8;  0 drivers
o0x7f14d109f6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa62e0_0 .net "PLLOUTCOREA", 0 0, o0x7f14d109f6d8;  0 drivers
o0x7f14d109f708 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa63a0_0 .net "PLLOUTCOREB", 0 0, o0x7f14d109f708;  0 drivers
o0x7f14d109f738 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6460_0 .net "PLLOUTGLOBALA", 0 0, o0x7f14d109f738;  0 drivers
o0x7f14d109f768 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6520_0 .net "PLLOUTGLOBALB", 0 0, o0x7f14d109f768;  0 drivers
o0x7f14d109f798 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6670_0 .net "REFERENCECLK", 0 0, o0x7f14d109f798;  0 drivers
o0x7f14d109f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6730_0 .net "RESETB", 0 0, o0x7f14d109f7c8;  0 drivers
o0x7f14d109f7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa67f0_0 .net "SCLK", 0 0, o0x7f14d109f7f8;  0 drivers
o0x7f14d109f828 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa68b0_0 .net "SDI", 0 0, o0x7f14d109f828;  0 drivers
o0x7f14d109f858 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6970_0 .net "SDO", 0 0, o0x7f14d109f858;  0 drivers
S_0xe85aa0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xf82300 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0xf82340 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0xf82380 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0xf823c0 .param/l "DIVQ" 0 2 867, C4<000>;
P_0xf82400 .param/l "DIVR" 0 2 865, C4<0000>;
P_0xf82440 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0xf82480 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0xf824c0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0xf82500 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0xf82540 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0xf82580 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0xf825c0 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0xf82600 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0xf82640 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0xf82680 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0xf826c0 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f14d109fb28 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6c70_0 .net "BYPASS", 0 0, o0x7f14d109fb28;  0 drivers
o0x7f14d109fb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xfa6d50_0 .net "DYNAMICDELAY", 7 0, o0x7f14d109fb58;  0 drivers
o0x7f14d109fb88 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6e30_0 .net "EXTFEEDBACK", 0 0, o0x7f14d109fb88;  0 drivers
o0x7f14d109fbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6ed0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f14d109fbb8;  0 drivers
o0x7f14d109fbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa6f90_0 .net "LOCK", 0 0, o0x7f14d109fbe8;  0 drivers
o0x7f14d109fc18 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7050_0 .net "PACKAGEPIN", 0 0, o0x7f14d109fc18;  0 drivers
o0x7f14d109fc48 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7110_0 .net "PLLOUTCOREA", 0 0, o0x7f14d109fc48;  0 drivers
o0x7f14d109fc78 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa71d0_0 .net "PLLOUTCOREB", 0 0, o0x7f14d109fc78;  0 drivers
o0x7f14d109fca8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7290_0 .net "PLLOUTGLOBALA", 0 0, o0x7f14d109fca8;  0 drivers
o0x7f14d109fcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa73e0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f14d109fcd8;  0 drivers
o0x7f14d109fd08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa74a0_0 .net "RESETB", 0 0, o0x7f14d109fd08;  0 drivers
o0x7f14d109fd38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7560_0 .net "SCLK", 0 0, o0x7f14d109fd38;  0 drivers
o0x7f14d109fd68 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7620_0 .net "SDI", 0 0, o0x7f14d109fd68;  0 drivers
o0x7f14d109fd98 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa76e0_0 .net "SDO", 0 0, o0x7f14d109fd98;  0 drivers
S_0xe888d0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xedf5c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0xedf600 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0xedf640 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0xedf680 .param/l "DIVQ" 0 2 797, C4<000>;
P_0xedf6c0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0xedf700 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0xedf740 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0xedf780 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0xedf7c0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0xedf800 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0xedf840 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0xedf880 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0xedf8c0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0xedf900 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0xedf940 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f14d10a0068 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7960_0 .net "BYPASS", 0 0, o0x7f14d10a0068;  0 drivers
o0x7f14d10a0098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xfa7a40_0 .net "DYNAMICDELAY", 7 0, o0x7f14d10a0098;  0 drivers
o0x7f14d10a00c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7b20_0 .net "EXTFEEDBACK", 0 0, o0x7f14d10a00c8;  0 drivers
o0x7f14d10a00f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7bc0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f14d10a00f8;  0 drivers
o0x7f14d10a0128 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7c80_0 .net "LOCK", 0 0, o0x7f14d10a0128;  0 drivers
o0x7f14d10a0158 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7d40_0 .net "PACKAGEPIN", 0 0, o0x7f14d10a0158;  0 drivers
o0x7f14d10a0188 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7e00_0 .net "PLLOUTCOREA", 0 0, o0x7f14d10a0188;  0 drivers
o0x7f14d10a01b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7ec0_0 .net "PLLOUTCOREB", 0 0, o0x7f14d10a01b8;  0 drivers
o0x7f14d10a01e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa7f80_0 .net "PLLOUTGLOBALA", 0 0, o0x7f14d10a01e8;  0 drivers
o0x7f14d10a0218 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8040_0 .net "PLLOUTGLOBALB", 0 0, o0x7f14d10a0218;  0 drivers
o0x7f14d10a0248 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8100_0 .net "RESETB", 0 0, o0x7f14d10a0248;  0 drivers
o0x7f14d10a0278 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa81c0_0 .net "SCLK", 0 0, o0x7f14d10a0278;  0 drivers
o0x7f14d10a02a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8280_0 .net "SDI", 0 0, o0x7f14d10a02a8;  0 drivers
o0x7f14d10a02d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8340_0 .net "SDO", 0 0, o0x7f14d10a02d8;  0 drivers
S_0xe897f0 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xe91260 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0xe912a0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0xe912e0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0xe91320 .param/l "DIVQ" 0 2 733, C4<000>;
P_0xe91360 .param/l "DIVR" 0 2 731, C4<0000>;
P_0xe913a0 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0xe913e0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0xe91420 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0xe91460 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0xe914a0 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0xe914e0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0xe91520 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0xe91560 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0xe915a0 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f14d10a05a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8640_0 .net "BYPASS", 0 0, o0x7f14d10a05a8;  0 drivers
o0x7f14d10a05d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xfa8720_0 .net "DYNAMICDELAY", 7 0, o0x7f14d10a05d8;  0 drivers
o0x7f14d10a0608 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8800_0 .net "EXTFEEDBACK", 0 0, o0x7f14d10a0608;  0 drivers
o0x7f14d10a0638 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa88a0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f14d10a0638;  0 drivers
o0x7f14d10a0668 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8960_0 .net "LOCK", 0 0, o0x7f14d10a0668;  0 drivers
o0x7f14d10a0698 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8a20_0 .net "PLLOUTCORE", 0 0, o0x7f14d10a0698;  0 drivers
o0x7f14d10a06c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8ae0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f14d10a06c8;  0 drivers
o0x7f14d10a06f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8ba0_0 .net "REFERENCECLK", 0 0, o0x7f14d10a06f8;  0 drivers
o0x7f14d10a0728 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8c60_0 .net "RESETB", 0 0, o0x7f14d10a0728;  0 drivers
o0x7f14d10a0758 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8d20_0 .net "SCLK", 0 0, o0x7f14d10a0758;  0 drivers
o0x7f14d10a0788 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8de0_0 .net "SDI", 0 0, o0x7f14d10a0788;  0 drivers
o0x7f14d10a07b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa8ea0_0 .net "SDO", 0 0, o0x7f14d10a07b8;  0 drivers
S_0xe89970 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xe94210 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0xe94250 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0xe94290 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0xe942d0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0xe94310 .param/l "DIVR" 0 2 762, C4<0000>;
P_0xe94350 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0xe94390 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0xe943d0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0xe94410 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0xe94450 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0xe94490 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0xe944d0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0xe94510 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0xe94550 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f14d10a0a28 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa90e0_0 .net "BYPASS", 0 0, o0x7f14d10a0a28;  0 drivers
o0x7f14d10a0a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xfa91c0_0 .net "DYNAMICDELAY", 7 0, o0x7f14d10a0a58;  0 drivers
o0x7f14d10a0a88 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa92a0_0 .net "EXTFEEDBACK", 0 0, o0x7f14d10a0a88;  0 drivers
o0x7f14d10a0ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9340_0 .net "LATCHINPUTVALUE", 0 0, o0x7f14d10a0ab8;  0 drivers
o0x7f14d10a0ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9400_0 .net "LOCK", 0 0, o0x7f14d10a0ae8;  0 drivers
o0x7f14d10a0b18 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa94c0_0 .net "PACKAGEPIN", 0 0, o0x7f14d10a0b18;  0 drivers
o0x7f14d10a0b48 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9580_0 .net "PLLOUTCORE", 0 0, o0x7f14d10a0b48;  0 drivers
o0x7f14d10a0b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9640_0 .net "PLLOUTGLOBAL", 0 0, o0x7f14d10a0b78;  0 drivers
o0x7f14d10a0ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9700_0 .net "RESETB", 0 0, o0x7f14d10a0ba8;  0 drivers
o0x7f14d10a0bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9850_0 .net "SCLK", 0 0, o0x7f14d10a0bd8;  0 drivers
o0x7f14d10a0c08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa9910_0 .net "SDI", 0 0, o0x7f14d10a0c08;  0 drivers
o0x7f14d10a0c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfa99d0_0 .net "SDO", 0 0, o0x7f14d10a0c38;  0 drivers
S_0xe8fb10 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xf82710 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82750 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82790 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf827d0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82810 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82850 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82890 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf828d0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82910 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82950 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82990 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf829d0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82a10 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82a50 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82a90 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82ad0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82b10 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0xf82b50 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f14d10a13b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfc8870 .functor NOT 1, o0x7f14d10a13b8, C4<0>, C4<0>, C4<0>;
o0x7f14d10a0ea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfad3f0_0 .net "MASK", 15 0, o0x7f14d10a0ea8;  0 drivers
o0x7f14d10a0ed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfad4d0_0 .net "RADDR", 10 0, o0x7f14d10a0ed8;  0 drivers
o0x7f14d10a0f38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfad5a0_0 .net "RCLKE", 0 0, o0x7f14d10a0f38;  0 drivers
v0xfad6a0_0 .net "RCLKN", 0 0, o0x7f14d10a13b8;  0 drivers
v0xfad740_0 .net "RDATA", 15 0, L_0xfc87b0;  1 drivers
o0x7f14d10a0fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfad7e0_0 .net "RE", 0 0, o0x7f14d10a0fc8;  0 drivers
o0x7f14d10a1028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfad8b0_0 .net "WADDR", 10 0, o0x7f14d10a1028;  0 drivers
o0x7f14d10a1058 .functor BUFZ 1, C4<z>; HiZ drive
v0xfad980_0 .net "WCLK", 0 0, o0x7f14d10a1058;  0 drivers
o0x7f14d10a1088 .functor BUFZ 1, C4<z>; HiZ drive
v0xfada50_0 .net "WCLKE", 0 0, o0x7f14d10a1088;  0 drivers
o0x7f14d10a10b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfadb20_0 .net "WDATA", 15 0, o0x7f14d10a10b8;  0 drivers
o0x7f14d10a1118 .functor BUFZ 1, C4<z>; HiZ drive
v0xfadbf0_0 .net "WE", 0 0, o0x7f14d10a1118;  0 drivers
S_0xfa9c10 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0xe8fb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xfa9db0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9df0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9e30 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9e70 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9eb0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9ef0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9f30 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9f70 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9fb0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfa9ff0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa030 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa070 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa0b0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa0f0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa130 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa170 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfaa1b0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xfaa1f0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xfac340_0 .net "MASK", 15 0, o0x7f14d10a0ea8;  alias, 0 drivers
v0xfac400_0 .net "RADDR", 10 0, o0x7f14d10a0ed8;  alias, 0 drivers
v0xfac4e0_0 .net "RCLK", 0 0, L_0xfc8870;  1 drivers
v0xfac5b0_0 .net "RCLKE", 0 0, o0x7f14d10a0f38;  alias, 0 drivers
v0xfac670_0 .net "RDATA", 15 0, L_0xfc87b0;  alias, 1 drivers
v0xfac7a0_0 .var "RDATA_I", 15 0;
v0xfac880_0 .net "RE", 0 0, o0x7f14d10a0fc8;  alias, 0 drivers
L_0x7f14d10531c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfac940_0 .net "RMASK_I", 15 0, L_0x7f14d10531c8;  1 drivers
v0xfaca20_0 .net "WADDR", 10 0, o0x7f14d10a1028;  alias, 0 drivers
v0xfacb00_0 .net "WCLK", 0 0, o0x7f14d10a1058;  alias, 0 drivers
v0xfacbc0_0 .net "WCLKE", 0 0, o0x7f14d10a1088;  alias, 0 drivers
v0xfacc80_0 .net "WDATA", 15 0, o0x7f14d10a10b8;  alias, 0 drivers
v0xfacd60_0 .net "WDATA_I", 15 0, L_0xfc86f0;  1 drivers
v0xface40_0 .net "WE", 0 0, o0x7f14d10a1118;  alias, 0 drivers
v0xfacf00_0 .net "WMASK_I", 15 0, L_0xfb8620;  1 drivers
v0xfacfe0_0 .var/i "i", 31 0;
v0xfad0c0 .array "memory", 255 0, 15 0;
E_0xfabab0 .event posedge, v0xfac4e0_0;
E_0xfabb30 .event posedge, v0xfacb00_0;
S_0xfabb90 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xfa9c10;
 .timescale 0 0;
L_0xfb8620 .functor BUFZ 16, o0x7f14d10a0ea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfabd80 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xfa9c10;
 .timescale 0 0;
S_0xfabf70 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xfa9c10;
 .timescale 0 0;
L_0xfc86f0 .functor BUFZ 16, o0x7f14d10a10b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfac170 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xfa9c10;
 .timescale 0 0;
L_0xfc87b0 .functor BUFZ 16, v0xfac7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xe80190 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xf82fb0 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf82ff0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83030 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83070 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf830b0 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf830f0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83130 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83170 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf831b0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf831f0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83230 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83270 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf832b0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf832f0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83330 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83370 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf833b0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0xf833f0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f14d10a1b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfc8b80 .functor NOT 1, o0x7f14d10a1b08, C4<0>, C4<0>, C4<0>;
o0x7f14d10a1b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfc8c20 .functor NOT 1, o0x7f14d10a1b38, C4<0>, C4<0>, C4<0>;
o0x7f14d10a15f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfb15d0_0 .net "MASK", 15 0, o0x7f14d10a15f8;  0 drivers
o0x7f14d10a1628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfb16b0_0 .net "RADDR", 10 0, o0x7f14d10a1628;  0 drivers
o0x7f14d10a1688 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb1780_0 .net "RCLKE", 0 0, o0x7f14d10a1688;  0 drivers
v0xfb1880_0 .net "RCLKN", 0 0, o0x7f14d10a1b08;  0 drivers
v0xfb1920_0 .net "RDATA", 15 0, L_0xfc8ac0;  1 drivers
o0x7f14d10a1718 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb19c0_0 .net "RE", 0 0, o0x7f14d10a1718;  0 drivers
o0x7f14d10a1778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfb1a90_0 .net "WADDR", 10 0, o0x7f14d10a1778;  0 drivers
o0x7f14d10a17d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb1b60_0 .net "WCLKE", 0 0, o0x7f14d10a17d8;  0 drivers
v0xfb1c30_0 .net "WCLKN", 0 0, o0x7f14d10a1b38;  0 drivers
o0x7f14d10a1808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfb1cd0_0 .net "WDATA", 15 0, o0x7f14d10a1808;  0 drivers
o0x7f14d10a1868 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb1da0_0 .net "WE", 0 0, o0x7f14d10a1868;  0 drivers
S_0xfadd60 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0xe80190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xfadf00 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfadf40 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfadf80 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfadfc0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae000 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae040 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae080 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae0c0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae100 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae140 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae180 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae1c0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae200 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae240 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae280 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae2c0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfae300 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xfae340 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xfb04c0_0 .net "MASK", 15 0, o0x7f14d10a15f8;  alias, 0 drivers
v0xfb0580_0 .net "RADDR", 10 0, o0x7f14d10a1628;  alias, 0 drivers
v0xfb0660_0 .net "RCLK", 0 0, L_0xfc8b80;  1 drivers
v0xfb0730_0 .net "RCLKE", 0 0, o0x7f14d10a1688;  alias, 0 drivers
v0xfb07f0_0 .net "RDATA", 15 0, L_0xfc8ac0;  alias, 1 drivers
v0xfb0920_0 .var "RDATA_I", 15 0;
v0xfb0a00_0 .net "RE", 0 0, o0x7f14d10a1718;  alias, 0 drivers
L_0x7f14d1053210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb0ac0_0 .net "RMASK_I", 15 0, L_0x7f14d1053210;  1 drivers
v0xfb0ba0_0 .net "WADDR", 10 0, o0x7f14d10a1778;  alias, 0 drivers
v0xfb0c80_0 .net "WCLK", 0 0, L_0xfc8c20;  1 drivers
v0xfb0d40_0 .net "WCLKE", 0 0, o0x7f14d10a17d8;  alias, 0 drivers
v0xfb0e00_0 .net "WDATA", 15 0, o0x7f14d10a1808;  alias, 0 drivers
v0xfb0ee0_0 .net "WDATA_I", 15 0, L_0xfc89d0;  1 drivers
v0xfb0fc0_0 .net "WE", 0 0, o0x7f14d10a1868;  alias, 0 drivers
v0xfb1080_0 .net "WMASK_I", 15 0, L_0xfc88e0;  1 drivers
v0xfb1160_0 .var/i "i", 31 0;
v0xfb1240 .array "memory", 255 0, 15 0;
E_0xfafc30 .event posedge, v0xfb0660_0;
E_0xfafcb0 .event posedge, v0xfb0c80_0;
S_0xfafd10 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xfadd60;
 .timescale 0 0;
L_0xfc88e0 .functor BUFZ 16, o0x7f14d10a15f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfaff00 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xfadd60;
 .timescale 0 0;
S_0xfb00f0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xfadd60;
 .timescale 0 0;
L_0xfc89d0 .functor BUFZ 16, o0x7f14d10a1808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfb02f0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xfadd60;
 .timescale 0 0;
L_0xfc8ac0 .functor BUFZ 16, v0xfb0920_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xeee5f0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xf83440 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83480 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf834c0 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83500 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83540 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83580 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf835c0 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83600 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83640 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83680 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf836c0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83700 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83740 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83780 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf837c0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83800 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xf83840 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0xf83880 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f14d10a2288 .functor BUFZ 1, C4<z>; HiZ drive
L_0xfc8fd0 .functor NOT 1, o0x7f14d10a2288, C4<0>, C4<0>, C4<0>;
o0x7f14d10a1d78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfb57c0_0 .net "MASK", 15 0, o0x7f14d10a1d78;  0 drivers
o0x7f14d10a1da8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfb58a0_0 .net "RADDR", 10 0, o0x7f14d10a1da8;  0 drivers
o0x7f14d10a1dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb5970_0 .net "RCLK", 0 0, o0x7f14d10a1dd8;  0 drivers
o0x7f14d10a1e08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb5a70_0 .net "RCLKE", 0 0, o0x7f14d10a1e08;  0 drivers
v0xfb5b40_0 .net "RDATA", 15 0, L_0xfc8f10;  1 drivers
o0x7f14d10a1e98 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb5be0_0 .net "RE", 0 0, o0x7f14d10a1e98;  0 drivers
o0x7f14d10a1ef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xfb5cb0_0 .net "WADDR", 10 0, o0x7f14d10a1ef8;  0 drivers
o0x7f14d10a1f58 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb5d80_0 .net "WCLKE", 0 0, o0x7f14d10a1f58;  0 drivers
v0xfb5e50_0 .net "WCLKN", 0 0, o0x7f14d10a2288;  0 drivers
o0x7f14d10a1f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xfb5ef0_0 .net "WDATA", 15 0, o0x7f14d10a1f88;  0 drivers
o0x7f14d10a1fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb5fc0_0 .net "WE", 0 0, o0x7f14d10a1fe8;  0 drivers
S_0xfb1f50 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0xeee5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xfb20f0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2130 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2170 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb21b0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb21f0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2230 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2270 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb22b0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb22f0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2330 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2370 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb23b0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb23f0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2430 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb2470 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb24b0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfb24f0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xfb2530 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xfb46b0_0 .net "MASK", 15 0, o0x7f14d10a1d78;  alias, 0 drivers
v0xfb4770_0 .net "RADDR", 10 0, o0x7f14d10a1da8;  alias, 0 drivers
v0xfb4850_0 .net "RCLK", 0 0, o0x7f14d10a1dd8;  alias, 0 drivers
v0xfb4920_0 .net "RCLKE", 0 0, o0x7f14d10a1e08;  alias, 0 drivers
v0xfb49e0_0 .net "RDATA", 15 0, L_0xfc8f10;  alias, 1 drivers
v0xfb4b10_0 .var "RDATA_I", 15 0;
v0xfb4bf0_0 .net "RE", 0 0, o0x7f14d10a1e98;  alias, 0 drivers
L_0x7f14d1053258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb4cb0_0 .net "RMASK_I", 15 0, L_0x7f14d1053258;  1 drivers
v0xfb4d90_0 .net "WADDR", 10 0, o0x7f14d10a1ef8;  alias, 0 drivers
v0xfb4e70_0 .net "WCLK", 0 0, L_0xfc8fd0;  1 drivers
v0xfb4f30_0 .net "WCLKE", 0 0, o0x7f14d10a1f58;  alias, 0 drivers
v0xfb4ff0_0 .net "WDATA", 15 0, o0x7f14d10a1f88;  alias, 0 drivers
v0xfb50d0_0 .net "WDATA_I", 15 0, L_0xfc8e70;  1 drivers
v0xfb51b0_0 .net "WE", 0 0, o0x7f14d10a1fe8;  alias, 0 drivers
v0xfb5270_0 .net "WMASK_I", 15 0, L_0xfc8cf0;  1 drivers
v0xfb5350_0 .var/i "i", 31 0;
v0xfb5430 .array "memory", 255 0, 15 0;
E_0xfb3e20 .event posedge, v0xfb4850_0;
E_0xfb3ea0 .event posedge, v0xfb4e70_0;
S_0xfb3f00 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xfb1f50;
 .timescale 0 0;
L_0xfc8cf0 .functor BUFZ 16, o0x7f14d10a1d78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfb40f0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xfb1f50;
 .timescale 0 0;
S_0xfb42e0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xfb1f50;
 .timescale 0 0;
L_0xfc8e70 .functor BUFZ 16, o0x7f14d10a1f88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xfb44e0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xfb1f50;
 .timescale 0 0;
L_0xfc8f10 .functor BUFZ 16, v0xfb4b10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xf83d10 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f14d10a24c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb6130_0 .net "BOOT", 0 0, o0x7f14d10a24c8;  0 drivers
o0x7f14d10a24f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb6210_0 .net "S0", 0 0, o0x7f14d10a24f8;  0 drivers
o0x7f14d10a2528 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb62d0_0 .net "S1", 0 0, o0x7f14d10a2528;  0 drivers
S_0xf83e90 .scope module, "inic" "inic" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "in"
o0x7f14d10a25e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfb6480_0 .net "clk", 0 0, o0x7f14d10a25e8;  0 drivers
v0xfb6560_0 .var "in", 0 0;
E_0xfb6420 .event posedge, v0xfb6480_0;
    .scope S_0xe47ac0;
T_0 ;
    %wait E_0xede910;
    %load/vec4 v0xf424e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xf9bcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0xf9c570_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0xf9c8d0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe47ac0;
T_1 ;
    %wait E_0xede240;
    %load/vec4 v0xf9bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf9c8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xf424e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xf9c570_0;
    %assign/vec4 v0xf9c8d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf81530;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9d350_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xf81530;
T_3 ;
    %wait E_0xedddc0;
    %load/vec4 v0xf9d290_0;
    %assign/vec4 v0xf9d350_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xf6ec70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9d710_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xf6ec70;
T_5 ;
    %wait E_0xf9d470;
    %load/vec4 v0xf9d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xf9d5b0_0;
    %assign/vec4 v0xf9d710_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf6e5c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9db40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xf6e5c0;
T_7 ;
    %wait E_0xf9d880;
    %load/vec4 v0xf9dc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf9db40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xf9daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xf9d9e0_0;
    %assign/vec4 v0xf9db40_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf5b9e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9e020_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xf5b9e0;
T_9 ;
    %wait E_0xf9dd60;
    %load/vec4 v0xf9e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf9e020_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xf9df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xf9dec0_0;
    %assign/vec4 v0xf9e020_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xf489d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9e500_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xf489d0;
T_11 ;
    %wait E_0xf9e240;
    %load/vec4 v0xf9e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xf9e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf9e500_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xf9e3a0_0;
    %assign/vec4 v0xf9e500_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xf38720;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9e9e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xf38720;
T_13 ;
    %wait E_0xf9e720;
    %load/vec4 v0xf9e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xf9eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf9e9e0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xf9e880_0;
    %assign/vec4 v0xf9e9e0_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xf6f410;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9ee20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xf6f410;
T_15 ;
    %wait E_0xf9ec00;
    %load/vec4 v0xf9ed60_0;
    %assign/vec4 v0xf9ee20_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0xf6f030;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9f210_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xf6f030;
T_17 ;
    %wait E_0xf9ef40;
    %load/vec4 v0xf9f140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xf9f080_0;
    %assign/vec4 v0xf9f210_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xf5c180;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9f640_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0xf5c180;
T_19 ;
    %wait E_0xf9f380;
    %load/vec4 v0xf9f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf9f640_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xf9f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xf9f4e0_0;
    %assign/vec4 v0xf9f640_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xf5bda0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf9fb20_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xf5bda0;
T_21 ;
    %wait E_0xf9f860;
    %load/vec4 v0xf9fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf9fb20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xf9fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xf9f9c0_0;
    %assign/vec4 v0xf9fb20_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xf49200;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa0050_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0xf49200;
T_23 ;
    %wait E_0xf9fd90;
    %load/vec4 v0xf9ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0xfa0110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa0050_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xf9fef0_0;
    %assign/vec4 v0xfa0050_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xf48e20;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa0580_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0xf48e20;
T_25 ;
    %wait E_0xfa02c0;
    %load/vec4 v0xfa04e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xfa0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa0580_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xfa0420_0;
    %assign/vec4 v0xfa0580_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xf48670;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa0a10_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0xf48670;
T_27 ;
    %wait E_0xfa07f0;
    %load/vec4 v0xfa0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa0a10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xfa0950_0;
    %assign/vec4 v0xfa0a10_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xf45ae0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa0e40_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0xf45ae0;
T_29 ;
    %wait E_0xfa0c20;
    %load/vec4 v0xfa0ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa0e40_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xfa0d80_0;
    %assign/vec4 v0xfa0e40_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xf481d0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa1270_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0xf481d0;
T_31 ;
    %wait E_0xfa1050;
    %load/vec4 v0xfa1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa1270_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xfa11b0_0;
    %assign/vec4 v0xfa1270_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xf47480;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa16a0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0xf47480;
T_33 ;
    %wait E_0xfa1480;
    %load/vec4 v0xfa1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa16a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xfa15e0_0;
    %assign/vec4 v0xfa16a0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xf467b0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa1ad0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0xf467b0;
T_35 ;
    %wait E_0xfa18b0;
    %load/vec4 v0xfa1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa1ad0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xfa1a10_0;
    %assign/vec4 v0xfa1ad0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xf417b0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa1f00_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0xf417b0;
T_37 ;
    %wait E_0xfa1ce0;
    %load/vec4 v0xfa1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa1f00_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xfa1e40_0;
    %assign/vec4 v0xfa1f00_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xf43310;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa2330_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0xf43310;
T_39 ;
    %wait E_0xfa2110;
    %load/vec4 v0xfa23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfa2330_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xfa2270_0;
    %assign/vec4 v0xfa2330_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xf42f30;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa2760_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0xf42f30;
T_41 ;
    %wait E_0xfa2540;
    %load/vec4 v0xfa2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfa2760_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xfa26a0_0;
    %assign/vec4 v0xfa2760_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xfa3310;
T_42 ;
    %wait E_0xfa3620;
    %load/vec4 v0xfa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xfa3da0_0;
    %assign/vec4 v0xfa3fe0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xfa3310;
T_43 ;
    %wait E_0xfa35c0;
    %load/vec4 v0xfa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xfa3da0_0;
    %assign/vec4 v0xfa40a0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xfa3310;
T_44 ;
    %wait E_0xfa34e0;
    %load/vec4 v0xfa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0xfa38d0_0;
    %assign/vec4 v0xfa4220_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xfa3310;
T_45 ;
    %wait E_0xfa3560;
    %load/vec4 v0xfa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0xfa3990_0;
    %assign/vec4 v0xfa42e0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xfa3310;
T_46 ;
    %wait E_0xfa34e0;
    %load/vec4 v0xfa36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0xfa3ce0_0;
    %assign/vec4 v0xfa4630_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xfa2b70;
T_47 ;
    %wait E_0xfa3280;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0xfa3b60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0xfa3fe0_0;
    %store/vec4 v0xfa3e60_0, 0, 1;
T_47.0 ;
    %load/vec4 v0xfa40a0_0;
    %store/vec4 v0xfa3f20_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xfa2b70;
T_48 ;
    %wait E_0xfa3220;
    %load/vec4 v0xfa3c20_0;
    %assign/vec4 v0xfa44b0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xfa2b70;
T_49 ;
    %wait E_0xfa31c0;
    %load/vec4 v0xfa44b0_0;
    %assign/vec4 v0xfa4570_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xfa2b70;
T_50 ;
    %wait E_0xfa2ed0;
    %load/vec4 v0xfa4570_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0xfa4220_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0xfa42e0_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xfa4160_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xfa9c10;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfacfe0_0, 0, 32;
T_51.0 ;
    %load/vec4 v0xfacfe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfacfe0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xfacfe0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
    %load/vec4 v0xfacfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfacfe0_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0xfa9c10;
T_52 ;
    %wait E_0xfabb30;
    %load/vec4 v0xface40_0;
    %load/vec4 v0xfacbc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 0, 4;
T_52.2 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.4 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.6 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.8 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.10 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.12 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.14 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.16 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.18 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.20 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.22 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.24 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.26 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.28 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.30 ;
    %load/vec4 v0xfacf00_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0xfacd60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xfaca20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad0c0, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xfa9c10;
T_53 ;
    %wait E_0xfabab0;
    %load/vec4 v0xfac880_0;
    %load/vec4 v0xfac5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0xfac400_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xfad0c0, 4;
    %load/vec4 v0xfac940_0;
    %inv;
    %and;
    %assign/vec4 v0xfac7a0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xfadd60;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb1160_0, 0, 32;
T_54.0 ;
    %load/vec4 v0xfb1160_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb1160_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xfb1160_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
    %load/vec4 v0xfb1160_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfb1160_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0xfadd60;
T_55 ;
    %wait E_0xfafcb0;
    %load/vec4 v0xfb0fc0_0;
    %load/vec4 v0xfb0d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 0, 4;
T_55.2 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.4 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.6 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.8 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.10 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.12 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.14 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.16 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.18 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.20 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.22 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.24 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.26 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.28 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.30 ;
    %load/vec4 v0xfb1080_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0xfb0ee0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xfb0ba0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb1240, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xfadd60;
T_56 ;
    %wait E_0xfafc30;
    %load/vec4 v0xfb0a00_0;
    %load/vec4 v0xfb0730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0xfb0580_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xfb1240, 4;
    %load/vec4 v0xfb0ac0_0;
    %inv;
    %and;
    %assign/vec4 v0xfb0920_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xfb1f50;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb5350_0, 0, 32;
T_57.0 ;
    %load/vec4 v0xfb5350_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xfb5350_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xfb5350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
    %load/vec4 v0xfb5350_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfb5350_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0xfb1f50;
T_58 ;
    %wait E_0xfb3ea0;
    %load/vec4 v0xfb51b0_0;
    %load/vec4 v0xfb4f30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 0, 4;
T_58.2 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.4 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.6 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.8 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.10 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.12 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.14 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.16 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.18 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.20 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.22 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.24 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.26 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.28 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.30 ;
    %load/vec4 v0xfb5270_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0xfb50d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xfb4d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb5430, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xfb1f50;
T_59 ;
    %wait E_0xfb3e20;
    %load/vec4 v0xfb4bf0_0;
    %load/vec4 v0xfb4920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0xfb4770_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xfb5430, 4;
    %load/vec4 v0xfb4cb0_0;
    %inv;
    %and;
    %assign/vec4 v0xfb4b10_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xf83e90;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb6560_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0xf83e90;
T_61 ;
    %wait E_0xfb6420;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb6560_0, 0;
    %jmp T_61;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/christ/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "inic.v";
