// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Backend_inorder(	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
  input         clock,	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
                reset,	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
  output        io_in_0_ready,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_in_0_bits_cf_instr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [38:0] io_in_0_bits_cf_pc,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_pnpc,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_0,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_3,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_4,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_5,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_6,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_7,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_8,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_9,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_10,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_11,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [3:0]  io_in_0_bits_cf_brIdx,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_src1Type,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_src2Type,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [2:0]  io_in_0_bits_ctrl_fuType,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [6:0]  io_in_0_bits_ctrl_fuOpType,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [4:0]  io_in_0_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_ctrl_rfWen,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [4:0]  io_in_0_bits_ctrl_rfDest,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_in_0_bits_data_imm,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [1:0]  io_flush,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_dmem_req_ready,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_dmem_req_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [38:0] io_dmem_req_bits_addr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [2:0]  io_dmem_req_bits_size,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [3:0]  io_dmem_req_bits_cmd,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [7:0]  io_dmem_req_bits_wmask,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [63:0] io_dmem_req_bits_wdata,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_dmem_resp_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_dmem_resp_bits_rdata,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [1:0]  io_memMMU_imem_privilegeMode,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_privilegeMode,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_memMMU_dmem_status_sum,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_status_mxr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_memMMU_dmem_loadPF,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_storePF,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [38:0] io_memMMU_dmem_addr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [63:0] exu_csr_satp__bore,
                exu_csr_satp__bore_0,
  output [11:0] exu_csr__WIRE__bore,
                exu_csr__WIRE__bore_0,
  input         exu_csr_mtip__bore,
                exu_lsu_lsExecUnit_dtlbFinish__bore,
                exu_lsu_lsExecUnit_dtlbPF__bore,
                exu_lsu_dtlbPF__bore,
  output        exu_mou__WIRE__bore,
                exu_mou__WIRE__bore_0,
  input         exu_csr_msip__bore,
                exu_csr_meip__bore,
                exu_csr_perfCntCond_15__bore,
  output        exu_lsu__WIRE__bore,
                exu_mou__WIRE_1__bore,
                exu_mou__WIRE_1__bore_0,
                exu_mou__WIRE_1__bore_1,
  input         exu_csr_perfCntCond_4__bore,
                exu_lsu_lsuMMIO__bore,
                exu_lsu_lsExecUnit_dtlbEnable__bore,
  output        exu_alu_REG__bore_valid,
  output [38:0] exu_alu_REG__bore_pc,
  output        exu_alu_REG__bore_isMissPredict,
  output [38:0] exu_alu_REG__bore_actualTarget,
  output        exu_alu_REG__bore_actualTaken,
  output [6:0]  exu_alu_REG__bore_fuOpType,
  output [1:0]  exu_alu_REG__bore_btbType,
  output        exu_alu_REG__bore_isRVC
);

  wire        _wbu_io_wb_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire [4:0]  _wbu_io_wb_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire [63:0] _wbu_io_wb_rfData;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _wbu_falseWire__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _wbu_io_in_valid__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _exu_io_in_ready;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_decode_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [38:0] _exu_io_out_bits_decode_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [38:0] _exu_io_out_bits_decode_cf_redirect_target;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_bits_decode_cf_redirect_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [2:0]  _exu_io_out_bits_decode_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_bits_decode_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [4:0]  _exu_io_out_bits_decode_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_bits_isMMIO;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_intrNO;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_forward_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_forward_wb_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [4:0]  _exu_io_forward_wb_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_forward_wb_rfData;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [2:0]  _exu_io_forward_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _isu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [38:0] _isu_io_out_bits_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [38:0] _isu_io_out_bits_cf_pnpc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_4;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_5;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_6;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_7;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_8;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_9;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_10;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_11;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [3:0]  _isu_io_out_bits_cf_brIdx;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [2:0]  _isu_io_out_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [6:0]  _isu_io_out_bits_ctrl_fuOpType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [4:0]  _isu_io_out_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_src1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_src2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_imm;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu__WIRE_1__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu__WIRE_2__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu__WIRE__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [63:0] exu_io_in_bits_rcf_instr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] exu_io_in_bits_rcf_pc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] exu_io_in_bits_rcf_pnpc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_3;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_5;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_7;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_8;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_9;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_10;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_11;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_12;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_13;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_14;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_exceptionVec_15;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_3;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_4;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_5;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_6;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_7;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_8;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_9;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_10;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_intrVec_11;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  exu_io_in_bits_rcf_brIdx;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rcf_crossPageIPFFix;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [2:0]  exu_io_in_bits_rctrl_fuType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [6:0]  exu_io_in_bits_rctrl_fuOpType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rctrl_rfWen;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [4:0]  exu_io_in_bits_rctrl_rfDest;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_rctrl_isNutCoreTrap;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_rdata_src1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_rdata_src2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_rdata_imm;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [63:0] wbu_io_in_bits_rdecode_cf_instr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] wbu_io_in_bits_rdecode_cf_pc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] wbu_io_in_bits_rdecode_cf_redirect_target;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         wbu_io_in_bits_rdecode_cf_redirect_valid;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [2:0]  wbu_io_in_bits_rdecode_ctrl_fuType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         wbu_io_in_bits_rdecode_ctrl_rfWen;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [4:0]  wbu_io_in_bits_rdecode_ctrl_rfDest;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         wbu_io_in_bits_risMMIO;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_rintrNO;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_rcommits_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_rcommits_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_rcommits_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_rcommits_3;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    automatic logic _exu_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _exu_io_in_bits_T = _isu_io_out_valid & _exu_io_in_ready;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, :679:20, src/main/scala/utils/Pipeline.scala:26:22
    if (reset) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      valid <= 1'h0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14, :678:20, src/main/scala/utils/Pipeline.scala:24:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14, :678:20, src/main/scala/utils/Pipeline.scala:24:24
    end
    else begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      valid <= ~(io_flush[0]) & (_exu_io_in_bits_T | ~_exu_io_out_valid & valid);	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, :682:67, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}, :27:{20,28}
      valid_1 <= ~(io_flush[1]) & _exu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, :683:58, src/main/scala/utils/Pipeline.scala:24:24, :26:38, :27:{20,28}
    end
    if (_exu_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      exu_io_in_bits_rcf_instr <= _isu_io_out_bits_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_pc <= _isu_io_out_bits_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_pnpc <= _isu_io_out_bits_cf_pnpc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_exceptionVec_1 <= _isu_io_out_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_exceptionVec_2 <= _isu_io_out_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_exceptionVec_12 <= _isu_io_out_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_0 <= _isu_io_out_bits_cf_intrVec_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_1 <= _isu_io_out_bits_cf_intrVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_2 <= _isu_io_out_bits_cf_intrVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_3 <= _isu_io_out_bits_cf_intrVec_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_4 <= _isu_io_out_bits_cf_intrVec_4;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_5 <= _isu_io_out_bits_cf_intrVec_5;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_6 <= _isu_io_out_bits_cf_intrVec_6;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_7 <= _isu_io_out_bits_cf_intrVec_7;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_8 <= _isu_io_out_bits_cf_intrVec_8;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_9 <= _isu_io_out_bits_cf_intrVec_9;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_10 <= _isu_io_out_bits_cf_intrVec_10;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_intrVec_11 <= _isu_io_out_bits_cf_intrVec_11;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_brIdx <= _isu_io_out_bits_cf_brIdx;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rcf_crossPageIPFFix <= _isu_io_out_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rctrl_fuType <= _isu_io_out_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rctrl_fuOpType <= _isu_io_out_bits_ctrl_fuOpType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rctrl_rfWen <= _isu_io_out_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rctrl_rfDest <= _isu_io_out_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rctrl_isNutCoreTrap <= _isu_io_out_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rdata_src1 <= _isu_io_out_bits_data_src1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rdata_src2 <= _isu_io_out_bits_data_src2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_rdata_imm <= _isu_io_out_bits_data_imm;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
    end
    exu_io_in_bits_rcf_exceptionVec_0 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_0;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_3 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_3;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_5 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_5;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_7 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_7;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_8 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_8;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_9 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_9;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_10 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_10;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_11 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_11;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_13 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_13;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_14 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_14;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_rcf_exceptionVec_15 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_rcf_exceptionVec_15;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    if (_exu_io_out_valid) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
      wbu_io_in_bits_rdecode_cf_instr <= _exu_io_out_bits_decode_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_cf_pc <= _exu_io_out_bits_decode_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_cf_redirect_target <=
        _exu_io_out_bits_decode_cf_redirect_target;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_cf_redirect_valid <=
        _exu_io_out_bits_decode_cf_redirect_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_ctrl_fuType <= _exu_io_out_bits_decode_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_ctrl_rfWen <= _exu_io_out_bits_decode_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rdecode_ctrl_rfDest <= _exu_io_out_bits_decode_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_risMMIO <= _exu_io_out_bits_isMMIO;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rintrNO <= _exu_io_out_bits_intrNO;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rcommits_0 <= _exu_io_out_bits_commits_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rcommits_1 <= _exu_io_out_bits_commits_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rcommits_2 <= _exu_io_out_bits_commits_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_rcommits_3 <= _exu_io_out_bits_commits_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      automatic logic [31:0] _RANDOM[0:41];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        for (logic [5:0] i = 6'h0; i < 6'h2A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        end	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        valid = _RANDOM[6'h0][0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24
        exu_io_in_bits_rcf_instr =
          {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        exu_io_in_bits_rcf_pc = {_RANDOM[6'h2][31:1], _RANDOM[6'h3][7:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_pnpc = {_RANDOM[6'h3][31:8], _RANDOM[6'h4][14:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_0 = _RANDOM[6'h5][24];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_1 = _RANDOM[6'h5][25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_2 = _RANDOM[6'h5][26];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_3 = _RANDOM[6'h5][27];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_5 = _RANDOM[6'h5][29];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_7 = _RANDOM[6'h5][31];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_8 = _RANDOM[6'h6][0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_9 = _RANDOM[6'h6][1];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_10 = _RANDOM[6'h6][2];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_11 = _RANDOM[6'h6][3];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_12 = _RANDOM[6'h6][4];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_13 = _RANDOM[6'h6][5];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_14 = _RANDOM[6'h6][6];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_exceptionVec_15 = _RANDOM[6'h6][7];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_0 = _RANDOM[6'h6][8];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_1 = _RANDOM[6'h6][9];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_2 = _RANDOM[6'h6][10];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_3 = _RANDOM[6'h6][11];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_4 = _RANDOM[6'h6][12];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_5 = _RANDOM[6'h6][13];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_6 = _RANDOM[6'h6][14];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_7 = _RANDOM[6'h6][15];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_8 = _RANDOM[6'h6][16];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_9 = _RANDOM[6'h6][17];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_10 = _RANDOM[6'h6][18];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_intrVec_11 = _RANDOM[6'h6][19];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_brIdx = _RANDOM[6'h6][23:20];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rcf_crossPageIPFFix = _RANDOM[6'h6][25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rctrl_fuType = _RANDOM[6'h8][31:29];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rctrl_fuOpType = _RANDOM[6'h9][6:0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rctrl_rfWen = _RANDOM[6'h9][17];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rctrl_rfDest = _RANDOM[6'h9][22:18];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rctrl_isNutCoreTrap = _RANDOM[6'h9][23];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rdata_src1 =
          {_RANDOM[6'h9][31:28], _RANDOM[6'hA], _RANDOM[6'hB][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rdata_src2 =
          {_RANDOM[6'hB][31:28], _RANDOM[6'hC], _RANDOM[6'hD][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_rdata_imm =
          {_RANDOM[6'hD][31:28], _RANDOM[6'hE], _RANDOM[6'hF][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        valid_1 = _RANDOM[6'hF][28];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        wbu_io_in_bits_rdecode_cf_instr =
          {_RANDOM[6'hF][31:29], _RANDOM[6'h10], _RANDOM[6'h11][28:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_cf_pc =
          {_RANDOM[6'h11][31:29], _RANDOM[6'h12], _RANDOM[6'h13][3:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_cf_redirect_target =
          {_RANDOM[6'h14][31:11], _RANDOM[6'h15][17:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_cf_redirect_valid = _RANDOM[6'h15][19];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_ctrl_fuType = _RANDOM[6'h18][27:25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_ctrl_rfWen = _RANDOM[6'h19][13];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rdecode_ctrl_rfDest = _RANDOM[6'h19][18:14];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_risMMIO = _RANDOM[6'h1F][24];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rintrNO =
          {_RANDOM[6'h1F][31:25], _RANDOM[6'h20], _RANDOM[6'h21][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rcommits_0 =
          {_RANDOM[6'h21][31:25], _RANDOM[6'h22], _RANDOM[6'h23][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rcommits_1 =
          {_RANDOM[6'h23][31:25], _RANDOM[6'h24], _RANDOM[6'h25][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rcommits_2 =
          {_RANDOM[6'h25][31:25], _RANDOM[6'h26], _RANDOM[6'h27][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_rcommits_3 =
          {_RANDOM[6'h27][31:25], _RANDOM[6'h28], _RANDOM[6'h29][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ISU isu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
    .clock                           (clock),
    .reset                           (reset),
    .io_in_0_ready                   (io_in_0_ready),
    .io_in_0_valid                   (io_in_0_valid),
    .io_in_0_bits_cf_instr           (io_in_0_bits_cf_instr),
    .io_in_0_bits_cf_pc              (io_in_0_bits_cf_pc),
    .io_in_0_bits_cf_pnpc            (io_in_0_bits_cf_pnpc),
    .io_in_0_bits_cf_exceptionVec_1  (io_in_0_bits_cf_exceptionVec_1),
    .io_in_0_bits_cf_exceptionVec_2  (io_in_0_bits_cf_exceptionVec_2),
    .io_in_0_bits_cf_exceptionVec_12 (io_in_0_bits_cf_exceptionVec_12),
    .io_in_0_bits_cf_intrVec_0       (io_in_0_bits_cf_intrVec_0),
    .io_in_0_bits_cf_intrVec_1       (io_in_0_bits_cf_intrVec_1),
    .io_in_0_bits_cf_intrVec_2       (io_in_0_bits_cf_intrVec_2),
    .io_in_0_bits_cf_intrVec_3       (io_in_0_bits_cf_intrVec_3),
    .io_in_0_bits_cf_intrVec_4       (io_in_0_bits_cf_intrVec_4),
    .io_in_0_bits_cf_intrVec_5       (io_in_0_bits_cf_intrVec_5),
    .io_in_0_bits_cf_intrVec_6       (io_in_0_bits_cf_intrVec_6),
    .io_in_0_bits_cf_intrVec_7       (io_in_0_bits_cf_intrVec_7),
    .io_in_0_bits_cf_intrVec_8       (io_in_0_bits_cf_intrVec_8),
    .io_in_0_bits_cf_intrVec_9       (io_in_0_bits_cf_intrVec_9),
    .io_in_0_bits_cf_intrVec_10      (io_in_0_bits_cf_intrVec_10),
    .io_in_0_bits_cf_intrVec_11      (io_in_0_bits_cf_intrVec_11),
    .io_in_0_bits_cf_brIdx           (io_in_0_bits_cf_brIdx),
    .io_in_0_bits_cf_crossPageIPFFix (io_in_0_bits_cf_crossPageIPFFix),
    .io_in_0_bits_ctrl_src1Type      (io_in_0_bits_ctrl_src1Type),
    .io_in_0_bits_ctrl_src2Type      (io_in_0_bits_ctrl_src2Type),
    .io_in_0_bits_ctrl_fuType        (io_in_0_bits_ctrl_fuType),
    .io_in_0_bits_ctrl_fuOpType      (io_in_0_bits_ctrl_fuOpType),
    .io_in_0_bits_ctrl_rfSrc1        (io_in_0_bits_ctrl_rfSrc1),
    .io_in_0_bits_ctrl_rfSrc2        (io_in_0_bits_ctrl_rfSrc2),
    .io_in_0_bits_ctrl_rfWen         (io_in_0_bits_ctrl_rfWen),
    .io_in_0_bits_ctrl_rfDest        (io_in_0_bits_ctrl_rfDest),
    .io_in_0_bits_ctrl_isNutCoreTrap (io_in_0_bits_ctrl_isNutCoreTrap),
    .io_in_0_bits_data_imm           (io_in_0_bits_data_imm),
    .io_out_ready                    (_exu_io_in_ready),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_out_valid                    (_isu_io_out_valid),
    .io_out_bits_cf_instr            (_isu_io_out_bits_cf_instr),
    .io_out_bits_cf_pc               (_isu_io_out_bits_cf_pc),
    .io_out_bits_cf_pnpc             (_isu_io_out_bits_cf_pnpc),
    .io_out_bits_cf_exceptionVec_1   (_isu_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2   (_isu_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12  (_isu_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_intrVec_0        (_isu_io_out_bits_cf_intrVec_0),
    .io_out_bits_cf_intrVec_1        (_isu_io_out_bits_cf_intrVec_1),
    .io_out_bits_cf_intrVec_2        (_isu_io_out_bits_cf_intrVec_2),
    .io_out_bits_cf_intrVec_3        (_isu_io_out_bits_cf_intrVec_3),
    .io_out_bits_cf_intrVec_4        (_isu_io_out_bits_cf_intrVec_4),
    .io_out_bits_cf_intrVec_5        (_isu_io_out_bits_cf_intrVec_5),
    .io_out_bits_cf_intrVec_6        (_isu_io_out_bits_cf_intrVec_6),
    .io_out_bits_cf_intrVec_7        (_isu_io_out_bits_cf_intrVec_7),
    .io_out_bits_cf_intrVec_8        (_isu_io_out_bits_cf_intrVec_8),
    .io_out_bits_cf_intrVec_9        (_isu_io_out_bits_cf_intrVec_9),
    .io_out_bits_cf_intrVec_10       (_isu_io_out_bits_cf_intrVec_10),
    .io_out_bits_cf_intrVec_11       (_isu_io_out_bits_cf_intrVec_11),
    .io_out_bits_cf_brIdx            (_isu_io_out_bits_cf_brIdx),
    .io_out_bits_cf_crossPageIPFFix  (_isu_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_ctrl_fuType         (_isu_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType       (_isu_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen          (_isu_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_rfDest         (_isu_io_out_bits_ctrl_rfDest),
    .io_out_bits_ctrl_isNutCoreTrap  (_isu_io_out_bits_ctrl_isNutCoreTrap),
    .io_out_bits_data_src1           (_isu_io_out_bits_data_src1),
    .io_out_bits_data_src2           (_isu_io_out_bits_data_src2),
    .io_out_bits_data_imm            (_isu_io_out_bits_data_imm),
    .io_wb_rfWen                     (_wbu_io_wb_rfWen),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_wb_rfDest                    (_wbu_io_wb_rfDest),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_wb_rfData                    (_wbu_io_wb_rfData),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_forward_valid                (_exu_io_forward_valid),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfWen             (_exu_io_forward_wb_rfWen),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfDest            (_exu_io_forward_wb_rfDest),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfData            (_exu_io_forward_wb_rfData),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_fuType               (_exu_io_forward_fuType),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_flush                        (io_flush[0]),	// src/main/scala/nutcore/backend/ooo/Backend.scala:682:67
    ._WIRE_1__bore                   (_isu__WIRE_1__bore),
    ._WIRE_2__bore                   (_isu__WIRE_2__bore),
    ._WIRE__bore                     (_isu__WIRE__bore)
  );
  EXU exu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_exu_io_in_ready),
    .io_in_valid                           (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_cf_instr                   (exu_io_in_bits_rcf_instr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_pc                      (exu_io_in_bits_rcf_pc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_pnpc                    (exu_io_in_bits_rcf_pnpc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_0          (exu_io_in_bits_rcf_exceptionVec_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_1          (exu_io_in_bits_rcf_exceptionVec_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_2          (exu_io_in_bits_rcf_exceptionVec_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_3          (exu_io_in_bits_rcf_exceptionVec_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_5          (exu_io_in_bits_rcf_exceptionVec_5),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_7          (exu_io_in_bits_rcf_exceptionVec_7),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_8          (exu_io_in_bits_rcf_exceptionVec_8),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_9          (exu_io_in_bits_rcf_exceptionVec_9),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_10         (exu_io_in_bits_rcf_exceptionVec_10),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_11         (exu_io_in_bits_rcf_exceptionVec_11),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_12         (exu_io_in_bits_rcf_exceptionVec_12),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_13         (exu_io_in_bits_rcf_exceptionVec_13),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_14         (exu_io_in_bits_rcf_exceptionVec_14),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_15         (exu_io_in_bits_rcf_exceptionVec_15),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_0               (exu_io_in_bits_rcf_intrVec_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_1               (exu_io_in_bits_rcf_intrVec_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_2               (exu_io_in_bits_rcf_intrVec_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_3               (exu_io_in_bits_rcf_intrVec_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_4               (exu_io_in_bits_rcf_intrVec_4),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_5               (exu_io_in_bits_rcf_intrVec_5),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_6               (exu_io_in_bits_rcf_intrVec_6),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_7               (exu_io_in_bits_rcf_intrVec_7),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_8               (exu_io_in_bits_rcf_intrVec_8),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_9               (exu_io_in_bits_rcf_intrVec_9),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_10              (exu_io_in_bits_rcf_intrVec_10),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_11              (exu_io_in_bits_rcf_intrVec_11),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_brIdx                   (exu_io_in_bits_rcf_brIdx),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_crossPageIPFFix         (exu_io_in_bits_rcf_crossPageIPFFix),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_fuType                (exu_io_in_bits_rctrl_fuType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_fuOpType              (exu_io_in_bits_rctrl_fuOpType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_rfWen                 (exu_io_in_bits_rctrl_rfWen),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_rfDest                (exu_io_in_bits_rctrl_rfDest),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_isNutCoreTrap         (exu_io_in_bits_rctrl_isNutCoreTrap),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_src1                  (exu_io_in_bits_rdata_src1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_src2                  (exu_io_in_bits_rdata_src2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_imm                   (exu_io_in_bits_rdata_imm),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_valid                          (_exu_io_out_valid),
    .io_out_bits_decode_cf_instr           (_exu_io_out_bits_decode_cf_instr),
    .io_out_bits_decode_cf_pc              (_exu_io_out_bits_decode_cf_pc),
    .io_out_bits_decode_cf_redirect_target (_exu_io_out_bits_decode_cf_redirect_target),
    .io_out_bits_decode_cf_redirect_valid  (_exu_io_out_bits_decode_cf_redirect_valid),
    .io_out_bits_decode_ctrl_fuType        (_exu_io_out_bits_decode_ctrl_fuType),
    .io_out_bits_decode_ctrl_rfWen         (_exu_io_out_bits_decode_ctrl_rfWen),
    .io_out_bits_decode_ctrl_rfDest        (_exu_io_out_bits_decode_ctrl_rfDest),
    .io_out_bits_isMMIO                    (_exu_io_out_bits_isMMIO),
    .io_out_bits_intrNO                    (_exu_io_out_bits_intrNO),
    .io_out_bits_commits_0                 (_exu_io_out_bits_commits_0),
    .io_out_bits_commits_1                 (_exu_io_out_bits_commits_1),
    .io_out_bits_commits_2                 (_exu_io_out_bits_commits_2),
    .io_out_bits_commits_3                 (_exu_io_out_bits_commits_3),
    .io_flush                              (io_flush[1]),	// src/main/scala/nutcore/backend/ooo/Backend.scala:683:58
    .io_dmem_req_ready                     (io_dmem_req_ready),
    .io_dmem_req_valid                     (io_dmem_req_valid),
    .io_dmem_req_bits_addr                 (io_dmem_req_bits_addr),
    .io_dmem_req_bits_size                 (io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd                  (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask                (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata                (io_dmem_req_bits_wdata),
    .io_dmem_resp_valid                    (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata               (io_dmem_resp_bits_rdata),
    .io_forward_valid                      (_exu_io_forward_valid),
    .io_forward_wb_rfWen                   (_exu_io_forward_wb_rfWen),
    .io_forward_wb_rfDest                  (_exu_io_forward_wb_rfDest),
    .io_forward_wb_rfData                  (_exu_io_forward_wb_rfData),
    .io_forward_fuType                     (_exu_io_forward_fuType),
    .io_memMMU_imem_privilegeMode          (io_memMMU_imem_privilegeMode),
    .io_memMMU_dmem_privilegeMode          (io_memMMU_dmem_privilegeMode),
    .io_memMMU_dmem_status_sum             (io_memMMU_dmem_status_sum),
    .io_memMMU_dmem_status_mxr             (io_memMMU_dmem_status_mxr),
    .io_memMMU_dmem_loadPF                 (io_memMMU_dmem_loadPF),
    .io_memMMU_dmem_storePF                (io_memMMU_dmem_storePF),
    .io_memMMU_dmem_addr                   (io_memMMU_dmem_addr),
    .csr_perfCntCond_50__bore              (_isu__WIRE_1__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
    .csr_satp__bore                        (exu_csr_satp__bore),
    .csr_satp__bore_0                      (exu_csr_satp__bore_0),
    .csr_perfCntCond_53__bore              (_isu__WIRE_2__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
    .csr__WIRE__bore                       (exu_csr__WIRE__bore),
    .csr__WIRE__bore_0                     (exu_csr__WIRE__bore_0),
    .csr_mtip__bore                        (exu_csr_mtip__bore),
    .lsu_lsExecUnit_dtlbFinish__bore       (exu_lsu_lsExecUnit_dtlbFinish__bore),
    .csr_perfCntCond_3__bore               (_wbu_falseWire__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .lsu_lsExecUnit_dtlbPF__bore           (exu_lsu_lsExecUnit_dtlbPF__bore),
    .lsu_dtlbPF__bore                      (exu_lsu_dtlbPF__bore),
    .mou__WIRE__bore                       (exu_mou__WIRE__bore),
    .mou__WIRE__bore_0                     (exu_mou__WIRE__bore_0),
    .csr_msip__bore                        (exu_csr_msip__bore),
    .csr_meip__bore                        (exu_csr_meip__bore),
    .csr_perfCntCond_15__bore              (exu_csr_perfCntCond_15__bore),
    .lsu__WIRE__bore                       (exu_lsu__WIRE__bore),
    .csr_perfCntCond_49__bore              (_isu__WIRE__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
    .mou__WIRE_1__bore                     (exu_mou__WIRE_1__bore),
    .mou__WIRE_1__bore_0                   (exu_mou__WIRE_1__bore_0),
    .mou__WIRE_1__bore_1                   (exu_mou__WIRE_1__bore_1),
    .csr_perfCntCond_4__bore               (exu_csr_perfCntCond_4__bore),
    .csr_perfCntCond_2__bore               (_wbu_io_in_valid__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .lsu_lsuMMIO__bore                     (exu_lsu_lsuMMIO__bore),
    .lsu_lsExecUnit_dtlbEnable__bore       (exu_lsu_lsExecUnit_dtlbEnable__bore),
    .alu_REG__bore_valid                   (exu_alu_REG__bore_valid),
    .alu_REG__bore_pc                      (exu_alu_REG__bore_pc),
    .alu_REG__bore_isMissPredict           (exu_alu_REG__bore_isMissPredict),
    .alu_REG__bore_actualTarget            (exu_alu_REG__bore_actualTarget),
    .alu_REG__bore_actualTaken             (exu_alu_REG__bore_actualTaken),
    .alu_REG__bore_fuOpType                (exu_alu_REG__bore_fuOpType),
    .alu_REG__bore_btbType                 (exu_alu_REG__bore_btbType),
    .alu_REG__bore_isRVC                   (exu_alu_REG__bore_isRVC)
  );
  WBU wbu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .clock                                (clock),
    .reset                                (reset),
    .io_in_valid                          (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_decode_cf_instr           (wbu_io_in_bits_rdecode_cf_instr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_cf_pc              (wbu_io_in_bits_rdecode_cf_pc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_cf_redirect_target (wbu_io_in_bits_rdecode_cf_redirect_target),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_cf_redirect_valid  (wbu_io_in_bits_rdecode_cf_redirect_valid),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_fuType        (wbu_io_in_bits_rdecode_ctrl_fuType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_rfWen         (wbu_io_in_bits_rdecode_ctrl_rfWen),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_rfDest        (wbu_io_in_bits_rdecode_ctrl_rfDest),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_isMMIO                    (wbu_io_in_bits_risMMIO),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_intrNO                    (wbu_io_in_bits_rintrNO),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_0                 (wbu_io_in_bits_rcommits_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_1                 (wbu_io_in_bits_rcommits_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_2                 (wbu_io_in_bits_rcommits_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_3                 (wbu_io_in_bits_rcommits_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_wb_rfWen                          (_wbu_io_wb_rfWen),
    .io_wb_rfDest                         (_wbu_io_wb_rfDest),
    .io_wb_rfData                         (_wbu_io_wb_rfData),
    .io_redirect_target                   (io_redirect_target),
    .io_redirect_valid                    (io_redirect_valid),
    .falseWire__bore                      (_wbu_falseWire__bore),
    .io_in_valid__bore                    (_wbu_io_in_valid__bore)
  );
endmodule

