// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ldata1_dout,
        ldata1_num_data_valid,
        ldata1_fifo_cap,
        ldata1_empty_n,
        ldata1_read,
        imgInput_uv_data82_din,
        imgInput_uv_data82_num_data_valid,
        imgInput_uv_data82_fifo_cap,
        imgInput_uv_data82_full_n,
        imgInput_uv_data82_write,
        mul_ln1062,
        sext_ln1082,
        cols_bound_per_npc_cast3,
        sub_cast,
        last_blk_width_load,
        sub3,
        add_ln1082
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] ldata1_dout;
input  [1:0] ldata1_num_data_valid;
input  [1:0] ldata1_fifo_cap;
input   ldata1_empty_n;
output   ldata1_read;
output  [15:0] imgInput_uv_data82_din;
input  [1:0] imgInput_uv_data82_num_data_valid;
input  [1:0] imgInput_uv_data82_fifo_cap;
input   imgInput_uv_data82_full_n;
output   imgInput_uv_data82_write;
input  [21:0] mul_ln1062;
input  [5:0] sext_ln1082;
input  [10:0] cols_bound_per_npc_cast3;
input  [11:0] sub_cast;
input  [4:0] last_blk_width_load;
input  [6:0] sub3;
input  [6:0] add_ln1082;

reg ap_idle;
reg ldata1_read;
reg imgInput_uv_data82_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln1062_reg_871;
reg   [0:0] icmp_ln1073_reg_897;
reg    ap_predicate_op103_read_state3;
reg   [0:0] icmp_ln1093_reg_915;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1062_fu_220_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ldata1_blk_n;
wire    ap_block_pp0_stage0;
reg    imgInput_uv_data82_blk_n;
reg    ap_block_pp0_stage0_11001;
wire  signed [31:0] sub_cast_cast_fu_189_p1;
reg  signed [31:0] sub_cast_cast_reg_861;
wire   [31:0] cols_bound_per_npc_cast3_cast_fu_193_p1;
reg   [31:0] cols_bound_per_npc_cast3_cast_reg_866;
reg   [31:0] rem_load_reg_875;
wire   [0:0] bLast_width_fu_237_p2;
reg   [0:0] bLast_width_reg_886;
wire   [4:0] xf_bits_per_clock_fu_242_p3;
reg   [4:0] xf_bits_per_clock_reg_892;
wire   [0:0] icmp_ln1073_fu_264_p2;
wire   [0:0] icmp_ln674_fu_297_p2;
reg   [0:0] icmp_ln674_reg_901;
wire   [6:0] trunc_ln674_fu_303_p1;
reg   [6:0] trunc_ln674_reg_908;
wire   [0:0] icmp_ln1093_fu_321_p2;
reg   [15:0] ap_phi_mux_localbuffer_V_8_phi_fu_178_p4;
wire   [15:0] p_Result_15_fu_760_p2;
wire   [15:0] ap_phi_reg_pp0_iter2_localbuffer_V_8_reg_175;
wire   [15:0] localbuffer_V_6_fu_477_p1;
reg   [31:0] rem_fu_104;
wire   [31:0] rem_2_fu_270_p2;
wire   [31:0] rem_1_fu_307_p2;
wire    ap_loop_init;
reg   [21:0] i_fu_108;
wire   [21:0] i_9_fu_225_p2;
reg   [31:0] j_fu_112;
wire   [31:0] j_4_fu_335_p3;
reg   [63:0] p_Val2_s_fu_116;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] ptr_width_minus_fu_253_p3;
wire   [31:0] zext_ln1068_fu_249_p1;
wire   [31:0] sub_ln1075_fu_281_p2;
wire   [25:0] tmp_fu_287_p4;
wire   [31:0] zext_ln1069_fu_260_p1;
wire   [31:0] add_ln1094_fu_329_p2;
wire   [6:0] select_ln1082_fu_359_p3;
wire   [31:0] zext_ln1082_fu_365_p1;
wire   [31:0] sub_ln1082_1_fu_374_p2;
wire   [31:0] sub_ln1082_fu_369_p2;
wire   [6:0] trunc_ln674_4_fu_385_p1;
wire   [6:0] trunc_ln674_5_fu_389_p1;
wire   [0:0] icmp_ln674_1_fu_379_p2;
wire   [6:0] sub_ln674_4_fu_403_p2;
wire   [6:0] sub_ln674_6_fu_415_p2;
reg   [63:0] tmp_31_fu_393_p4;
wire   [6:0] sub_ln674_5_fu_409_p2;
wire   [6:0] select_ln674_3_fu_421_p3;
wire   [6:0] select_ln674_5_fu_437_p3;
wire   [6:0] sub_ln674_7_fu_445_p2;
wire   [63:0] select_ln674_4_fu_429_p3;
wire   [63:0] zext_ln674_3_fu_451_p1;
wire   [63:0] zext_ln674_4_fu_455_p1;
wire   [63:0] lshr_ln674_3_fu_459_p2;
wire   [63:0] lshr_ln674_4_fu_465_p2;
wire   [63:0] p_Result_16_fu_471_p2;
wire   [6:0] add_ln674_fu_500_p2;
wire   [6:0] grp_fu_184_p2;
reg   [63:0] tmp_26_fu_490_p4;
wire   [6:0] select_ln674_fu_505_p3;
wire   [6:0] select_ln674_2_fu_519_p3;
wire   [6:0] sub_ln674_2_fu_525_p2;
wire   [63:0] select_ln674_1_fu_512_p3;
wire   [63:0] zext_ln674_fu_531_p1;
wire   [63:0] zext_ln674_1_fu_535_p1;
wire   [63:0] lshr_ln674_fu_539_p2;
wire   [63:0] lshr_ln674_1_fu_545_p2;
wire   [63:0] p_Result_s_fu_551_p2;
wire   [4:0] trunc_ln1075_fu_487_p1;
wire   [4:0] sub_ln414_fu_561_p2;
wire   [15:0] zext_ln414_fu_567_p1;
wire   [15:0] tmp_32_fu_557_p1;
wire   [15:0] lshr_ln414_fu_571_p2;
wire   [0:0] icmp_ln1074_fu_482_p2;
wire   [15:0] p_Result_13_fu_577_p2;
wire   [5:0] zext_ln1068_1_fu_353_p1;
wire  signed [5:0] add_ln1079_fu_591_p2;
wire   [6:0] trunc_ln1079_fu_605_p1;
wire  signed [6:0] sext_ln1079_1_fu_601_p1;
wire   [6:0] sub_ln674_3_fu_608_p2;
wire   [6:0] add_ln674_1_fu_614_p2;
wire   [63:0] zext_ln674_2_fu_620_p1;
wire   [63:0] lshr_ln674_2_fu_624_p2;
wire   [63:0] p_Result_14_fu_630_p2;
wire  signed [31:0] sext_ln1079_fu_597_p1;
wire   [4:0] trunc_ln414_fu_645_p1;
wire   [0:0] icmp_ln414_fu_640_p2;
wire   [4:0] trunc_ln414_1_fu_648_p1;
wire   [4:0] sub_ln414_1_fu_652_p2;
wire   [4:0] select_ln414_fu_658_p3;
wire   [4:0] select_ln414_2_fu_674_p3;
wire   [4:0] select_ln414_1_fu_666_p3;
wire   [4:0] sub_ln414_2_fu_682_p2;
wire   [15:0] tmp_34_fu_636_p1;
wire   [15:0] zext_ln414_1_fu_688_p1;
wire   [15:0] shl_ln414_fu_700_p2;
reg   [15:0] tmp_30_fu_706_p4;
wire   [15:0] zext_ln414_2_fu_692_p1;
wire   [15:0] zext_ln414_3_fu_696_p1;
wire   [15:0] shl_ln414_1_fu_724_p2;
wire   [15:0] lshr_ln414_1_fu_730_p2;
wire   [15:0] and_ln414_fu_736_p2;
wire   [15:0] localbuffer_V_fu_583_p3;
wire   [15:0] xor_ln414_fu_742_p2;
wire   [15:0] select_ln414_3_fu_716_p3;
wire   [15:0] and_ln414_1_fu_748_p2;
wire   [15:0] and_ln414_2_fu_754_p2;
wire   [4:0] trunc_ln674_6_fu_772_p1;
wire   [4:0] sub_ln674_8_fu_775_p2;
wire   [15:0] zext_ln674_5_fu_781_p1;
wire   [15:0] lshr_ln674_5_fu_785_p2;
wire   [15:0] select_ln1067_fu_791_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_634;
reg    ap_condition_637;
reg    ap_condition_640;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

pp_pipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_108 <= 22'd0;
        end else if (((icmp_ln1062_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_108 <= i_9_fu_225_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_112 <= 32'd0;
        end else if (((icmp_ln1062_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_112 <= j_4_fu_335_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_Val2_s_fu_116 <= 64'd0;
        end else if ((1'b1 == ap_condition_634)) begin
            p_Val2_s_fu_116 <= ldata1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rem_fu_104 <= 32'd0;
        end else if ((1'b1 == ap_condition_640)) begin
            rem_fu_104 <= rem_1_fu_307_p2;
        end else if ((1'b1 == ap_condition_637)) begin
            rem_fu_104 <= rem_2_fu_270_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1062_fu_220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bLast_width_reg_886 <= bLast_width_fu_237_p2;
        icmp_ln1073_reg_897 <= icmp_ln1073_fu_264_p2;
        icmp_ln1093_reg_915 <= icmp_ln1093_fu_321_p2;
        rem_load_reg_875 <= rem_fu_104;
        xf_bits_per_clock_reg_892 <= xf_bits_per_clock_fu_242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cols_bound_per_npc_cast3_cast_reg_866[10 : 0] <= cols_bound_per_npc_cast3_cast_fu_193_p1[10 : 0];
        icmp_ln1062_reg_871 <= icmp_ln1062_fu_220_p2;
        sub_cast_cast_reg_861 <= sub_cast_cast_fu_189_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1062_fu_220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1073_fu_264_p2 == 1'd1))) begin
        icmp_ln674_reg_901 <= icmp_ln674_fu_297_p2;
        trunc_ln674_reg_908 <= trunc_ln674_fu_303_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1062_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1062_reg_871 == 1'd0)) begin
        if ((icmp_ln1073_reg_897 == 1'd0)) begin
            ap_phi_mux_localbuffer_V_8_phi_fu_178_p4 = localbuffer_V_6_fu_477_p1;
        end else if ((icmp_ln1073_reg_897 == 1'd1)) begin
            ap_phi_mux_localbuffer_V_8_phi_fu_178_p4 = p_Result_15_fu_760_p2;
        end else begin
            ap_phi_mux_localbuffer_V_8_phi_fu_178_p4 = ap_phi_reg_pp0_iter2_localbuffer_V_8_reg_175;
        end
    end else begin
        ap_phi_mux_localbuffer_V_8_phi_fu_178_p4 = ap_phi_reg_pp0_iter2_localbuffer_V_8_reg_175;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1093_reg_915 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgInput_uv_data82_blk_n = imgInput_uv_data82_full_n;
    end else begin
        imgInput_uv_data82_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1093_reg_915 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgInput_uv_data82_write = 1'b1;
    end else begin
        imgInput_uv_data82_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op103_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ldata1_blk_n = ldata1_empty_n;
    end else begin
        ldata1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ldata1_read = 1'b1;
    end else begin
        ldata1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1079_fu_591_p2 = ($signed(zext_ln1068_1_fu_353_p1) + $signed(6'd63));

assign add_ln1094_fu_329_p2 = (j_fu_112 + 32'd1);

assign add_ln674_1_fu_614_p2 = (sub_ln674_3_fu_608_p2 + 7'd63);

assign add_ln674_fu_500_p2 = ($signed(trunc_ln674_reg_908) + $signed(7'd65));

assign and_ln414_1_fu_748_p2 = (xor_ln414_fu_742_p2 & localbuffer_V_fu_583_p3);

assign and_ln414_2_fu_754_p2 = (select_ln414_3_fu_716_p3 & and_ln414_fu_736_p2);

assign and_ln414_fu_736_p2 = (shl_ln414_1_fu_724_p2 & lshr_ln414_1_fu_730_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln1093_reg_915 == 1'd1) & (imgInput_uv_data82_full_n == 1'b0)) | ((ap_predicate_op103_read_state3 == 1'b1) & (ldata1_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln1093_reg_915 == 1'd1) & (imgInput_uv_data82_full_n == 1'b0)) | ((ap_predicate_op103_read_state3 == 1'b1) & (ldata1_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln1093_reg_915 == 1'd1) & (imgInput_uv_data82_full_n == 1'b0)) | ((ap_predicate_op103_read_state3 == 1'b1) & (ldata1_empty_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((icmp_ln1093_reg_915 == 1'd1) & (imgInput_uv_data82_full_n == 1'b0)) | ((ap_predicate_op103_read_state3 == 1'b1) & (ldata1_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_634 = ((icmp_ln1073_reg_897 == 1'd1) & (icmp_ln1062_reg_871 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_637 = ((icmp_ln1062_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_fu_264_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_640 = ((icmp_ln1062_fu_220_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_fu_264_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter2_localbuffer_V_8_reg_175 = 'bx;

always @ (*) begin
    ap_predicate_op103_read_state3 = ((icmp_ln1073_reg_897 == 1'd1) & (icmp_ln1062_reg_871 == 1'd0));
end

assign bLast_width_fu_237_p2 = ((j_fu_112 == sub_cast_cast_reg_861) ? 1'b1 : 1'b0);

assign cols_bound_per_npc_cast3_cast_fu_193_p1 = cols_bound_per_npc_cast3;

assign grp_fu_184_p2 = (7'd63 - trunc_ln674_reg_908);

assign i_9_fu_225_p2 = (i_fu_108 + 22'd1);

assign icmp_ln1062_fu_220_p2 = ((i_fu_108 == mul_ln1062) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_264_p2 = (($signed(zext_ln1068_fu_249_p1) > $signed(rem_fu_104)) ? 1'b1 : 1'b0);

assign icmp_ln1074_fu_482_p2 = ((rem_load_reg_875 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1093_fu_321_p2 = (($signed(j_fu_112) < $signed(cols_bound_per_npc_cast3_cast_reg_866)) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_640_p2 = ((rem_load_reg_875 > sext_ln1079_fu_597_p1) ? 1'b1 : 1'b0);

assign icmp_ln674_1_fu_379_p2 = ((sub_ln1082_1_fu_374_p2 > sub_ln1082_fu_369_p2) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_297_p2 = ((tmp_fu_287_p4 != 26'd0) ? 1'b1 : 1'b0);

assign imgInput_uv_data82_din = (select_ln1067_fu_791_p3 & ap_phi_mux_localbuffer_V_8_phi_fu_178_p4);

assign j_4_fu_335_p3 = ((bLast_width_fu_237_p2[0:0] == 1'b1) ? 32'd0 : add_ln1094_fu_329_p2);

assign localbuffer_V_6_fu_477_p1 = p_Result_16_fu_471_p2[15:0];

assign localbuffer_V_fu_583_p3 = ((icmp_ln1074_fu_482_p2[0:0] == 1'b1) ? 16'd0 : p_Result_13_fu_577_p2);

assign lshr_ln414_1_fu_730_p2 = 16'd65535 >> zext_ln414_3_fu_696_p1;

assign lshr_ln414_fu_571_p2 = 16'd65535 >> zext_ln414_fu_567_p1;

assign lshr_ln674_1_fu_545_p2 = 64'd18446744073709551615 >> zext_ln674_1_fu_535_p1;

assign lshr_ln674_2_fu_624_p2 = 64'd18446744073709551615 >> zext_ln674_2_fu_620_p1;

assign lshr_ln674_3_fu_459_p2 = select_ln674_4_fu_429_p3 >> zext_ln674_3_fu_451_p1;

assign lshr_ln674_4_fu_465_p2 = 64'd18446744073709551615 >> zext_ln674_4_fu_455_p1;

assign lshr_ln674_5_fu_785_p2 = 16'd65535 >> zext_ln674_5_fu_781_p1;

assign lshr_ln674_fu_539_p2 = select_ln674_1_fu_512_p3 >> zext_ln674_fu_531_p1;

assign p_Result_13_fu_577_p2 = (tmp_32_fu_557_p1 & lshr_ln414_fu_571_p2);

assign p_Result_14_fu_630_p2 = (lshr_ln674_2_fu_624_p2 & ldata1_dout);

assign p_Result_15_fu_760_p2 = (and_ln414_2_fu_754_p2 | and_ln414_1_fu_748_p2);

assign p_Result_16_fu_471_p2 = (lshr_ln674_4_fu_465_p2 & lshr_ln674_3_fu_459_p2);

assign p_Result_s_fu_551_p2 = (lshr_ln674_fu_539_p2 & lshr_ln674_1_fu_545_p2);

assign ptr_width_minus_fu_253_p3 = ((bLast_width_fu_237_p2[0:0] == 1'b1) ? sub3 : 7'd48);

assign rem_1_fu_307_p2 = (rem_fu_104 + zext_ln1069_fu_260_p1);

assign rem_2_fu_270_p2 = (rem_fu_104 - zext_ln1068_fu_249_p1);

assign select_ln1067_fu_791_p3 = ((bLast_width_reg_886[0:0] == 1'b1) ? lshr_ln674_5_fu_785_p2 : 16'd65535);

assign select_ln1082_fu_359_p3 = ((bLast_width_reg_886[0:0] == 1'b1) ? add_ln1082 : 7'd79);

assign select_ln414_1_fu_666_p3 = ((icmp_ln414_fu_640_p2[0:0] == 1'b1) ? trunc_ln414_1_fu_648_p1 : trunc_ln414_fu_645_p1);

assign select_ln414_2_fu_674_p3 = ((icmp_ln414_fu_640_p2[0:0] == 1'b1) ? sub_ln414_1_fu_652_p2 : trunc_ln414_fu_645_p1);

assign select_ln414_3_fu_716_p3 = ((icmp_ln414_fu_640_p2[0:0] == 1'b1) ? tmp_30_fu_706_p4 : shl_ln414_fu_700_p2);

assign select_ln414_fu_658_p3 = ((icmp_ln414_fu_640_p2[0:0] == 1'b1) ? trunc_ln414_fu_645_p1 : trunc_ln414_1_fu_648_p1);

assign select_ln674_1_fu_512_p3 = ((icmp_ln674_reg_901[0:0] == 1'b1) ? tmp_26_fu_490_p4 : p_Val2_s_fu_116);

assign select_ln674_2_fu_519_p3 = ((icmp_ln674_reg_901[0:0] == 1'b1) ? grp_fu_184_p2 : trunc_ln674_reg_908);

assign select_ln674_3_fu_421_p3 = ((icmp_ln674_1_fu_379_p2[0:0] == 1'b1) ? sub_ln674_4_fu_403_p2 : sub_ln674_6_fu_415_p2);

assign select_ln674_4_fu_429_p3 = ((icmp_ln674_1_fu_379_p2[0:0] == 1'b1) ? tmp_31_fu_393_p4 : p_Val2_s_fu_116);

assign select_ln674_5_fu_437_p3 = ((icmp_ln674_1_fu_379_p2[0:0] == 1'b1) ? sub_ln674_5_fu_409_p2 : trunc_ln674_4_fu_385_p1);

assign select_ln674_fu_505_p3 = ((icmp_ln674_reg_901[0:0] == 1'b1) ? add_ln674_fu_500_p2 : grp_fu_184_p2);

assign sext_ln1079_1_fu_601_p1 = add_ln1079_fu_591_p2;

assign sext_ln1079_fu_597_p1 = add_ln1079_fu_591_p2;

assign shl_ln414_1_fu_724_p2 = 16'd65535 << zext_ln414_2_fu_692_p1;

assign shl_ln414_fu_700_p2 = tmp_34_fu_636_p1 << zext_ln414_1_fu_688_p1;

assign sub_cast_cast_fu_189_p1 = $signed(sub_cast);

assign sub_ln1075_fu_281_p2 = (32'd64 - rem_fu_104);

assign sub_ln1082_1_fu_374_p2 = (32'd64 - rem_load_reg_875);

assign sub_ln1082_fu_369_p2 = (zext_ln1082_fu_365_p1 - rem_load_reg_875);

assign sub_ln414_1_fu_652_p2 = (5'd15 - trunc_ln414_fu_645_p1);

assign sub_ln414_2_fu_682_p2 = (5'd15 - select_ln414_fu_658_p3);

assign sub_ln414_fu_561_p2 = ($signed(5'd16) - $signed(trunc_ln1075_fu_487_p1));

assign sub_ln674_2_fu_525_p2 = (7'd63 - select_ln674_fu_505_p3);

assign sub_ln674_3_fu_608_p2 = ($signed(trunc_ln1079_fu_605_p1) - $signed(sext_ln1079_1_fu_601_p1));

assign sub_ln674_4_fu_403_p2 = (trunc_ln674_4_fu_385_p1 - trunc_ln674_5_fu_389_p1);

assign sub_ln674_5_fu_409_p2 = (7'd63 - trunc_ln674_4_fu_385_p1);

assign sub_ln674_6_fu_415_p2 = (trunc_ln674_5_fu_389_p1 - trunc_ln674_4_fu_385_p1);

assign sub_ln674_7_fu_445_p2 = (7'd63 - select_ln674_3_fu_421_p3);

assign sub_ln674_8_fu_775_p2 = (5'd15 - trunc_ln674_6_fu_772_p1);

integer ap_tvar_int_0;

always @ (p_Val2_s_fu_116) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_26_fu_490_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_26_fu_490_p4[ap_tvar_int_0] = p_Val2_s_fu_116[63 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln414_fu_700_p2) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            tmp_30_fu_706_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_30_fu_706_p4[ap_tvar_int_1] = shl_ln414_fu_700_p2[15 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (p_Val2_s_fu_116) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_31_fu_393_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_31_fu_393_p4[ap_tvar_int_2] = p_Val2_s_fu_116[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_32_fu_557_p1 = p_Result_s_fu_551_p2[15:0];

assign tmp_34_fu_636_p1 = p_Result_14_fu_630_p2[15:0];

assign tmp_fu_287_p4 = {{sub_ln1075_fu_281_p2[31:6]}};

assign trunc_ln1075_fu_487_p1 = rem_load_reg_875[4:0];

assign trunc_ln1079_fu_605_p1 = rem_load_reg_875[6:0];

assign trunc_ln414_1_fu_648_p1 = add_ln1079_fu_591_p2[4:0];

assign trunc_ln414_fu_645_p1 = rem_load_reg_875[4:0];

assign trunc_ln674_4_fu_385_p1 = sub_ln1082_1_fu_374_p2[6:0];

assign trunc_ln674_5_fu_389_p1 = sub_ln1082_fu_369_p2[6:0];

assign trunc_ln674_6_fu_772_p1 = sext_ln1082[4:0];

assign trunc_ln674_fu_303_p1 = sub_ln1075_fu_281_p2[6:0];

assign xf_bits_per_clock_fu_242_p3 = ((bLast_width_fu_237_p2[0:0] == 1'b1) ? last_blk_width_load : 5'd16);

assign xor_ln414_fu_742_p2 = (16'd65535 ^ and_ln414_fu_736_p2);

assign zext_ln1068_1_fu_353_p1 = xf_bits_per_clock_reg_892;

assign zext_ln1068_fu_249_p1 = xf_bits_per_clock_fu_242_p3;

assign zext_ln1069_fu_260_p1 = ptr_width_minus_fu_253_p3;

assign zext_ln1082_fu_365_p1 = select_ln1082_fu_359_p3;

assign zext_ln414_1_fu_688_p1 = select_ln414_2_fu_674_p3;

assign zext_ln414_2_fu_692_p1 = select_ln414_1_fu_666_p3;

assign zext_ln414_3_fu_696_p1 = sub_ln414_2_fu_682_p2;

assign zext_ln414_fu_567_p1 = sub_ln414_fu_561_p2;

assign zext_ln674_1_fu_535_p1 = sub_ln674_2_fu_525_p2;

assign zext_ln674_2_fu_620_p1 = add_ln674_1_fu_614_p2;

assign zext_ln674_3_fu_451_p1 = select_ln674_5_fu_437_p3;

assign zext_ln674_4_fu_455_p1 = sub_ln674_7_fu_445_p2;

assign zext_ln674_5_fu_781_p1 = sub_ln674_8_fu_775_p2;

assign zext_ln674_fu_531_p1 = select_ln674_2_fu_519_p3;

always @ (posedge ap_clk) begin
    cols_bound_per_npc_cast3_cast_reg_866[31:11] <= 21'b000000000000000000000;
end

endmodule //pp_pipeline_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
