vendor_name = ModelSim
source_file = 1, COMP0
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/COMP0.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/Waveform.vwf
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/db/COMP0.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = COMP0
instance = comp, \a[2]~I , a[2], COMP0, 1
instance = comp, \a[7]~I , a[7], COMP0, 1
instance = comp, \a[6]~I , a[6], COMP0, 1
instance = comp, \a[4]~I , a[4], COMP0, 1
instance = comp, \a[5]~I , a[5], COMP0, 1
instance = comp, \Mux0~1 , Mux0~1, COMP0, 1
instance = comp, \a[0]~I , a[0], COMP0, 1
instance = comp, \a[3]~I , a[3], COMP0, 1
instance = comp, \a[1]~I , a[1], COMP0, 1
instance = comp, \Mux0~0 , Mux0~0, COMP0, 1
instance = comp, \Mux0~2 , Mux0~2, COMP0, 1
instance = comp, \out_comp~I , out_comp, COMP0, 1
