OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 4 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 16200 16200 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     1460
Number of terminals:      54
Number of snets:          2
Number of nets:           451

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 125.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 11440.
[INFO DRT-0033] V1 shape region query size = 21101.
[INFO DRT-0033] M2 shape region query size = 575.
[INFO DRT-0033] V2 shape region query size = 318.
[INFO DRT-0033] M3 shape region query size = 636.
[INFO DRT-0033] V3 shape region query size = 212.
[INFO DRT-0033] M4 shape region query size = 560.
[INFO DRT-0033] V4 shape region query size = 212.
[INFO DRT-0033] M5 shape region query size = 248.
[INFO DRT-0033] V5 shape region query size = 16.
[INFO DRT-0033] M6 shape region query size = 12.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 323 pins.
[INFO DRT-0081]   Complete 89 unique inst patterns.
[INFO DRT-0084]   Complete 392 groups.
#scanned instances     = 1460
#unique  instances     = 109
#stdCellGenAp          = 2669
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 2147
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1306
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:05, memory = 211.18 (MB), peak = 211.18 (MB)

Number of guides:     3481

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 30 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 30 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 1157.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 1034.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 591.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 92.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 31.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 0.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1779 vertical wires in 1 frboxes and 1126 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 145 vertical wires in 1 frboxes and 216 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 232.23 (MB), peak = 232.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 232.23 (MB), peak = 232.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 373.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 396.81 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 347.72 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:02, memory = 428.35 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:03, memory = 403.35 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:03, memory = 338.19 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:04, memory = 462.70 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:05, memory = 426.27 (MB).
    Completing 90% with 64 violations.
    elapsed time = 00:00:07, memory = 471.55 (MB).
    Completing 100% with 101 violations.
    elapsed time = 00:00:08, memory = 399.42 (MB).
[INFO DRT-0199]   Number of violations = 232.
Viol/Layer          M1     M2     V2     M3     V3     M4     M5
CutSpcTbl            0      0     53      0      4      0      0
EOL                  0      2      0      0      0      0      0
Metal Spacing        2      1      0      1      0      0      0
Recheck              0     66      0     53      0     11      1
Short                0      2      0      0      0      0      0
eolKeepOut           0     36      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:09, memory = 904.27 (MB), peak = 904.27 (MB)
Total wire length = 1227 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 501 um.
Total wire length on LAYER M3 = 589 um.
Total wire length on LAYER M4 = 110 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3336.
Up-via summary (total 3336):.

---------------
 Active       0
     M1    1261
     M2    1837
     M3     204
     M4      34
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3336


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 232 violations.
    elapsed time = 00:00:00, memory = 967.18 (MB).
    Completing 20% with 232 violations.
    elapsed time = 00:00:00, memory = 974.39 (MB).
    Completing 30% with 232 violations.
    elapsed time = 00:00:01, memory = 974.39 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:03, memory = 1011.02 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:03, memory = 1011.02 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:05, memory = 934.12 (MB).
    Completing 70% with 89 violations.
    elapsed time = 00:00:05, memory = 1012.23 (MB).
    Completing 80% with 89 violations.
    elapsed time = 00:00:07, memory = 974.08 (MB).
    Completing 90% with 88 violations.
    elapsed time = 00:00:10, memory = 973.34 (MB).
    Completing 100% with 57 violations.
    elapsed time = 00:00:10, memory = 935.39 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer          M2     V2
CutSpcTbl            0     36
EOL                  3      0
Recheck              6      0
Short                3      0
eolKeepOut          15      0
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:11, memory = 941.38 (MB), peak = 1047.58 (MB)
Total wire length = 1226 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 506 um.
Total wire length on LAYER M3 = 584 um.
Total wire length on LAYER M4 = 107 um.
Total wire length on LAYER M5 = 27 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3299.
Up-via summary (total 3299):.

---------------
 Active       0
     M1    1261
     M2    1815
     M3     187
     M4      36
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3299


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 941.38 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 941.38 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:01, memory = 987.10 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:01, memory = 947.66 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:03, memory = 986.84 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:04, memory = 947.66 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:05, memory = 987.87 (MB).
    Completing 80% with 45 violations.
    elapsed time = 00:00:06, memory = 987.87 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:08, memory = 1020.87 (MB).
    Completing 100% with 50 violations.
    elapsed time = 00:00:09, memory = 947.66 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer          M2     V2     M3     V3     M4
Corner Spacing       0      0      0      0      1
CutSpcTbl            0     25      0      2      0
EOL                  1      0      0      0      1
Metal Spacing        2      0      1      0      0
Recheck              7      0      1      0      1
Short                2      0      0      0      0
eolKeepOut          15      0      0      0      0
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:09, memory = 948.43 (MB), peak = 1053.86 (MB)
Total wire length = 1225 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 504 um.
Total wire length on LAYER M3 = 587 um.
Total wire length on LAYER M4 = 106 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3273.
Up-via summary (total 3273):.

---------------
 Active       0
     M1    1262
     M2    1775
     M3     199
     M4      37
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3273


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 948.43 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 948.43 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:01, memory = 948.43 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:06, memory = 1021.38 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:06, memory = 1021.38 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:09, memory = 948.43 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:09, memory = 948.43 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:10, memory = 987.87 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:13, memory = 981.17 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:16, memory = 948.43 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M2     V2
CutSpcTbl            0      3
Metal Spacing        1      0
Short                2      0
eolKeepOut           3      0
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:17, memory = 951.01 (MB), peak = 1053.86 (MB)
Total wire length = 1223 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 465 um.
Total wire length on LAYER M3 = 587 um.
Total wire length on LAYER M4 = 143 um.
Total wire length on LAYER M5 = 27 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3269.
Up-via summary (total 3269):.

---------------
 Active       0
     M1    1262
     M2    1710
     M3     258
     M4      39
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3269


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 951.01 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 951.01 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 951.01 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 951.01 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 951.01 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 951.01 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:02, memory = 951.01 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 951.01 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:06, memory = 1019.58 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:07, memory = 951.01 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer          M2
Metal Spacing        1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 953.59 (MB), peak = 1053.86 (MB)
Total wire length = 1222 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 468 um.
Total wire length on LAYER M3 = 586 um.
Total wire length on LAYER M4 = 140 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3254.
Up-via summary (total 3254):.

---------------
 Active       0
     M1    1262
     M2    1708
     M3     247
     M4      37
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3254


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 953.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 953.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 866.56 (MB), peak = 1053.86 (MB)
Total wire length = 1222 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 468 um.
Total wire length on LAYER M3 = 586 um.
Total wire length on LAYER M4 = 140 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3252.
Up-via summary (total 3252):.

---------------
 Active       0
     M1    1262
     M2    1706
     M3     247
     M4      37
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3252


[INFO DRT-0198] Complete detail routing.
Total wire length = 1222 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 468 um.
Total wire length on LAYER M3 = 586 um.
Total wire length on LAYER M4 = 140 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3252.
Up-via summary (total 3252):.

---------------
 Active       0
     M1    1262
     M2    1706
     M3     247
     M4      37
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3252


[INFO DRT-0267] cpu time = 00:02:07, elapsed time = 00:00:57, memory = 866.56 (MB), peak = 1053.86 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:06.03[h:]min:sec. CPU time: user 148.29 sys 3.14 (229%). Peak memory: 1079156KB.
