PPA Report for RangeDetector_DynamicTh.v (Module: RangeDetector_DynamicTh)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 25
IO Count: 27
Cell Count: 128

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 737.46 MHz
Reg-to-Reg Critical Path Delay: 1.210 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
