$date
	Wed Oct 22 15:20:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seqT_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module seqT_ins $end
$var wire 1 & Ta $end
$var wire 1 ' Tb $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module TFF_A $end
$var wire 1 & T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 " Q $end
$upscope $end
$scope module TFF_B $end
$var wire 1 ' T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
1$
0#
0"
0!
$end
#2
1#
#4
0#
#5
0$
#6
0'
1&
1!
1#
#8
0#
#10
1'
1"
1#
#12
0#
#14
0&
0"
0!
1#
#16
0#
#18
0'
1&
1!
1#
#20
1'
0#
1%
#22
0'
0&
1"
0!
1#
#24
0#
#26
1#
#28
0#
#30
1'
1#
0%
#32
0#
#34
1&
1!
1#
#36
0#
#38
0&
0"
0!
1#
#40
0'
0#
1%
#42
1#
#44
0#
#46
1#
#48
0#
#50
1#
