$date
	Tue Nov 14 20:51:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module test $end
$var wire 1 ! s1_rdy $end
$var wire 1 " s0_rdy $end
$var wire 1 # m1_val $end
$var wire 1 $ m1_src $end
$var wire 8 % m1_data [7:0] $end
$var wire 1 & m0_val $end
$var wire 1 ' m0_src $end
$var wire 8 ( m0_data [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * m0_rdy $end
$var reg 1 + m1_rdy $end
$var reg 1 , rst_n $end
$var reg 8 - s0_data [7:0] $end
$var reg 1 . s0_dst $end
$var reg 1 / s0_val $end
$var reg 8 0 s1_data [7:0] $end
$var reg 1 1 s1_dst $end
$var reg 1 2 s1_val $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
bx 0
x/
x.
bx -
1,
x+
x*
0)
bx (
x'
x&
bx %
x$
x#
x"
x!
$end
#1
0!
0"
0#
0&
0,
#4
1+
1*
12
b10 0
1/
b1 -
11
0.
1,
#5
0+
0*
0,
1)
#7
1,
#10
0)
#15
1)
#17
1*
b100 0
b11 -
#20
0)
#25
0'
1&
b11 (
1"
1)
#27
1+
b10 0
b1 -
01
1.
#30
0)
#35
1'
b10 (
0$
1#
b1 %
1!
1)
#37
b100 0
b11 -
0.
#40
0)
#45
0'
b11 (
1)
#47
b10 0
b1 -
0/
#50
0)
#55
1'
b10 (
1)
#57
b110 0
1/
b101 -
02
11
1.
#60
0)
#65
b101 %
1)
#67
12
0.
0*
#70
0)
#75
1$
b110 %
0&
1)
#77
1*
b111 -
0+
#80
0)
#85
0'
1&
b111 (
0#
1)
#87
