//Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
//Date        : Fri Oct 27 16:43:01 2023
//Host        : LAPTOP-N4GO34NJ running 64-bit major release  (build 9200)
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper();

  reg [3:0]D10_16_0;
  reg [3:0]D11_16_0;
  reg [3:0]D12_16_0;
  reg [3:0]D13_16_0;
  reg [3:0]D14_16_0;
  reg [3:0]D15_16_0;
  reg [3:0]D16_16_0;
  reg [3:0]D1_16_0;
  reg [3:0]D1_2_0;
  reg [3:0]D1_4_0;
  reg [0:0]D1_8_0;
  reg [3:0]D1_8_1;
  reg [15:0]D1_8_2;
  reg [31:0]D1_8_3;
  reg [3:0]D2_16_0;
  reg [3:0]D2_2_0;
  reg [3:0]D2_4_0;
  reg [0:0]D2_8_0;
  reg [3:0]D2_8_1;
  reg [15:0]D2_8_2;
  reg [31:0]D2_8_3;
  reg [3:0]D3_16_0;
  reg [3:0]D3_4_0;
  reg [0:0]D3_8_0;
  reg [3:0]D3_8_1;
  reg [15:0]D3_8_2;
  reg [31:0]D3_8_3;
  reg [3:0]D4_16_0;
  reg [3:0]D4_4_0;
  reg [0:0]D4_8_0;
  reg [3:0]D4_8_1;
  reg [15:0]D4_8_2;
  reg [31:0]D4_8_3;
  reg [3:0]D5_16_0;
  reg [0:0]D5_8_0;
  reg [3:0]D5_8_1;
  reg [15:0]D5_8_2;
  reg [31:0]D5_8_3;
  reg [3:0]D6_16_0;
  reg [0:0]D6_8_0;
  reg [3:0]D6_8_1;
  reg [15:0]D6_8_2;
  reg [31:0]D6_8_3;
  reg [3:0]D7_16_0;
  reg [0:0]D7_8_0;
  reg [3:0]D7_8_1;
  reg [15:0]D7_8_2;
  reg [31:0]D7_8_3;
  reg [3:0]D8_16_0;
  reg [0:0]D8_8_0;
  reg [3:0]D8_8_1;
  reg [15:0]D8_8_2;
  reg [31:0]D8_8_3;
  reg [3:0]D9_16_0;
  reg P1_0;
  reg P1_16_0;
  reg P1_2_0;
  reg P1_4_0;
  reg P1_8_0;
  reg P1_8_1;
  reg P1_8_2;
  reg P1_8_3;
  reg P2_0;
  reg P2_16_0;
  reg P2_4_0;
  reg P2_8_0;
  reg P2_8_1;
  reg P2_8_2;
  reg P2_8_3;
  reg P3_0;
  reg P3_16_0;
  reg P3_8_0;
  reg P3_8_1;
  reg P3_8_2;
  reg P3_8_3;
  reg P4_16_0;
  wire [3:0]out1_2_0;
  wire [3:0]out2_4_0;
  wire [0:0]out3_8_0;
  wire [3:0]out3_8_1;
  wire [15:0]out3_8_2;
  wire [31:0]out3_8_3;
  wire [3:0]out4_16_0;

  design_1 design_1_i
       (.D10_16_0(D10_16_0),
        .D11_16_0(D11_16_0),
        .D12_16_0(D12_16_0),
        .D13_16_0(D13_16_0),
        .D14_16_0(D14_16_0),
        .D15_16_0(D15_16_0),
        .D16_16_0(D16_16_0),
        .D1_16_0(D1_16_0),
        .D1_2_0(D1_2_0),
        .D1_4_0(D1_4_0),
        .D1_8_0(D1_8_0),
        .D1_8_1(D1_8_1),
        .D1_8_2(D1_8_2),
        .D1_8_3(D1_8_3),
        .D2_16_0(D2_16_0),
        .D2_2_0(D2_2_0),
        .D2_4_0(D2_4_0),
        .D2_8_0(D2_8_0),
        .D2_8_1(D2_8_1),
        .D2_8_2(D2_8_2),
        .D2_8_3(D2_8_3),
        .D3_16_0(D3_16_0),
        .D3_4_0(D3_4_0),
        .D3_8_0(D3_8_0),
        .D3_8_1(D3_8_1),
        .D3_8_2(D3_8_2),
        .D3_8_3(D3_8_3),
        .D4_16_0(D4_16_0),
        .D4_4_0(D4_4_0),
        .D4_8_0(D4_8_0),
        .D4_8_1(D4_8_1),
        .D4_8_2(D4_8_2),
        .D4_8_3(D4_8_3),
        .D5_16_0(D5_16_0),
        .D5_8_0(D5_8_0),
        .D5_8_1(D5_8_1),
        .D5_8_2(D5_8_2),
        .D5_8_3(D5_8_3),
        .D6_16_0(D6_16_0),
        .D6_8_0(D6_8_0),
        .D6_8_1(D6_8_1),
        .D6_8_2(D6_8_2),
        .D6_8_3(D6_8_3),
        .D7_16_0(D7_16_0),
        .D7_8_0(D7_8_0),
        .D7_8_1(D7_8_1),
        .D7_8_2(D7_8_2),
        .D7_8_3(D7_8_3),
        .D8_16_0(D8_16_0),
        .D8_8_0(D8_8_0),
        .D8_8_1(D8_8_1),
        .D8_8_2(D8_8_2),
        .D8_8_3(D8_8_3),
        .D9_16_0(D9_16_0),
        .P1_0(P1_0),
        .P1_16_0(P1_16_0),
        .P1_2_0(P1_2_0),
        .P1_4_0(P1_4_0),
        .P1_8_0(P1_8_0),
        .P1_8_1(P1_8_1),
        .P1_8_2(P1_8_2),
        .P1_8_3(P1_8_3),
        .P2_0(P2_0),
        .P2_16_0(P2_16_0),
        .P2_4_0(P2_4_0),
        .P2_8_0(P2_8_0),
        .P2_8_1(P2_8_1),
        .P2_8_2(P2_8_2),
        .P2_8_3(P2_8_3),
        .P3_0(P3_0),
        .P3_16_0(P3_16_0),
        .P3_8_0(P3_8_0),
        .P3_8_1(P3_8_1),
        .P3_8_2(P3_8_2),
        .P3_8_3(P3_8_3),
        .P4_16_0(P4_16_0),
        .out1_2_0(out1_2_0),
        .out2_4_0(out2_4_0),
        .out3_8_0(out3_8_0),
        .out3_8_1(out3_8_1),
        .out3_8_2(out3_8_2),
        .out3_8_3(out3_8_3),
        .out4_16_0(out4_16_0));
initial
begin
D1_8_1 = 4'b0000;
D2_8_1 = 4'b0001;
D3_8_1 = 4'b0010;
D4_8_1 = 4'b0011;
D5_8_1 = 4'b0100;
D6_8_1 = 4'b0101;
D7_8_1 = 4'b0110;
D8_8_1 = 4'b0111;

D1_8_0 = 0;
D2_8_0 = 1;
D3_8_0 = 0;
D4_8_0 = 1;
D5_8_0 = 0;
D6_8_0 = 1;
D7_8_0 = 0;
D8_8_0 = 1;

D1_8_2 = 16'b0000000000000000;
D2_8_2 = 16'b0000000000000001;
D3_8_2 = 16'b0000000000000010;
D4_8_2 = 16'b0000000000000011;
D5_8_2 = 16'b0000000000000100;
D6_8_2 = 16'b0000000000000101;
D7_8_2 = 16'b0000000000000110;
D8_8_2 = 16'b0000000000000111;

D1_8_3 = 32'b00000000000000000000000000000000;
D2_8_3 = 32'b00000000000000010000000000000001;
D3_8_3 = 32'b00000000000000100000000000000010;
D4_8_3 = 32'b00000000000000110000000000000011;
D5_8_3 = 32'b00000000000001000000000000000100;
D6_8_3 = 32'b00000000000001010000000000000101;
D7_8_3 = 32'b00000000000001100000000000000110;
D8_8_3 = 32'b00000000000001110000000000000111;

D1_2_0 = 4'b0000;
D2_2_0 = 4'b0001;

D1_4_0 = 4'b0000;
D2_4_0 = 4'b0001;
D3_4_0 = 4'b0010;
D4_4_0 = 4'b0011;

D1_16_0 = 4'b0000;
D2_16_0 = 4'b0001;
D3_16_0 = 4'b0010;
D4_16_0 = 4'b0011;
D5_16_0 = 4'b0100;
D6_16_0 = 4'b0101;
D7_16_0 = 4'b0110;
D8_16_0 = 4'b0111;
D9_16_0 = 4'b1000;
D10_16_0 = 4'b1001;
D11_16_0 = 4'b1010;
D12_16_0 = 4'b1011;
D13_16_0 = 4'b1100;
D14_16_0 = 4'b1101;
D15_16_0 = 4'b1110;
D16_16_0 = 4'b1111;

        P1_0=0;P2_0=0;P3_0=0;//2to1 4bit
        P1_2_0 = 0;
 #20    P1_2_0 = 1;
 #20
        P1_0=1;P2_0=0;P3_0=0;//4to1 4bit
        P1_4_0=0;P2_4_0=0;
 #20    P1_4_0=0;P2_4_0=1;
 #20    P1_4_0=1;P2_4_0=0;
 #20    P1_4_0=1;P2_4_0=1;
 #20
        P1_0=0;P2_0=1;P3_0=0;//8to1 1bit
        P1_8_0=0;P2_8_0=0;P3_8_0=0;
#20     P1_8_0=0;P2_8_0=0;P3_8_0=1;
#20     P1_8_0=0;P2_8_0=1;P3_8_0=0;
#20     P1_8_0=0;P2_8_0=1;P3_8_0=1;
#20     P1_8_0=1;P2_8_0=0;P3_8_0=0;
#20     P1_8_0=1;P2_8_0=0;P3_8_0=1;
#20     P1_8_0=1;P2_8_0=1;P3_8_0=0;
#20     P1_8_0=1;P2_8_0=1;P3_8_0=1;
#20
        P1_0=0;P2_0=0;P3_0=1;//8to1 4bit
        P1_8_1=0;P2_8_1=0;P3_8_1=0;
#20     P1_8_1=0;P2_8_1=0;P3_8_1=1;
#20     P1_8_1=0;P2_8_1=1;P3_8_1=0;
#20     P1_8_1=0;P2_8_1=1;P3_8_1=1;
#20     P1_8_1=1;P2_8_1=0;P3_8_1=0;
#20     P1_8_1=1;P2_8_1=0;P3_8_1=1;
#20     P1_8_1=1;P2_8_1=1;P3_8_1=0;
#20     P1_8_1=1;P2_8_1=1;P3_8_1=1;
#20
         P1_0=1;P2_0=0;P3_0=1;//8to1 16bit
        P1_8_2=0;P2_8_2=0;P3_8_2=0;
#20     P1_8_2=0;P2_8_2=0;P3_8_2=1;
#20     P1_8_2=0;P2_8_2=1;P3_8_2=0;
#20     P1_8_2=0;P2_8_2=1;P3_8_2=1;
#20     P1_8_2=1;P2_8_2=0;P3_8_2=0;
#20     P1_8_2=1;P2_8_2=0;P3_8_2=1;
#20     P1_8_2=1;P2_8_2=1;P3_8_2=0;
#20     P1_8_2=1;P2_8_2=1;P3_8_2=1;
#20
        P1_0=0;P2_0=1;P3_0=1;//8to1 32bit
        P1_8_3=0;P2_8_3=0;P3_8_3=0;
#20     P1_8_3=0;P2_8_3=0;P3_8_3=1;
#20     P1_8_3=0;P2_8_3=1;P3_8_3=0;
#20     P1_8_3=0;P2_8_3=1;P3_8_3=1;
#20     P1_8_3=1;P2_8_3=0;P3_8_3=0;
#20     P1_8_3=1;P2_8_3=0;P3_8_3=1;
#20     P1_8_3=1;P2_8_3=1;P3_8_3=0;
#20     P1_8_3=1;P2_8_3=1;P3_8_3=1;
#20
        P1_0=1;P2_0=1;P3_0=0;//16to1 4bit
        P1_16_0=0;P2_16_0=0;P3_16_0=0;P4_16_0=0;
#20     P1_16_0=0;P2_16_0=0;P3_16_0=0;P4_16_0=1;
#20     P1_16_0=0;P2_16_0=0;P3_16_0=1;P4_16_0=0;
#20     P1_16_0=0;P2_16_0=0;P3_16_0=1;P4_16_0=1;
#20     P1_16_0=0;P2_16_0=1;P3_16_0=0;P4_16_0=0;
#20     P1_16_0=0;P2_16_0=1;P3_16_0=0;P4_16_0=1;
#20     P1_16_0=0;P2_16_0=1;P3_16_0=1;P4_16_0=0;
#20     P1_16_0=0;P2_16_0=1;P3_16_0=1;P4_16_0=1;
#20     P1_16_0=1;P2_16_0=0;P3_16_0=0;P4_16_0=0;
#20     P1_16_0=1;P2_16_0=0;P3_16_0=0;P4_16_0=1;
#20     P1_16_0=1;P2_16_0=0;P3_16_0=1;P4_16_0=0;
#20     P1_16_0=1;P2_16_0=0;P3_16_0=1;P4_16_0=1;
#20     P1_16_0=1;P2_16_0=1;P3_16_0=0;P4_16_0=0;
#20     P1_16_0=1;P2_16_0=1;P3_16_0=0;P4_16_0=1;
#20     P1_16_0=1;P2_16_0=1;P3_16_0=1;P4_16_0=0;
#20     P1_16_0=1;P2_16_0=1;P3_16_0=1;P4_16_0=1;
end

endmodule
