[12/28 21:21:36      0s] 
[12/28 21:21:36      0s] Cadence Innovus(TM) Implementation System.
[12/28 21:21:36      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/28 21:21:36      0s] 
[12/28 21:21:36      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/28 21:21:36      0s] Options:	
[12/28 21:21:36      0s] Date:		Tue Dec 28 21:21:36 2021
[12/28 21:21:36      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[12/28 21:21:36      0s] OS:		CentOS release 6.10 (Final)
[12/28 21:21:36      0s] 
[12/28 21:21:36      0s] License:
[12/28 21:21:36      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/28 21:21:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/28 21:22:05     14s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/28 21:22:06     15s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 21:22:06     15s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/28 21:22:06     15s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 21:22:06     15s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/28 21:22:06     15s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/28 21:22:06     15s] @(#)CDS: CPE v20.10-p006
[12/28 21:22:06     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 21:22:06     15s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/28 21:22:06     15s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/28 21:22:06     15s] @(#)CDS: RCDB 11.15.0
[12/28 21:22:06     15s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/28 21:22:06     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_147172_cad29_d10013_Lirsxk.

[12/28 21:22:06     15s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[12/28 21:22:07     16s] 
[12/28 21:22:07     16s] **INFO:  MMMC transition support version v31-84 
[12/28 21:22:07     16s] 
[12/28 21:22:07     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/28 21:22:07     16s] <CMD> suppressMessage ENCEXT-2799
[12/28 21:22:07     16s] <CMD> win
[12/28 21:22:44     19s] <CMD> encMessage warning 0
[12/28 21:22:44     19s] Suppress "**WARN ..." messages.
[12/28 21:22:44     19s] <CMD> encMessage debug 0
[12/28 21:22:44     19s] <CMD> encMessage info 0
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'sram_256x8' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 21:22:44     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[12/28 21:22:44     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 21:22:44     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 21:22:44     20s] is not loaded in the Innovus database and cannot be used in the
[12/28 21:22:44     20s] netlist.
[12/28 21:22:44     20s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[12/28 21:22:44     20s] To increase the message display limit, refer to the product command reference manual.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'WEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[12/28 21:22:44     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[12/28 21:22:44     20s] Loading view definition file from /home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/viewDefinition.tcl
[12/28 21:22:45     20s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/lib/slow.lib)
[12/28 21:22:45     21s] *** End library_loading (cpu=0.01min, real=0.02min, mem=12.5M, fe_cpu=0.35min, fe_real=1.15min, fe_mem=876.3M) ***
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/28 21:22:45     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/28 21:22:45     21s] To increase the message display limit, refer to the product command reference manual.
[12/28 21:22:45     21s] *** Netlist is unique.
[12/28 21:22:45     21s] Loading preference file /home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/gui.pref.tcl ...
[12/28 21:22:47     21s] Loading place ...
[12/28 21:22:48     22s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/28 21:22:48     22s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:22:48     22s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[12/28 21:22:48     22s] timing_enable_default_delay_arc
[12/28 21:23:07     24s] <CMD> fit
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingLayers {}
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingLayers {}
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeRingLayers {}
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 21:23:12     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 21:24:34     30s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:24:34     30s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:24:34     30s] 
[12/28 21:24:34     30s] Stripes will stop at the boundary of the specified area.
[12/28 21:24:34     30s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:24:34     30s] Stripes will not extend to closest target.
[12/28 21:24:34     30s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:24:34     30s] Stripes will not be created over regions without power planning wires.
[12/28 21:24:34     30s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:24:34     30s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:24:34     30s] Offset for stripe breaking is set to 0.
[12/28 21:24:34     30s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 150 -start_from left -start_offset 100 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:24:34     30s] 
[12/28 21:24:34     30s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:24:34     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:24:34     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:24:34     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:24:34     30s] Starting stripe generation ...
[12/28 21:24:34     30s] Non-Default Mode Option Settings :
[12/28 21:24:34     30s]   NONE
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:24:34     30s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:24:34     30s] Stripe generation is complete.
[12/28 21:24:34     30s] vias are now being generated.
[12/28 21:24:34     30s] addStripe created 20 wires.
[12/28 21:24:34     30s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[12/28 21:24:34     30s] +--------+----------------+----------------+
[12/28 21:24:34     30s] |  Layer |     Created    |     Deleted    |
[12/28 21:24:34     30s] +--------+----------------+----------------+
[12/28 21:24:34     30s] | METAL2 |        2       |       NA       |
[12/28 21:24:34     30s] |  VIA23 |        4       |        0       |
[12/28 21:24:34     30s] |  VIA34 |       56       |        0       |
[12/28 21:24:34     30s] | METAL4 |       12       |       NA       |
[12/28 21:24:34     30s] |  VIA45 |       12       |        0       |
[12/28 21:24:34     30s] | METAL5 |        6       |       NA       |
[12/28 21:24:34     30s] +--------+----------------+----------------+
[12/28 21:24:40     31s] <CMD> setLayerPreference pinObj -isVisible 1
[12/28 21:25:13     33s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:25:13     33s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:25:13     33s] 
[12/28 21:25:13     33s] Stripes will stop at the boundary of the specified area.
[12/28 21:25:13     33s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:25:13     33s] Stripes will not extend to closest target.
[12/28 21:25:13     33s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:25:13     33s] Stripes will not be created over regions without power planning wires.
[12/28 21:25:13     33s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:25:13     33s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:25:13     33s] Offset for stripe breaking is set to 0.
[12/28 21:25:13     33s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 100 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:25:13     33s] 
[12/28 21:25:13     33s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:13     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:13     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:13     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:13     33s] Starting stripe generation ...
[12/28 21:25:13     33s] Non-Default Mode Option Settings :
[12/28 21:25:13     33s]   NONE
[12/28 21:25:13     33s] Stripe generation is complete.
[12/28 21:25:13     33s] vias are now being generated.
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
[12/28 21:25:13     33s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
[12/28 21:25:13     33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 408.33) (114.64, 408.36).
[12/28 21:25:13     33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 507.95) (114.64, 507.98).
[12/28 21:25:13     33s] addStripe created 12 wires.
[12/28 21:25:13     33s] ViaGen created 287 vias, deleted 2 vias to avoid violation.
[12/28 21:25:13     33s] +--------+----------------+----------------+
[12/28 21:25:13     33s] |  Layer |     Created    |     Deleted    |
[12/28 21:25:13     33s] +--------+----------------+----------------+
[12/28 21:25:13     33s] |  VIA23 |       81       |        1       |
[12/28 21:25:13     33s] |  VIA34 |       87       |        1       |
[12/28 21:25:13     33s] |  VIA45 |       119      |        0       |
[12/28 21:25:13     33s] | METAL5 |       12       |       NA       |
[12/28 21:25:13     33s] +--------+----------------+----------------+
[12/28 21:25:19     34s] <CMD> undo
[12/28 21:25:27     34s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:25:27     34s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:25:27     34s] 
[12/28 21:25:27     34s] Stripes will stop at the boundary of the specified area.
[12/28 21:25:27     34s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:25:27     34s] Stripes will not extend to closest target.
[12/28 21:25:27     34s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:25:27     34s] Stripes will not be created over regions without power planning wires.
[12/28 21:25:27     34s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:25:27     34s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:25:27     34s] Offset for stripe breaking is set to 0.
[12/28 21:25:27     34s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:25:27     34s] 
[12/28 21:25:27     34s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:27     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:27     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:27     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:27     34s] Starting stripe generation ...
[12/28 21:25:27     34s] Non-Default Mode Option Settings :
[12/28 21:25:27     34s]   NONE
[12/28 21:25:27     34s] Stripe generation is complete.
[12/28 21:25:27     34s] vias are now being generated.
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (390.38, 401.64) (543.62, 403.64)
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
[12/28 21:25:27     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 404.24) (541.02, 406.24)
[12/28 21:25:27     34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 408.33) (114.64, 408.36).
[12/28 21:25:27     34s] addStripe created 10 wires.
[12/28 21:25:27     34s] ViaGen created 225 vias, deleted 0 via to avoid violation.
[12/28 21:25:27     34s] +--------+----------------+----------------+
[12/28 21:25:27     34s] |  Layer |     Created    |     Deleted    |
[12/28 21:25:27     34s] +--------+----------------+----------------+
[12/28 21:25:27     34s] |  VIA23 |       65       |        0       |
[12/28 21:25:27     34s] |  VIA34 |       68       |        0       |
[12/28 21:25:27     34s] |  VIA45 |       92       |        0       |
[12/28 21:25:27     34s] | METAL5 |       10       |       NA       |
[12/28 21:25:27     34s] +--------+----------------+----------------+
[12/28 21:25:30     34s] <CMD> undo
[12/28 21:25:34     35s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:25:34     35s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:25:34     35s] 
[12/28 21:25:34     35s] Stripes will stop at the boundary of the specified area.
[12/28 21:25:34     35s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:25:34     35s] Stripes will not extend to closest target.
[12/28 21:25:34     35s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:25:34     35s] Stripes will not be created over regions without power planning wires.
[12/28 21:25:34     35s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:25:34     35s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:25:34     35s] Offset for stripe breaking is set to 0.
[12/28 21:25:34     35s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 200 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:25:34     35s] 
[12/28 21:25:34     35s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:34     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:34     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:34     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:34     35s] Starting stripe generation ...
[12/28 21:25:34     35s] Non-Default Mode Option Settings :
[12/28 21:25:34     35s]   NONE
[12/28 21:25:34     35s] Stripe generation is complete.
[12/28 21:25:34     35s] vias are now being generated.
[12/28 21:25:34     35s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 507.95) (114.64, 507.98).
[12/28 21:25:34     35s] addStripe created 7 wires.
[12/28 21:25:34     35s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[12/28 21:25:34     35s] +--------+----------------+----------------+
[12/28 21:25:34     35s] |  Layer |     Created    |     Deleted    |
[12/28 21:25:34     35s] +--------+----------------+----------------+
[12/28 21:25:34     35s] |  VIA23 |       49       |        0       |
[12/28 21:25:34     35s] |  VIA34 |       52       |        0       |
[12/28 21:25:34     35s] |  VIA45 |       69       |        0       |
[12/28 21:25:34     35s] | METAL5 |        7       |       NA       |
[12/28 21:25:34     35s] +--------+----------------+----------------+
[12/28 21:25:39     35s] <CMD> undo
[12/28 21:25:53     36s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:25:53     36s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:25:53     36s] 
[12/28 21:25:53     36s] Stripes will stop at the boundary of the specified area.
[12/28 21:25:53     36s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:25:53     36s] Stripes will not extend to closest target.
[12/28 21:25:53     36s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:25:53     36s] Stripes will not be created over regions without power planning wires.
[12/28 21:25:53     36s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:25:53     36s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:25:53     36s] Offset for stripe breaking is set to 0.
[12/28 21:25:53     36s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 200 -start_from bottom -start_offset 50 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:25:53     36s] 
[12/28 21:25:53     36s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:53     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:53     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:53     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:25:53     36s] Starting stripe generation ...
[12/28 21:25:53     36s] Non-Default Mode Option Settings :
[12/28 21:25:53     36s]   NONE
[12/28 21:25:53     36s] Stripe generation is complete.
[12/28 21:25:53     36s] vias are now being generated.
[12/28 21:25:53     36s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 532.84) (243.24, 534.84)
[12/28 21:25:53     36s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
[12/28 21:25:53     36s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
[12/28 21:25:53     36s] addStripe created 8 wires.
[12/28 21:25:53     36s] ViaGen created 176 vias, deleted 3 vias to avoid violation.
[12/28 21:25:53     36s] +--------+----------------+----------------+
[12/28 21:25:53     36s] |  Layer |     Created    |     Deleted    |
[12/28 21:25:53     36s] +--------+----------------+----------------+
[12/28 21:25:53     36s] |  VIA23 |       49       |        1       |
[12/28 21:25:53     36s] |  VIA34 |       53       |        1       |
[12/28 21:25:53     36s] |  VIA45 |       74       |        1       |
[12/28 21:25:53     36s] | METAL5 |        8       |       NA       |
[12/28 21:25:53     36s] +--------+----------------+----------------+
[12/28 21:25:56     36s] <CMD> undo
[12/28 21:26:11     38s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:26:11     38s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:26:11     38s] 
[12/28 21:26:11     38s] Stripes will stop at the boundary of the specified area.
[12/28 21:26:11     38s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:26:11     38s] Stripes will not extend to closest target.
[12/28 21:26:11     38s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:26:11     38s] Stripes will not be created over regions without power planning wires.
[12/28 21:26:11     38s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:26:11     38s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:26:11     38s] Offset for stripe breaking is set to 0.
[12/28 21:26:11     38s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 50 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:26:11     38s] 
[12/28 21:26:11     38s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:11     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:11     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:11     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:11     38s] Starting stripe generation ...
[12/28 21:26:11     38s] Non-Default Mode Option Settings :
[12/28 21:26:11     38s]   NONE
[12/28 21:26:11     38s] Stripe generation is complete.
[12/28 21:26:11     38s] vias are now being generated.
[12/28 21:26:11     38s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (241.24, 437.25) (243.24, 437.27).
[12/28 21:26:11     38s] addStripe created 6 wires.
[12/28 21:26:11     38s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[12/28 21:26:11     38s] +--------+----------------+----------------+
[12/28 21:26:11     38s] |  Layer |     Created    |     Deleted    |
[12/28 21:26:11     38s] +--------+----------------+----------------+
[12/28 21:26:11     38s] |  VIA23 |       48       |        0       |
[12/28 21:26:11     38s] |  VIA34 |       51       |        0       |
[12/28 21:26:11     38s] |  VIA45 |       71       |        0       |
[12/28 21:26:11     38s] | METAL5 |        6       |       NA       |
[12/28 21:26:11     38s] +--------+----------------+----------------+
[12/28 21:26:17     38s] <CMD> undo
[12/28 21:26:21     38s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:26:21     38s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:26:21     38s] 
[12/28 21:26:21     38s] Stripes will stop at the boundary of the specified area.
[12/28 21:26:21     38s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:26:21     38s] Stripes will not extend to closest target.
[12/28 21:26:21     38s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:26:21     38s] Stripes will not be created over regions without power planning wires.
[12/28 21:26:21     38s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:26:21     38s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:26:21     38s] Offset for stripe breaking is set to 0.
[12/28 21:26:21     38s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 80 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:26:21     38s] 
[12/28 21:26:21     38s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:21     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:21     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:21     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:21     38s] Starting stripe generation ...
[12/28 21:26:21     38s] Non-Default Mode Option Settings :
[12/28 21:26:21     38s]   NONE
[12/28 21:26:21     38s] Stripe generation is complete.
[12/28 21:26:21     38s] vias are now being generated.
[12/28 21:26:21     38s] addStripe created 6 wires.
[12/28 21:26:21     38s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[12/28 21:26:21     38s] +--------+----------------+----------------+
[12/28 21:26:21     38s] |  Layer |     Created    |     Deleted    |
[12/28 21:26:21     38s] +--------+----------------+----------------+
[12/28 21:26:21     38s] |  VIA23 |       48       |        0       |
[12/28 21:26:21     38s] |  VIA34 |       51       |        0       |
[12/28 21:26:21     38s] |  VIA45 |       71       |        0       |
[12/28 21:26:21     38s] | METAL5 |        6       |       NA       |
[12/28 21:26:21     38s] +--------+----------------+----------------+
[12/28 21:26:27     39s] <CMD> undo
[12/28 21:26:32     39s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:26:32     39s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:26:32     39s] 
[12/28 21:26:32     39s] Stripes will stop at the boundary of the specified area.
[12/28 21:26:32     39s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:26:32     39s] Stripes will not extend to closest target.
[12/28 21:26:32     39s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:26:32     39s] Stripes will not be created over regions without power planning wires.
[12/28 21:26:32     39s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:26:32     39s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:26:32     39s] Offset for stripe breaking is set to 0.
[12/28 21:26:32     39s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -start_offset 100 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:26:32     39s] 
[12/28 21:26:32     39s] Initialize fgc environment(mem: 1210.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:32     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:32     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:32     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1210.3M)
[12/28 21:26:32     39s] Starting stripe generation ...
[12/28 21:26:32     39s] Non-Default Mode Option Settings :
[12/28 21:26:32     39s]   NONE
[12/28 21:26:33     39s] Stripe generation is complete.
[12/28 21:26:33     39s] vias are now being generated.
[12/28 21:26:33     39s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (112.64, 488.01) (114.64, 488.04).
[12/28 21:26:33     39s] addStripe created 6 wires.
[12/28 21:26:33     39s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[12/28 21:26:33     39s] +--------+----------------+----------------+
[12/28 21:26:33     39s] |  Layer |     Created    |     Deleted    |
[12/28 21:26:33     39s] +--------+----------------+----------------+
[12/28 21:26:33     39s] |  VIA23 |       48       |        0       |
[12/28 21:26:33     39s] |  VIA34 |       51       |        0       |
[12/28 21:26:33     39s] |  VIA45 |       71       |        0       |
[12/28 21:26:33     39s] | METAL5 |        6       |       NA       |
[12/28 21:26:33     39s] +--------+----------------+----------------+
[12/28 21:27:24     43s] <CMD> saveDesign ipdc/powerstripe
[12/28 21:27:24     43s] #% Begin save design ... (date=12/28 21:27:24, mem=868.6M)
[12/28 21:27:24     43s] % Begin Save ccopt configuration ... (date=12/28 21:27:24, mem=870.6M)
[12/28 21:27:24     43s] % End Save ccopt configuration ... (date=12/28 21:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.4M, current mem=871.4M)
[12/28 21:27:24     43s] % Begin Save netlist data ... (date=12/28 21:27:24, mem=891.2M)
[12/28 21:27:24     43s] Writing Binary DB to ipdc/powerstripe.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 21:27:24     43s] % End Save netlist data ... (date=12/28 21:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.6M, current mem=891.5M)
[12/28 21:27:24     43s] Saving symbol-table file ...
[12/28 21:27:25     43s] Saving congestion map file ipdc/powerstripe.dat.tmp/ipdc.route.congmap.gz ...
[12/28 21:27:25     43s] % Begin Save AAE data ... (date=12/28 21:27:25, mem=892.1M)
[12/28 21:27:25     43s] Saving AAE Data ...
[12/28 21:27:25     43s] % End Save AAE data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=892.1M, current mem=892.1M)
[12/28 21:27:25     43s] Saving preference file ipdc/powerstripe.dat.tmp/gui.pref.tcl ...
[12/28 21:27:25     43s] Saving mode setting ...
[12/28 21:27:25     43s] Saving global file ...
[12/28 21:27:25     43s] % Begin Save floorplan data ... (date=12/28 21:27:25, mem=893.2M)
[12/28 21:27:25     43s] Saving floorplan file ...
[12/28 21:27:25     43s] % End Save floorplan data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.8M, current mem=893.8M)
[12/28 21:27:25     43s] Saving PG file ipdc/powerstripe.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:27:25 2021)
[12/28 21:27:25     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1218.9M) ***
[12/28 21:27:25     43s] Saving Drc markers ...
[12/28 21:27:25     43s] ... No Drc file written since there is no markers found.
[12/28 21:27:25     43s] % Begin Save placement data ... (date=12/28 21:27:25, mem=893.9M)
[12/28 21:27:25     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:27:25     43s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:27:25     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1222.9M) ***
[12/28 21:27:26     44s] % End Save placement data ... (date=12/28 21:27:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=894.0M, current mem=894.0M)
[12/28 21:27:26     44s] % Begin Save routing data ... (date=12/28 21:27:26, mem=894.0M)
[12/28 21:27:26     44s] Saving route file ...
[12/28 21:27:26     44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1219.9M) ***
[12/28 21:27:26     44s] % End Save routing data ... (date=12/28 21:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.2M, current mem=894.2M)
[12/28 21:27:26     44s] Saving property file ipdc/powerstripe.dat.tmp/ipdc.prop
[12/28 21:27:26     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1222.9M) ***
[12/28 21:27:26     44s] % Begin Save power constraints data ... (date=12/28 21:27:26, mem=894.7M)
[12/28 21:27:26     44s] % End Save power constraints data ... (date=12/28 21:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=894.8M, current mem=894.8M)
[12/28 21:27:30     47s] Generated self-contained design powerstripe.dat.tmp
[12/28 21:27:30     47s] #% End save design ... (date=12/28 21:27:30, total cpu=0:00:04.2, real=0:00:06.0, peak res=923.7M, current mem=899.3M)
[12/28 21:27:30     47s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:27:30     47s] 
[12/28 21:28:35     52s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/28 21:28:35     52s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 21:28:35     52s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 21:28:35     52s] *** Begin SPECIAL ROUTE on Tue Dec 28 21:28:35 2021 ***
[12/28 21:28:35     52s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 21:28:35     52s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 21:28:35     52s] 
[12/28 21:28:35     52s] Begin option processing ...
[12/28 21:28:35     52s] srouteConnectPowerBump set to false
[12/28 21:28:35     52s] routeSelectNet set to "VDD VSS"
[12/28 21:28:35     52s] routeSpecial set to true
[12/28 21:28:35     52s] srouteBottomLayerLimit set to 1
[12/28 21:28:35     52s] srouteBottomTargetLayerLimit set to 1
[12/28 21:28:35     52s] srouteConnectBlockPin set to false
[12/28 21:28:35     52s] srouteConnectConverterPin set to false
[12/28 21:28:35     52s] srouteConnectPadPin set to false
[12/28 21:28:35     52s] srouteConnectStripe set to false
[12/28 21:28:35     52s] srouteCrossoverViaBottomLayer set to 1
[12/28 21:28:35     52s] srouteCrossoverViaTopLayer set to 8
[12/28 21:28:35     52s] srouteFollowCorePinEnd set to 3
[12/28 21:28:35     52s] srouteFollowPadPin set to false
[12/28 21:28:35     52s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 21:28:35     52s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 21:28:35     52s] sroutePadPinAllPorts set to true
[12/28 21:28:35     52s] sroutePreserveExistingRoutes set to true
[12/28 21:28:35     52s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 21:28:35     52s] srouteStopBlockPin set to "nearestTarget"
[12/28 21:28:35     52s] srouteTopLayerLimit set to 8
[12/28 21:28:35     52s] srouteTopTargetLayerLimit set to 8
[12/28 21:28:35     52s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2307.00 megs.
[12/28 21:28:35     52s] 
[12/28 21:28:35     52s] Reading DB technology information...
[12/28 21:28:35     52s] Finished reading DB technology information.
[12/28 21:28:35     52s] Reading floorplan and netlist information...
[12/28 21:28:35     52s] Finished reading floorplan and netlist information.
[12/28 21:28:35     53s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 21:28:35     53s] Read in 536 macros, 105 used
[12/28 21:28:35     53s] Read in 106 components
[12/28 21:28:35     53s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 21:28:35     53s]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[12/28 21:28:35     53s] Read in 59 logical pins
[12/28 21:28:35     53s] Read in 3 blockages
[12/28 21:28:35     53s] Read in 59 nets
[12/28 21:28:35     53s] Read in 2 special nets, 2 routed
[12/28 21:28:35     53s] Read in 212 terminals
[12/28 21:28:35     53s] 2 nets selected.
[12/28 21:28:35     53s] 
[12/28 21:28:35     53s] Begin power routing ...
[12/28 21:28:35     53s] CPU time for FollowPin 0 seconds
[12/28 21:28:35     53s] CPU time for FollowPin 0 seconds
[12/28 21:28:35     53s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 113.320000) (541.280029, 113.820000).
[12/28 21:28:35     53s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 533.979980) (541.280029, 534.479980).
[12/28 21:28:35     53s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 135.71) (541.02, 135.96).
[12/28 21:28:35     53s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 511.84) (541.02, 512.09).
[12/28 21:28:35     53s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 113.320000) (393.484985, 113.820000).
[12/28 21:28:35     53s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 533.979980) (393.484985, 534.479980).
[12/28 21:28:35     53s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 135.71) (394.98, 135.96).
[12/28 21:28:35     53s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 511.84) (394.98, 512.09).
[12/28 21:28:36     53s]   Number of Core ports routed: 576
[12/28 21:28:36     53s]   Number of Followpin connections: 288
[12/28 21:28:36     53s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2313.00 megs.
[12/28 21:28:36     53s] 
[12/28 21:28:36     53s] 
[12/28 21:28:36     53s] 
[12/28 21:28:36     53s]  Begin updating DB with routing results ...
[12/28 21:28:36     53s]  Updating DB with 0 via definition ...
[12/28 21:28:36     53s] sroute created 910 wires.
[12/28 21:28:36     53s] ViaGen created 2608 vias, deleted 0 via to avoid violation.
[12/28 21:28:36     53s] +--------+----------------+----------------+
[12/28 21:28:36     53s] |  Layer |     Created    |     Deleted    |
[12/28 21:28:36     53s] +--------+----------------+----------------+
[12/28 21:28:36     53s] | METAL1 |       864      |       NA       |
[12/28 21:28:36     53s] |  VIA12 |      1580      |        0       |
[12/28 21:28:36     53s] |  VIA23 |       516      |        0       |
[12/28 21:28:36     53s] |  VIA34 |       432      |        0       |
[12/28 21:28:36     53s] |  VIA45 |       80       |        0       |
[12/28 21:28:36     53s] | METAL5 |       46       |       NA       |
[12/28 21:28:36     53s] +--------+----------------+----------------+
[12/28 21:28:53     54s] <CMD> verify_drc
[12/28 21:28:53     54s]  *** Starting Verify DRC (MEM: 1285.4) ***
[12/28 21:28:53     54s] 
[12/28 21:28:53     54s] #create default rule from bind_ndr_rule rule=0x7fbff69907f0 0x7fbfdf0c0018
[12/28 21:28:53     55s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/28 21:28:53     55s]   VERIFY DRC ...... Starting Verification
[12/28 21:28:53     55s]   VERIFY DRC ...... Initializing
[12/28 21:28:53     55s]   VERIFY DRC ...... Deleting Existing Violations
[12/28 21:28:53     55s]   VERIFY DRC ...... Creating Sub-Areas
[12/28 21:28:53     55s]   VERIFY DRC ...... Using new threading
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 163.200} 1 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {165.920 0.000 331.840 163.200} 2 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {331.840 0.000 497.760 163.200} 3 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {497.760 0.000 653.660 163.200} 4 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {0.000 163.200 165.920 326.400} 5 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {165.920 163.200 331.840 326.400} 6 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {331.840 163.200 497.760 326.400} 7 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {497.760 163.200 653.660 326.400} 8 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {0.000 326.400 165.920 489.600} 9 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {165.920 326.400 331.840 489.600} 10 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {331.840 326.400 497.760 489.600} 11 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {497.760 326.400 653.660 489.600} 12 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {0.000 489.600 165.920 647.800} 13 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {165.920 489.600 331.840 647.800} 14 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {331.840 489.600 497.760 647.800} 15 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area: {497.760 489.600 653.660 647.800} 16 of 16
[12/28 21:28:53     55s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/28 21:28:53     55s] 
[12/28 21:28:53     55s]   Verification Complete : 0 Viols.
[12/28 21:28:53     55s] 
[12/28 21:28:53     55s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 5.0M) ***
[12/28 21:28:53     55s] 
[12/28 21:30:49     64s] <CMD> verifyConnectivity -net {VDD VSS} -type special -error 1000 -warning 50
[12/28 21:30:49     64s] VERIFY_CONNECTIVITY use new engine.
[12/28 21:30:49     64s] 
[12/28 21:30:49     64s] ******** Start: VERIFY CONNECTIVITY ********
[12/28 21:30:49     64s] Start Time: Tue Dec 28 21:30:49 2021
[12/28 21:30:49     64s] 
[12/28 21:30:49     64s] Design Name: ipdc
[12/28 21:30:49     64s] Database Units: 2000
[12/28 21:30:49     64s] Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
[12/28 21:30:49     64s] Error Limit = 1000; Warning Limit = 50
[12/28 21:30:49     64s] Check specified nets
[12/28 21:30:49     64s] *** Checking Net VDD
[12/28 21:30:49     64s] *** Checking Net VSS
[12/28 21:30:49     64s] 
[12/28 21:30:49     64s] Begin Summary 
[12/28 21:30:49     64s]   Found no problems or warnings.
[12/28 21:30:49     64s] End Summary
[12/28 21:30:49     64s] 
[12/28 21:30:49     64s] End Time: Tue Dec 28 21:30:49 2021
[12/28 21:30:49     64s] Time Elapsed: 0:00:00.0
[12/28 21:30:49     64s] 
[12/28 21:30:49     64s] ******** End: VERIFY CONNECTIVITY ********
[12/28 21:30:49     64s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/28 21:30:49     64s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/28 21:30:49     64s] 
[12/28 21:31:10     66s] <CMD> saveDesign ipdc/powerplan
[12/28 21:31:10     66s] #% Begin save design ... (date=12/28 21:31:10, mem=933.3M)
[12/28 21:31:10     66s] % Begin Save ccopt configuration ... (date=12/28 21:31:10, mem=933.3M)
[12/28 21:31:10     66s] % End Save ccopt configuration ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.5M, current mem=933.5M)
[12/28 21:31:10     66s] % Begin Save netlist data ... (date=12/28 21:31:10, mem=933.5M)
[12/28 21:31:10     66s] Writing Binary DB to ipdc/powerplan.dat/ipdc.v.bin in single-threaded mode...
[12/28 21:31:10     66s] % End Save netlist data ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.5M, current mem=933.5M)
[12/28 21:31:10     66s] Saving symbol-table file ...
[12/28 21:31:10     66s] Saving congestion map file ipdc/powerplan.dat/ipdc.route.congmap.gz ...
[12/28 21:31:10     66s] % Begin Save AAE data ... (date=12/28 21:31:10, mem=933.5M)
[12/28 21:31:10     66s] Saving AAE Data ...
[12/28 21:31:11     66s] % End Save AAE data ... (date=12/28 21:31:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=933.5M, current mem=933.5M)
[12/28 21:31:11     66s] Saving preference file ipdc/powerplan.dat/gui.pref.tcl ...
[12/28 21:31:11     66s] Saving mode setting ...
[12/28 21:31:11     66s] Saving global file ...
[12/28 21:31:11     66s] % Begin Save floorplan data ... (date=12/28 21:31:11, mem=934.0M)
[12/28 21:31:11     66s] Saving floorplan file ...
[12/28 21:31:11     66s] % End Save floorplan data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
[12/28 21:31:11     66s] Saving PG file ipdc/powerplan.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:31:11 2021)
[12/28 21:31:11     66s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1302.0M) ***
[12/28 21:31:11     66s] Saving Drc markers ...
[12/28 21:31:11     66s] ... No Drc file written since there is no markers found.
[12/28 21:31:11     66s] % Begin Save placement data ... (date=12/28 21:31:11, mem=934.0M)
[12/28 21:31:11     66s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:31:11     66s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:31:11     66s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1305.0M) ***
[12/28 21:31:11     66s] % End Save placement data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
[12/28 21:31:11     66s] % Begin Save routing data ... (date=12/28 21:31:11, mem=934.0M)
[12/28 21:31:11     66s] Saving route file ...
[12/28 21:31:11     66s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1302.0M) ***
[12/28 21:31:11     66s] % End Save routing data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
[12/28 21:31:11     66s] Saving property file ipdc/powerplan.dat/ipdc.prop
[12/28 21:31:11     66s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1305.0M) ***
[12/28 21:31:11     66s] % Begin Save power constraints data ... (date=12/28 21:31:11, mem=934.0M)
[12/28 21:31:11     66s] % End Save power constraints data ... (date=12/28 21:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.0M, current mem=934.0M)
[12/28 21:31:15     70s] Generated self-contained design powerplan.dat
[12/28 21:31:16     70s] #% End save design ... (date=12/28 21:31:16, total cpu=0:00:04.2, real=0:00:06.0, peak res=964.5M, current mem=934.5M)
[12/28 21:31:16     70s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:31:16     70s] 
[12/28 21:31:25     71s] <CMD> createBasicPathGroups -expanded
[12/28 21:31:25     71s] Created reg2reg path group
[12/28 21:31:25     71s] Effort level <high> specified for reg2reg path_group
[12/28 21:31:42     72s] <CMD> place_opt_design
[12/28 21:31:42     72s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/28 21:31:42     72s] *** Starting GigaPlace ***
[12/28 21:31:42     72s] **INFO: User settings:
[12/28 21:31:42     72s] setDesignMode -process                    130
[12/28 21:31:42     72s] setExtractRCMode -coupling_c_th           0.4
[12/28 21:31:42     72s] setExtractRCMode -engine                  preRoute
[12/28 21:31:42     72s] setExtractRCMode -relative_c_th           1
[12/28 21:31:42     72s] setExtractRCMode -total_c_th              0
[12/28 21:31:42     72s] setDelayCalMode -engine                   aae
[12/28 21:31:42     72s] setPlaceMode -MXPBoundaryLevel            7
[12/28 21:31:42     72s] setPlaceMode -MXPConstraintFile           {}
[12/28 21:31:42     72s] setPlaceMode -MXPControlSetting           0
[12/28 21:31:42     72s] setPlaceMode -MXPLogicHierAware           0
[12/28 21:31:42     72s] setPlaceMode -MXPPreplaceSetting          5
[12/28 21:31:42     72s] setPlaceMode -MXPRefineSetting            17
[12/28 21:31:42     72s] setPlaceMode -place_global_place_io_pins  false
[12/28 21:31:42     72s] setPlaceMode -timingDriven                true
[12/28 21:31:42     72s] setAnalysisMode -analysisType             single
[12/28 21:31:42     72s] setAnalysisMode -virtualIPO               false
[12/28 21:31:42     72s] 
[12/28 21:31:42     72s] #optDebug: fT-E <X 2 3 1 0>
[12/28 21:31:42     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1342.7M
[12/28 21:31:42     72s] #spOpts: N=130 
[12/28 21:31:42     72s] # Building ipdc llgBox search-tree.
[12/28 21:31:42     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1342.7M
[12/28 21:31:42     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1342.7M
[12/28 21:31:42     72s] Core basic site is TSM13SITE
[12/28 21:31:42     72s] Use non-trimmed site array because memory saving is not enough.
[12/28 21:31:42     72s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:31:42     72s] SiteArray: use 675,840 bytes
[12/28 21:31:42     72s] SiteArray: current memory after site array memory allocation 1375.4M
[12/28 21:31:42     72s] SiteArray: FP blocked sites are writable
[12/28 21:31:42     72s] Estimated cell power/ground rail width = 0.577 um
[12/28 21:31:42     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:31:42     72s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.028, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF:     Starting CMU at level 3, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.030, MEM:1375.4M
[12/28 21:31:42     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1375.4MB).
[12/28 21:31:42     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1375.4M
[12/28 21:31:42     72s] All LLGs are deleted
[12/28 21:31:42     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1375.4M
[12/28 21:31:42     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1375.4M
[12/28 21:31:42     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 21:31:42     72s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 207, percentage of missing scan cell = 0.00% (0 / 207)
[12/28 21:31:42     73s] no activity file in design. spp won't run.
[12/28 21:31:42     73s] 
[12/28 21:31:42     73s] pdi colorize_geometry "" ""
[12/28 21:31:42     73s] 
[12/28 21:31:42     73s] ### Time Record (colorize_geometry) is installed.
[12/28 21:31:42     73s] #Start colorize_geometry on Tue Dec 28 21:31:42 2021
[12/28 21:31:42     73s] #
[12/28 21:31:42     73s] ### Time Record (Pre Callback) is installed.
[12/28 21:31:42     73s] ### Time Record (Pre Callback) is uninstalled.
[12/28 21:31:42     73s] ### Time Record (DB Import) is installed.
[12/28 21:31:42     73s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/28 21:31:42     73s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=747356999 placement=23617822 pin_access=1
[12/28 21:31:42     73s] ### Time Record (DB Import) is uninstalled.
[12/28 21:31:42     73s] ### Time Record (DB Export) is installed.
[12/28 21:31:42     73s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=747356999 placement=23617822 pin_access=1
[12/28 21:31:42     73s] ### Time Record (DB Export) is uninstalled.
[12/28 21:31:42     73s] ### Time Record (Post Callback) is installed.
[12/28 21:31:42     73s] ### Time Record (Post Callback) is uninstalled.
[12/28 21:31:42     73s] #
[12/28 21:31:42     73s] #colorize_geometry statistics:
[12/28 21:31:42     73s] #Cpu time = 00:00:00
[12/28 21:31:42     73s] #Elapsed time = 00:00:00
[12/28 21:31:42     73s] #Increased memory = -61.34 (MB)
[12/28 21:31:42     73s] #Total memory = 902.05 (MB)
[12/28 21:31:42     73s] #Peak memory = 965.73 (MB)
[12/28 21:31:42     73s] #Number of warnings = 1
[12/28 21:31:42     73s] #Total number of warnings = 1
[12/28 21:31:42     73s] #Number of fails = 0
[12/28 21:31:42     73s] #Total number of fails = 0
[12/28 21:31:42     73s] #Complete colorize_geometry on Tue Dec 28 21:31:42 2021
[12/28 21:31:42     73s] #
[12/28 21:31:42     73s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/28 21:31:42     73s] ### Time Record (colorize_geometry) is uninstalled.
[12/28 21:31:42     73s] ### 
[12/28 21:31:42     73s] ###   Scalability Statistics
[12/28 21:31:42     73s] ### 
[12/28 21:31:42     73s] ### ------------------------+----------------+----------------+----------------+
[12/28 21:31:42     73s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/28 21:31:42     73s] ### ------------------------+----------------+----------------+----------------+
[12/28 21:31:42     73s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/28 21:31:42     73s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/28 21:31:42     73s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/28 21:31:42     73s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/28 21:31:42     73s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/28 21:31:42     73s] ### ------------------------+----------------+----------------+----------------+
[12/28 21:31:42     73s] ### 
[12/28 21:31:42     73s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:42     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1323.4M
[12/28 21:31:42     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1323.4M
[12/28 21:31:42     73s] *** Start deleteBufferTree ***
[12/28 21:31:42     73s] Info: Detect buffers to remove automatically.
[12/28 21:31:42     73s] Analyzing netlist ...
[12/28 21:31:42     73s] Updating netlist
[12/28 21:31:43     73s] AAE DB initialization (MEM=1357.34 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/28 21:31:43     73s] siFlow : Timing analysis mode is single, using late cdB files
[12/28 21:31:43     73s] AAE_INFO: Cdb files are: 
[12/28 21:31:43     73s]  	/home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/libs/mmmc/slow.cdB
[12/28 21:31:43     73s]  
[12/28 21:31:43     73s] Start AAE Lib Loading. (MEM=1357.34)
[12/28 21:31:43     73s] End AAE Lib Loading. (MEM=1421.91 CPU=0:00:00.3 Real=0:00:00.0)
[12/28 21:31:43     73s] 
[12/28 21:31:43     73s] *summary: 21 instances (buffers/inverters) removed
[12/28 21:31:43     73s] *** Finish deleteBufferTree (0:00:00.9) ***
[12/28 21:31:43     73s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1421.9M
[12/28 21:31:43     73s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 21:31:43     73s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1421.9M
[12/28 21:31:43     73s] INFO: #ExclusiveGroups=0
[12/28 21:31:43     73s] INFO: There are no Exclusive Groups.
[12/28 21:31:43     73s] Some Macros are marked as preplaced.
[12/28 21:31:43     73s] No user-set net weight.
[12/28 21:31:43     73s] Net fanout histogram:
[12/28 21:31:43     73s] 2		: 1004 (55.8%) nets
[12/28 21:31:43     73s] 3		: 419 (23.3%) nets
[12/28 21:31:43     73s] 4     -	14	: 356 (19.8%) nets
[12/28 21:31:43     73s] 15    -	39	: 19 (1.1%) nets
[12/28 21:31:43     73s] 40    -	79	: 0 (0.0%) nets
[12/28 21:31:43     73s] 80    -	159	: 0 (0.0%) nets
[12/28 21:31:43     73s] 160   -	319	: 2 (0.1%) nets
[12/28 21:31:43     73s] 320   -	639	: 0 (0.0%) nets
[12/28 21:31:43     73s] 640   -	1279	: 0 (0.0%) nets
[12/28 21:31:43     73s] 1280  -	2559	: 0 (0.0%) nets
[12/28 21:31:43     73s] 2560  -	5119	: 0 (0.0%) nets
[12/28 21:31:43     73s] 5120+		: 0 (0.0%) nets
[12/28 21:31:43     73s] no activity file in design. spp won't run.
[12/28 21:31:43     73s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/28 21:31:43     73s] Scan chains were not defined.
[12/28 21:31:43     73s] #spOpts: N=130 minPadR=1.1 
[12/28 21:31:43     73s] #std cell=1535 (0 fixed + 1535 movable) #buf cell=0 #inv cell=183 #block=3 (0 floating + 3 preplaced)
[12/28 21:31:43     73s] #ioInst=0 #net=1800 #term=6232 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 21:31:43     73s] stdCell: 1535 single + 0 double + 0 multi
[12/28 21:31:43     73s] Total standard cell length = 5.1423 (mm), area = 0.0190 (mm^2)
[12/28 21:31:43     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.9M
[12/28 21:31:43     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1421.9M
[12/28 21:31:43     73s] Core basic site is TSM13SITE
[12/28 21:31:43     73s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:31:43     73s] SiteArray: use 675,840 bytes
[12/28 21:31:43     73s] SiteArray: current memory after site array memory allocation 1421.9M
[12/28 21:31:43     73s] SiteArray: FP blocked sites are writable
[12/28 21:31:43     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:31:43     73s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1421.9M
[12/28 21:31:43     73s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1421.9M
[12/28 21:31:43     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF: Starting pre-place ADS at level 1, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1421.9M
[12/28 21:31:43     74s] ADSU 0.157 -> 0.159. GS 29.520
[12/28 21:31:43     74s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.011, MEM:1421.9M
[12/28 21:31:43     74s] Average module density = 0.159.
[12/28 21:31:43     74s] Density for the design = 0.159.
[12/28 21:31:43     74s]        = stdcell_area 11179 sites (18975 um^2) / alloc_area 70126 sites (119032 um^2).
[12/28 21:31:43     74s] Pin Density = 0.04400.
[12/28 21:31:43     74s]             = total # of pins 6232 / total area 141636.
[12/28 21:31:43     74s] OPERPROF: Starting spMPad at level 1, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:   Starting spContextMPad at level 2, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1421.9M
[12/28 21:31:43     74s] Initial padding reaches pin density 0.399 for top
[12/28 21:31:43     74s] InitPadU 0.159 -> 0.294 for top
[12/28 21:31:43     74s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1421.9M
[12/28 21:31:43     74s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1421.9M
[12/28 21:31:43     74s] === lastAutoLevel = 8 
[12/28 21:31:44     74s] OPERPROF: Starting spInitNetWt at level 1, MEM:1421.9M
[12/28 21:31:44     74s] 0 delay mode for cte enabled initNetWt.
[12/28 21:31:44     74s] no activity file in design. spp won't run.
[12/28 21:31:44     74s] [spp] 0
[12/28 21:31:44     74s] [adp] 0:1:1:3
[12/28 21:31:44     74s] 0 delay mode for cte disabled initNetWt.
[12/28 21:31:44     74s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.169, MEM:1423.9M
[12/28 21:31:44     74s] Clock gating cells determined by native netlist tracing.
[12/28 21:31:44     74s] no activity file in design. spp won't run.
[12/28 21:31:44     74s] no activity file in design. spp won't run.
[12/28 21:31:44     74s] Init WL Bound For Global Placement... 
[12/28 21:31:44     74s] OPERPROF: Starting npMain at level 1, MEM:1423.9M
[12/28 21:31:45     74s] OPERPROF:   Starting npPlace at level 2, MEM:1423.9M
[12/28 21:31:45     74s] Iteration  1: Total net bbox = 2.287e+04 (1.22e+04 1.06e+04)
[12/28 21:31:45     74s]               Est.  stn bbox = 2.656e+04 (1.41e+04 1.24e+04)
[12/28 21:31:45     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
[12/28 21:31:45     74s] Iteration  2: Total net bbox = 2.287e+04 (1.22e+04 1.06e+04)
[12/28 21:31:45     74s]               Est.  stn bbox = 2.656e+04 (1.41e+04 1.24e+04)
[12/28 21:31:45     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.9M
[12/28 21:31:45     74s] OPERPROF:     Starting InitSKP at level 3, MEM:1386.6M
[12/28 21:31:48     77s] *** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
[12/28 21:31:48     77s] OPERPROF:     Finished InitSKP at level 3, CPU:2.850, REAL:2.849, MEM:1469.1M
[12/28 21:31:48     77s] exp_mt_sequential is set from setPlaceMode option to 1
[12/28 21:31:48     77s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/28 21:31:48     77s] place_exp_mt_interval set to default 32
[12/28 21:31:48     77s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/28 21:31:48     77s] Iteration  3: Total net bbox = 1.344e+04 (7.23e+03 6.21e+03)
[12/28 21:31:48     77s]               Est.  stn bbox = 1.667e+04 (8.93e+03 7.74e+03)
[12/28 21:31:48     77s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1445.9M
[12/28 21:31:48     77s] Iteration  4: Total net bbox = 1.784e+04 (1.16e+04 6.28e+03)
[12/28 21:31:48     77s]               Est.  stn bbox = 2.247e+04 (1.47e+04 7.75e+03)
[12/28 21:31:48     77s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1449.4M
[12/28 21:31:48     77s] Iteration  5: Total net bbox = 1.784e+04 (1.16e+04 6.28e+03)
[12/28 21:31:48     77s]               Est.  stn bbox = 2.247e+04 (1.47e+04 7.75e+03)
[12/28 21:31:48     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1449.4M
[12/28 21:31:48     77s] OPERPROF:   Finished npPlace at level 2, CPU:3.740, REAL:3.724, MEM:1449.4M
[12/28 21:31:48     77s] OPERPROF: Finished npMain at level 1, CPU:3.760, REAL:4.735, MEM:1449.4M
[12/28 21:31:48     77s] OPERPROF: Starting npMain at level 1, MEM:1449.4M
[12/28 21:31:48     77s] OPERPROF:   Starting npPlace at level 2, MEM:1449.4M
[12/28 21:31:49     78s] Iteration  6: Total net bbox = 3.546e+04 (1.88e+04 1.67e+04)
[12/28 21:31:49     78s]               Est.  stn bbox = 4.356e+04 (2.32e+04 2.04e+04)
[12/28 21:31:49     78s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1446.4M
[12/28 21:31:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.869, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.890, REAL:0.883, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1446.4M
[12/28 21:31:49     78s] Starting Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:49     78s] (I)       Started Loading and Dumping File ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Reading DB...
[12/28 21:31:49     78s] (I)       Read data from FE... (mem=1446.4M)
[12/28 21:31:49     78s] (I)       Read nodes and places... (mem=1446.4M)
[12/28 21:31:49     78s] (I)       Done Read nodes and places (cpu=0.000s, mem=1446.4M)
[12/28 21:31:49     78s] (I)       Read nets... (mem=1446.4M)
[12/28 21:31:49     78s] (I)       Done Read nets (cpu=0.010s, mem=1446.4M)
[12/28 21:31:49     78s] (I)       Done Read data from FE (cpu=0.010s, mem=1446.4M)
[12/28 21:31:49     78s] (I)       before initializing RouteDB syMemory usage = 1446.4 MB
[12/28 21:31:49     78s] (I)       == Non-default Options ==
[12/28 21:31:49     78s] (I)       Print mode                                         : 2
[12/28 21:31:49     78s] (I)       Stop if highly congested                           : false
[12/28 21:31:49     78s] (I)       Maximum routing layer                              : 8
[12/28 21:31:49     78s] (I)       Assign partition pins                              : false
[12/28 21:31:49     78s] (I)       Support large GCell                                : true
[12/28 21:31:49     78s] (I)       Number of rows per GCell                           : 9
[12/28 21:31:49     78s] (I)       Max num rows per GCell                             : 32
[12/28 21:31:49     78s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:31:49     78s] (I)       Use row-based GCell size
[12/28 21:31:49     78s] (I)       GCell unit size  : 7380
[12/28 21:31:49     78s] (I)       GCell multiplier : 9
[12/28 21:31:49     78s] (I)       build grid graph
[12/28 21:31:49     78s] (I)       build grid graph start
[12/28 21:31:49     78s] [NR-eGR] Track table information for default rule: 
[12/28 21:31:49     78s] [NR-eGR] METAL1 has no routable track
[12/28 21:31:49     78s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:31:49     78s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:31:49     78s] (I)       build grid graph end
[12/28 21:31:49     78s] (I)       ===========================================================================
[12/28 21:31:49     78s] (I)       == Report All Rule Vias ==
[12/28 21:31:49     78s] (I)       ===========================================================================
[12/28 21:31:49     78s] (I)        Via Rule : (Default)
[12/28 21:31:49     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:31:49     78s] (I)       ---------------------------------------------------------------------------
[12/28 21:31:49     78s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:31:49     78s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:31:49     78s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:31:49     78s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:31:49     78s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:31:49     78s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:31:49     78s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:31:49     78s] (I)       ===========================================================================
[12/28 21:31:49     78s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Num PG vias on layer 2 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 3 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 4 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 5 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 6 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 7 : 0
[12/28 21:31:49     78s] (I)       Num PG vias on layer 8 : 0
[12/28 21:31:49     78s] [NR-eGR] Read 4480 PG shapes
[12/28 21:31:49     78s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:31:49     78s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:31:49     78s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:31:49     78s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:31:49     78s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:31:49     78s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:31:49     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:31:49     78s] (I)       readDataFromPlaceDB
[12/28 21:31:49     78s] (I)       Read net information..
[12/28 21:31:49     78s] [NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[12/28 21:31:49     78s] (I)       Read testcase time = 0.000 seconds
[12/28 21:31:49     78s] 
[12/28 21:31:49     78s] (I)       early_global_route_priority property id does not exist.
[12/28 21:31:49     78s] (I)       Start initializing grid graph
[12/28 21:31:49     78s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:31:49     78s] (I)       End initializing grid graph
[12/28 21:31:49     78s] (I)       Model blockages into capacity
[12/28 21:31:49     78s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:31:49     78s] (I)       Started Modeling ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:31:49     78s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:49     78s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       -- layer congestion ratio --
[12/28 21:31:49     78s] (I)       Layer 1 : 0.100000
[12/28 21:31:49     78s] (I)       Layer 2 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 3 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 4 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 5 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 6 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 7 : 0.700000
[12/28 21:31:49     78s] (I)       Layer 8 : 0.700000
[12/28 21:31:49     78s] (I)       ----------------------------
[12/28 21:31:49     78s] (I)       Number of ignored nets = 0
[12/28 21:31:49     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:31:49     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:31:49     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:31:49     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:31:49     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:31:49     78s] (I)       Before initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:49     78s] (I)       Ndr track 0 does not exist
[12/28 21:31:49     78s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:31:49     78s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:31:49     78s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:31:49     78s] (I)       Site width          :   920  (dbu)
[12/28 21:31:49     78s] (I)       Row height          :  7380  (dbu)
[12/28 21:31:49     78s] (I)       GCell width         : 66420  (dbu)
[12/28 21:31:49     78s] (I)       GCell height        : 66420  (dbu)
[12/28 21:31:49     78s] (I)       Grid                :    20    20     8
[12/28 21:31:49     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:31:49     78s] (I)       Vertical capacity   :     0 66420     0 66420     0 66420     0 66420
[12/28 21:31:49     78s] (I)       Horizontal capacity :     0     0 66420     0 66420     0 66420     0
[12/28 21:31:49     78s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:31:49     78s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:31:49     78s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:31:49     78s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:31:49     78s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:31:49     78s] (I)       Num tracks per GCell: 97.68 72.20 81.00 72.20 81.00 72.20 81.00 28.88
[12/28 21:31:49     78s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:31:49     78s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:31:49     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:31:49     78s] (I)       --------------------------------------------------------
[12/28 21:31:49     78s] 
[12/28 21:31:49     78s] [NR-eGR] ============ Routing rule table ============
[12/28 21:31:49     78s] [NR-eGR] Rule id: 0  Nets: 1745 
[12/28 21:31:49     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:31:49     78s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:31:49     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:49     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:49     78s] [NR-eGR] ========================================
[12/28 21:31:49     78s] [NR-eGR] 
[12/28 21:31:49     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer2 : = 10916 / 28420 (38.41%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer3 : = 13554 / 31600 (42.89%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer4 : = 6718 / 28420 (23.64%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer5 : = 1524 / 31600 (4.82%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer6 : = 0 / 28420 (0.00%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer7 : = 0 / 31600 (0.00%)
[12/28 21:31:49     78s] (I)       blocked tracks on layer8 : = 0 / 11360 (0.00%)
[12/28 21:31:49     78s] (I)       After initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:49     78s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Reset routing kernel
[12/28 21:31:49     78s] (I)       ============= Initialization =============
[12/28 21:31:49     78s] (I)       numLocalWires=6919  numGlobalNetBranches=1663  numLocalNetBranches=1805
[12/28 21:31:49     78s] (I)       totalPins=6118  totalGlobalPin=1452 (23.73%)
[12/28 21:31:49     78s] (I)       Started Build MST ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Generate topology with single threads
[12/28 21:31:49     78s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       total 2D Cap : 163968 = (81879 H, 82089 V)
[12/28 21:31:49     78s] (I)       
[12/28 21:31:49     78s] (I)       ============  Phase 1a Route ============
[12/28 21:31:49     78s] (I)       Started Phase 1a ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Started Pattern routing ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/28 21:31:49     78s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Usage: 1211 = (633 H, 578 V) = (0.77% H, 0.70% V) = (2.102e+04um H, 1.920e+04um V)
[12/28 21:31:49     78s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       
[12/28 21:31:49     78s] (I)       ============  Phase 1b Route ============
[12/28 21:31:49     78s] (I)       Started Phase 1b ( Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] (I)       Usage: 1211 = (633 H, 578 V) = (0.77% H, 0.70% V) = (2.102e+04um H, 1.920e+04um V)
[12/28 21:31:49     78s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/28 21:31:49     78s] 
[12/28 21:31:49     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:49     78s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:31:49     78s] Finished Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:49     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.023, MEM:1446.4M
[12/28 21:31:49     78s] earlyGlobalRoute rough estimation gcell size 9 row height
[12/28 21:31:49     78s] OPERPROF: Starting CDPad at level 1, MEM:1446.4M
[12/28 21:31:49     78s] CDPadU 0.294 -> 0.291. R=0.159, N=1535, GS=33.210
[12/28 21:31:49     78s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.022, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.036, MEM:1446.4M
[12/28 21:31:49     78s] Global placement CDP skipped at cutLevel 7.
[12/28 21:31:49     78s] Iteration  7: Total net bbox = 7.760e+04 (4.08e+04 3.68e+04)
[12/28 21:31:49     78s]               Est.  stn bbox = 8.752e+04 (4.61e+04 4.14e+04)
[12/28 21:31:49     78s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:49     78s] Iteration  8: Total net bbox = 7.760e+04 (4.08e+04 3.68e+04)
[12/28 21:31:49     78s]               Est.  stn bbox = 8.752e+04 (4.61e+04 4.14e+04)
[12/28 21:31:49     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:49     78s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:49     78s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF:   Finished npPlace at level 2, CPU:1.450, REAL:1.440, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF: Finished npMain at level 1, CPU:1.460, REAL:1.454, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1446.4M
[12/28 21:31:51     80s] Starting Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:51     80s] (I)       Started Loading and Dumping File ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Reading DB...
[12/28 21:31:51     80s] (I)       Read data from FE... (mem=1446.4M)
[12/28 21:31:51     80s] (I)       Read nodes and places... (mem=1446.4M)
[12/28 21:31:51     80s] (I)       Done Read nodes and places (cpu=0.000s, mem=1446.4M)
[12/28 21:31:51     80s] (I)       Read nets... (mem=1446.4M)
[12/28 21:31:51     80s] (I)       Done Read nets (cpu=0.010s, mem=1446.4M)
[12/28 21:31:51     80s] (I)       Done Read data from FE (cpu=0.010s, mem=1446.4M)
[12/28 21:31:51     80s] (I)       before initializing RouteDB syMemory usage = 1446.4 MB
[12/28 21:31:51     80s] (I)       == Non-default Options ==
[12/28 21:31:51     80s] (I)       Print mode                                         : 2
[12/28 21:31:51     80s] (I)       Stop if highly congested                           : false
[12/28 21:31:51     80s] (I)       Maximum routing layer                              : 8
[12/28 21:31:51     80s] (I)       Assign partition pins                              : false
[12/28 21:31:51     80s] (I)       Support large GCell                                : true
[12/28 21:31:51     80s] (I)       Number of rows per GCell                           : 5
[12/28 21:31:51     80s] (I)       Max num rows per GCell                             : 32
[12/28 21:31:51     80s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:31:51     80s] (I)       Use row-based GCell size
[12/28 21:31:51     80s] (I)       GCell unit size  : 7380
[12/28 21:31:51     80s] (I)       GCell multiplier : 5
[12/28 21:31:51     80s] (I)       build grid graph
[12/28 21:31:51     80s] (I)       build grid graph start
[12/28 21:31:51     80s] [NR-eGR] Track table information for default rule: 
[12/28 21:31:51     80s] [NR-eGR] METAL1 has no routable track
[12/28 21:31:51     80s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:31:51     80s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:31:51     80s] (I)       build grid graph end
[12/28 21:31:51     80s] (I)       ===========================================================================
[12/28 21:31:51     80s] (I)       == Report All Rule Vias ==
[12/28 21:31:51     80s] (I)       ===========================================================================
[12/28 21:31:51     80s] (I)        Via Rule : (Default)
[12/28 21:31:51     80s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:31:51     80s] (I)       ---------------------------------------------------------------------------
[12/28 21:31:51     80s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:31:51     80s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:31:51     80s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:31:51     80s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:31:51     80s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:31:51     80s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:31:51     80s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:31:51     80s] (I)       ===========================================================================
[12/28 21:31:51     80s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Num PG vias on layer 2 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 3 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 4 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 5 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 6 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 7 : 0
[12/28 21:31:51     80s] (I)       Num PG vias on layer 8 : 0
[12/28 21:31:51     80s] [NR-eGR] Read 4480 PG shapes
[12/28 21:31:51     80s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:31:51     80s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:31:51     80s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:31:51     80s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:31:51     80s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:31:51     80s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:31:51     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:31:51     80s] (I)       readDataFromPlaceDB
[12/28 21:31:51     80s] (I)       Read net information..
[12/28 21:31:51     80s] [NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[12/28 21:31:51     80s] (I)       Read testcase time = 0.000 seconds
[12/28 21:31:51     80s] 
[12/28 21:31:51     80s] (I)       early_global_route_priority property id does not exist.
[12/28 21:31:51     80s] (I)       Start initializing grid graph
[12/28 21:31:51     80s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:31:51     80s] (I)       End initializing grid graph
[12/28 21:31:51     80s] (I)       Model blockages into capacity
[12/28 21:31:51     80s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:31:51     80s] (I)       Started Modeling ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:31:51     80s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:51     80s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       -- layer congestion ratio --
[12/28 21:31:51     80s] (I)       Layer 1 : 0.100000
[12/28 21:31:51     80s] (I)       Layer 2 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 3 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 4 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 5 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 6 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 7 : 0.700000
[12/28 21:31:51     80s] (I)       Layer 8 : 0.700000
[12/28 21:31:51     80s] (I)       ----------------------------
[12/28 21:31:51     80s] (I)       Number of ignored nets = 0
[12/28 21:31:51     80s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:31:51     80s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:31:51     80s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:31:51     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:31:51     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:31:51     80s] (I)       Before initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:51     80s] (I)       Ndr track 0 does not exist
[12/28 21:31:51     80s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:31:51     80s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:31:51     80s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:31:51     80s] (I)       Site width          :   920  (dbu)
[12/28 21:31:51     80s] (I)       Row height          :  7380  (dbu)
[12/28 21:31:51     80s] (I)       GCell width         : 36900  (dbu)
[12/28 21:31:51     80s] (I)       GCell height        : 36900  (dbu)
[12/28 21:31:51     80s] (I)       Grid                :    36    35     8
[12/28 21:31:51     80s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:31:51     80s] (I)       Vertical capacity   :     0 36900     0 36900     0 36900     0 36900
[12/28 21:31:51     80s] (I)       Horizontal capacity :     0     0 36900     0 36900     0 36900     0
[12/28 21:31:51     80s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:31:51     80s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:31:51     80s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:31:51     80s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:31:51     80s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:31:51     80s] (I)       Num tracks per GCell: 54.26 40.11 45.00 40.11 45.00 40.11 45.00 16.04
[12/28 21:31:51     80s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:31:51     80s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:31:51     80s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:31:51     80s] (I)       --------------------------------------------------------
[12/28 21:31:51     80s] 
[12/28 21:31:51     80s] [NR-eGR] ============ Routing rule table ============
[12/28 21:31:51     80s] [NR-eGR] Rule id: 0  Nets: 1745 
[12/28 21:31:51     80s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:31:51     80s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:31:51     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:51     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:51     80s] [NR-eGR] ========================================
[12/28 21:31:51     80s] [NR-eGR] 
[12/28 21:31:51     80s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer2 : = 18460 / 49735 (37.12%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer3 : = 21828 / 56880 (38.38%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer4 : = 10775 / 49735 (21.66%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer5 : = 2609 / 56880 (4.59%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer6 : = 0 / 49735 (0.00%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer7 : = 0 / 56880 (0.00%)
[12/28 21:31:51     80s] (I)       blocked tracks on layer8 : = 0 / 19880 (0.00%)
[12/28 21:31:51     80s] (I)       After initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:51     80s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Reset routing kernel
[12/28 21:31:51     80s] (I)       ============= Initialization =============
[12/28 21:31:51     80s] (I)       numLocalWires=5102  numGlobalNetBranches=1462  numLocalNetBranches=1102
[12/28 21:31:51     80s] (I)       totalPins=6118  totalGlobalPin=2727 (44.57%)
[12/28 21:31:51     80s] (I)       Started Build MST ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Generate topology with single threads
[12/28 21:31:51     80s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       total 2D Cap : 290700 = (147563 H, 143137 V)
[12/28 21:31:51     80s] (I)       
[12/28 21:31:51     80s] (I)       ============  Phase 1a Route ============
[12/28 21:31:51     80s] (I)       Started Phase 1a ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Started Pattern routing ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/28 21:31:51     80s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Usage: 2643 = (1288 H, 1355 V) = (0.87% H, 0.95% V) = (2.376e+04um H, 2.500e+04um V)
[12/28 21:31:51     80s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       
[12/28 21:31:51     80s] (I)       ============  Phase 1b Route ============
[12/28 21:31:51     80s] (I)       Started Phase 1b ( Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] (I)       Usage: 2643 = (1288 H, 1355 V) = (0.87% H, 0.95% V) = (2.376e+04um H, 2.500e+04um V)
[12/28 21:31:51     80s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/28 21:31:51     80s] 
[12/28 21:31:51     80s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:51     80s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:31:51     80s] Finished Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:51     80s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.022, MEM:1446.4M
[12/28 21:31:51     80s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/28 21:31:51     80s] OPERPROF: Starting CDPad at level 1, MEM:1446.4M
[12/28 21:31:51     80s] CDPadU 0.291 -> 0.290. R=0.159, N=1535, GS=18.450
[12/28 21:31:51     80s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.012, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.024, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.038, MEM:1446.4M
[12/28 21:31:51     80s] Global placement CDP skipped at cutLevel 9.
[12/28 21:31:51     80s] Iteration  9: Total net bbox = 8.092e+04 (4.17e+04 3.93e+04)
[12/28 21:31:51     80s]               Est.  stn bbox = 9.129e+04 (4.71e+04 4.42e+04)
[12/28 21:31:51     80s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1446.4M
[12/28 21:31:51     80s] Iteration 10: Total net bbox = 8.092e+04 (4.17e+04 3.93e+04)
[12/28 21:31:51     80s]               Est.  stn bbox = 9.129e+04 (4.71e+04 4.42e+04)
[12/28 21:31:51     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:51     80s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:51     80s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.760, REAL:0.754, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF: Finished npMain at level 1, CPU:0.780, REAL:0.768, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1446.4M
[12/28 21:31:52     81s] Starting Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:52     81s] (I)       Started Loading and Dumping File ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Reading DB...
[12/28 21:31:52     81s] (I)       Read data from FE... (mem=1446.4M)
[12/28 21:31:52     81s] (I)       Read nodes and places... (mem=1446.4M)
[12/28 21:31:52     81s] (I)       Done Read nodes and places (cpu=0.000s, mem=1446.4M)
[12/28 21:31:52     81s] (I)       Read nets... (mem=1446.4M)
[12/28 21:31:52     81s] (I)       Done Read nets (cpu=0.010s, mem=1446.4M)
[12/28 21:31:52     81s] (I)       Done Read data from FE (cpu=0.010s, mem=1446.4M)
[12/28 21:31:52     81s] (I)       before initializing RouteDB syMemory usage = 1446.4 MB
[12/28 21:31:52     81s] (I)       == Non-default Options ==
[12/28 21:31:52     81s] (I)       Print mode                                         : 2
[12/28 21:31:52     81s] (I)       Stop if highly congested                           : false
[12/28 21:31:52     81s] (I)       Maximum routing layer                              : 8
[12/28 21:31:52     81s] (I)       Assign partition pins                              : false
[12/28 21:31:52     81s] (I)       Support large GCell                                : true
[12/28 21:31:52     81s] (I)       Number of rows per GCell                           : 3
[12/28 21:31:52     81s] (I)       Max num rows per GCell                             : 32
[12/28 21:31:52     81s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:31:52     81s] (I)       Use row-based GCell size
[12/28 21:31:52     81s] (I)       GCell unit size  : 7380
[12/28 21:31:52     81s] (I)       GCell multiplier : 3
[12/28 21:31:52     81s] (I)       build grid graph
[12/28 21:31:52     81s] (I)       build grid graph start
[12/28 21:31:52     81s] [NR-eGR] Track table information for default rule: 
[12/28 21:31:52     81s] [NR-eGR] METAL1 has no routable track
[12/28 21:31:52     81s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:31:52     81s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:31:52     81s] (I)       build grid graph end
[12/28 21:31:52     81s] (I)       ===========================================================================
[12/28 21:31:52     81s] (I)       == Report All Rule Vias ==
[12/28 21:31:52     81s] (I)       ===========================================================================
[12/28 21:31:52     81s] (I)        Via Rule : (Default)
[12/28 21:31:52     81s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:31:52     81s] (I)       ---------------------------------------------------------------------------
[12/28 21:31:52     81s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:31:52     81s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:31:52     81s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:31:52     81s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:31:52     81s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:31:52     81s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:31:52     81s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:31:52     81s] (I)       ===========================================================================
[12/28 21:31:52     81s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Num PG vias on layer 2 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 3 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 4 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 5 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 6 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 7 : 0
[12/28 21:31:52     81s] (I)       Num PG vias on layer 8 : 0
[12/28 21:31:52     81s] [NR-eGR] Read 4480 PG shapes
[12/28 21:31:52     81s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:31:52     81s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:31:52     81s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:31:52     81s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:31:52     81s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:31:52     81s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:31:52     81s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:31:52     81s] (I)       readDataFromPlaceDB
[12/28 21:31:52     81s] (I)       Read net information..
[12/28 21:31:52     81s] [NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[12/28 21:31:52     81s] (I)       Read testcase time = 0.000 seconds
[12/28 21:31:52     81s] 
[12/28 21:31:52     81s] (I)       early_global_route_priority property id does not exist.
[12/28 21:31:52     81s] (I)       Start initializing grid graph
[12/28 21:31:52     81s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:31:52     81s] (I)       End initializing grid graph
[12/28 21:31:52     81s] (I)       Model blockages into capacity
[12/28 21:31:52     81s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:31:52     81s] (I)       Started Modeling ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:31:52     81s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:52     81s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       -- layer congestion ratio --
[12/28 21:31:52     81s] (I)       Layer 1 : 0.100000
[12/28 21:31:52     81s] (I)       Layer 2 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 3 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 4 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 5 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 6 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 7 : 0.700000
[12/28 21:31:52     81s] (I)       Layer 8 : 0.700000
[12/28 21:31:52     81s] (I)       ----------------------------
[12/28 21:31:52     81s] (I)       Number of ignored nets = 0
[12/28 21:31:52     81s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:31:52     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:31:52     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:31:52     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:31:52     81s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:31:52     81s] (I)       Before initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:52     81s] (I)       Ndr track 0 does not exist
[12/28 21:31:52     81s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:31:52     81s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:31:52     81s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:31:52     81s] (I)       Site width          :   920  (dbu)
[12/28 21:31:52     81s] (I)       Row height          :  7380  (dbu)
[12/28 21:31:52     81s] (I)       GCell width         : 22140  (dbu)
[12/28 21:31:52     81s] (I)       GCell height        : 22140  (dbu)
[12/28 21:31:52     81s] (I)       Grid                :    59    59     8
[12/28 21:31:52     81s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:31:52     81s] (I)       Vertical capacity   :     0 22140     0 22140     0 22140     0 22140
[12/28 21:31:52     81s] (I)       Horizontal capacity :     0     0 22140     0 22140     0 22140     0
[12/28 21:31:52     81s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:31:52     81s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:31:52     81s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:31:52     81s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:31:52     81s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:31:52     81s] (I)       Num tracks per GCell: 32.56 24.07 27.00 24.07 27.00 24.07 27.00  9.63
[12/28 21:31:52     81s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:31:52     81s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:31:52     81s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:31:52     81s] (I)       --------------------------------------------------------
[12/28 21:31:52     81s] 
[12/28 21:31:52     81s] [NR-eGR] ============ Routing rule table ============
[12/28 21:31:52     81s] [NR-eGR] Rule id: 0  Nets: 1745 
[12/28 21:31:52     81s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:31:52     81s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:31:52     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:52     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:52     81s] [NR-eGR] ========================================
[12/28 21:31:52     81s] [NR-eGR] 
[12/28 21:31:52     81s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer2 : = 29817 / 83839 (35.56%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer3 : = 35098 / 93220 (37.65%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer4 : = 15780 / 83839 (18.82%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer5 : = 4123 / 93220 (4.42%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer6 : = 0 / 83839 (0.00%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer7 : = 0 / 93220 (0.00%)
[12/28 21:31:52     81s] (I)       blocked tracks on layer8 : = 0 / 33512 (0.00%)
[12/28 21:31:52     81s] (I)       After initializing Early Global Route syMemory usage = 1446.4 MB
[12/28 21:31:52     81s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Reset routing kernel
[12/28 21:31:52     81s] (I)       ============= Initialization =============
[12/28 21:31:52     81s] (I)       numLocalWires=3533  numGlobalNetBranches=1098  numLocalNetBranches=687
[12/28 21:31:52     81s] (I)       totalPins=6118  totalGlobalPin=3773 (61.67%)
[12/28 21:31:52     81s] (I)       Started Build MST ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Generate topology with single threads
[12/28 21:31:52     81s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       total 2D Cap : 483974 = (241769 H, 242205 V)
[12/28 21:31:52     81s] (I)       
[12/28 21:31:52     81s] (I)       ============  Phase 1a Route ============
[12/28 21:31:52     81s] (I)       Started Phase 1a ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Started Pattern routing ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/28 21:31:52     81s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Usage: 4532 = (2227 H, 2305 V) = (0.92% H, 0.95% V) = (2.465e+04um H, 2.552e+04um V)
[12/28 21:31:52     81s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       
[12/28 21:31:52     81s] (I)       ============  Phase 1b Route ============
[12/28 21:31:52     81s] (I)       Started Phase 1b ( Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] (I)       Usage: 4532 = (2227 H, 2305 V) = (0.92% H, 0.95% V) = (2.465e+04um H, 2.552e+04um V)
[12/28 21:31:52     81s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/28 21:31:52     81s] 
[12/28 21:31:52     81s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1446.41 MB )
[12/28 21:31:52     81s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:31:52     81s] Finished Early Global Route rough congestion estimation: mem = 1446.4M
[12/28 21:31:52     81s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.025, MEM:1446.4M
[12/28 21:31:52     81s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/28 21:31:52     81s] OPERPROF: Starting CDPad at level 1, MEM:1446.4M
[12/28 21:31:52     81s] CDPadU 0.290 -> 0.289. R=0.159, N=1535, GS=11.070
[12/28 21:31:52     81s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.017, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.024, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1446.4M
[12/28 21:31:52     81s] Global placement CDP skipped at cutLevel 11.
[12/28 21:31:52     81s] Iteration 11: Total net bbox = 8.154e+04 (4.21e+04 3.94e+04)
[12/28 21:31:52     81s]               Est.  stn bbox = 9.195e+04 (4.76e+04 4.44e+04)
[12/28 21:31:52     81s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1446.4M
[12/28 21:31:52     81s] Iteration 12: Total net bbox = 8.154e+04 (4.21e+04 3.94e+04)
[12/28 21:31:52     81s]               Est.  stn bbox = 9.195e+04 (4.76e+04 4.44e+04)
[12/28 21:31:52     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:52     81s] OPERPROF: Starting npMain at level 1, MEM:1446.4M
[12/28 21:31:52     81s] OPERPROF:   Starting npPlace at level 2, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF:   Finished npPlace at level 2, CPU:2.040, REAL:2.031, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF: Finished npMain at level 1, CPU:2.050, REAL:2.045, MEM:1446.4M
[12/28 21:31:54     83s] Iteration 13: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
[12/28 21:31:54     83s]               Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
[12/28 21:31:54     83s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1446.4M
[12/28 21:31:54     83s] Iteration 14: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
[12/28 21:31:54     83s]               Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
[12/28 21:31:54     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:54     83s] [adp] clock
[12/28 21:31:54     83s] [adp] weight, nr nets, wire length
[12/28 21:31:54     83s] [adp]      0        1  977.870000
[12/28 21:31:54     83s] [adp] data
[12/28 21:31:54     83s] [adp] weight, nr nets, wire length
[12/28 21:31:54     83s] [adp]      0     1799  83892.244500
[12/28 21:31:54     83s] [adp] 0.000000|0.000000|0.000000
[12/28 21:31:54     83s] Iteration 15: Total net bbox = 8.487e+04 (4.35e+04 4.14e+04)
[12/28 21:31:54     83s]               Est.  stn bbox = 9.523e+04 (4.89e+04 4.64e+04)
[12/28 21:31:54     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[12/28 21:31:54     83s] Clear WL Bound Manager after Global Placement... 
[12/28 21:31:54     83s] Finished Global Placement (cpu=0:00:09.2, real=0:00:10.0, mem=1446.4M)
[12/28 21:31:54     83s] Keep Tdgp Graph and DB for later use
[12/28 21:31:54     83s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/28 21:31:54     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1446.4M
[12/28 21:31:54     83s] Solver runtime cpu: 0:00:05.7 real: 0:00:05.6
[12/28 21:31:54     83s] Core Placement runtime cpu: 0:00:09.0 real: 0:00:10.0
[12/28 21:31:54     83s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/28 21:31:54     83s] Type 'man IMPSP-9025' for more detail.
[12/28 21:31:54     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1446.4M
[12/28 21:31:54     83s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:31:54     83s] All LLGs are deleted
[12/28 21:31:54     83s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1446.4M
[12/28 21:31:54     83s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1446.4M
[12/28 21:31:54     83s] Core basic site is TSM13SITE
[12/28 21:31:54     83s] Fast DP-INIT is on for default
[12/28 21:31:54     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:31:54     83s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:       Starting CMU at level 4, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1478.4M
[12/28 21:31:54     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1478.4MB).
[12/28 21:31:54     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.035, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.035, MEM:1478.4M
[12/28 21:31:54     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.1
[12/28 21:31:54     83s] OPERPROF: Starting RefinePlace at level 1, MEM:1478.4M
[12/28 21:31:54     83s] *** Starting refinePlace (0:01:23 mem=1478.4M) ***
[12/28 21:31:54     83s] Total net bbox length = 8.487e+04 (4.348e+04 4.139e+04) (ext = 3.921e+04)
[12/28 21:31:54     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:31:54     83s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1478.4M
[12/28 21:31:54     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1478.4M
[12/28 21:31:54     83s] Starting refinePlace ...
[12/28 21:31:54     83s]   Spread Effort: high, standalone mode, useDDP on.
[12/28 21:31:54     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1478.4MB) @(0:01:23 - 0:01:23).
[12/28 21:31:54     83s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:31:54     83s] wireLenOptFixPriorityInst 0 inst fixed
[12/28 21:31:54     83s] Placement tweakage begins.
[12/28 21:31:54     83s] wire length = 5.649e+04
[12/28 21:31:54     83s] wire length = 5.400e+04
[12/28 21:31:54     83s] Placement tweakage ends.
[12/28 21:31:54     83s] Move report: tweak moves 84 insts, mean move: 5.76 um, max move: 12.30 um
[12/28 21:31:54     83s] 	Max move on inst (U1182): (277.65, 280.86) --> (283.56, 274.47)
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:31:54     83s] Move report: legalization moves 1535 insts, mean move: 2.00 um, max move: 7.72 um
[12/28 21:31:54     83s] 	Max move on inst (m_reg_r_reg_0__2_): (301.24, 238.97) --> (300.84, 231.65)
[12/28 21:31:54     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1481.5MB) @(0:01:24 - 0:01:24).
[12/28 21:31:54     83s] Move report: Detail placement moves 1535 insts, mean move: 2.24 um, max move: 15.36 um
[12/28 21:31:54     83s] 	Max move on inst (U1278): (193.77, 233.67) --> (203.78, 239.03)
[12/28 21:31:54     83s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.5MB
[12/28 21:31:54     83s] Statistics of distance of Instance movement in refine placement:
[12/28 21:31:54     83s]   maximum (X+Y) =        15.36 um
[12/28 21:31:54     83s]   inst (U1278) with max move: (193.774, 233.673) -> (203.78, 239.03)
[12/28 21:31:54     83s]   mean    (X+Y) =         2.24 um
[12/28 21:31:54     83s] Summary Report:
[12/28 21:31:54     83s] Instances move: 1535 (out of 1535 movable)
[12/28 21:31:54     83s] Instances flipped: 0
[12/28 21:31:54     83s] Mean displacement: 2.24 um
[12/28 21:31:54     83s] Max displacement: 15.36 um (Instance: U1278) (193.774, 233.673) -> (203.78, 239.03)
[12/28 21:31:54     83s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
[12/28 21:31:54     83s] Total instances moved : 1535
[12/28 21:31:54     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.100, MEM:1481.5M
[12/28 21:31:54     83s] Total net bbox length = 8.274e+04 (4.131e+04 4.143e+04) (ext = 3.914e+04)
[12/28 21:31:54     83s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1481.5MB
[12/28 21:31:54     83s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1481.5MB) @(0:01:23 - 0:01:24).
[12/28 21:31:54     83s] *** Finished refinePlace (0:01:24 mem=1481.5M) ***
[12/28 21:31:54     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.1
[12/28 21:31:54     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.108, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1481.5M
[12/28 21:31:54     83s] All LLGs are deleted
[12/28 21:31:54     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1481.5M
[12/28 21:31:54     83s] *** Finished Initial Placement (cpu=0:00:09.6, real=0:00:11.0, mem=1481.5M) ***
[12/28 21:31:54     83s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:31:54     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1481.5M
[12/28 21:31:54     83s] Core basic site is TSM13SITE
[12/28 21:31:54     83s] Fast DP-INIT is on for default
[12/28 21:31:54     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:31:54     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1481.5M
[12/28 21:31:54     83s] default core: bins with density > 0.750 = 15.31 % ( 30 / 196 )
[12/28 21:31:54     83s] Density distribution unevenness ratio = 23.699%
[12/28 21:31:54     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1481.5M
[12/28 21:31:54     83s] All LLGs are deleted
[12/28 21:31:54     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1481.5M
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] *** Start incrementalPlace ***
[12/28 21:31:54     83s] User Input Parameters:
[12/28 21:31:54     83s] - Congestion Driven    : On
[12/28 21:31:54     83s] - Timing Driven        : On
[12/28 21:31:54     83s] - Area-Violation Based : On
[12/28 21:31:54     83s] - Start Rollback Level : -5
[12/28 21:31:54     83s] - Legalized            : On
[12/28 21:31:54     83s] - Window Based         : Off
[12/28 21:31:54     83s] - eDen incr mode       : Off
[12/28 21:31:54     83s] - Small incr mode      : Off
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] Init WL Bound for IncrIp in placeDesign ... 
[12/28 21:31:54     83s] No Views given, use default active views for adaptive view pruning
[12/28 21:31:54     83s] SKP will enable view:
[12/28 21:31:54     83s]   av_func_mode_max
[12/28 21:31:54     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1481.5M
[12/28 21:31:54     83s] Starting Early Global Route congestion estimation: mem = 1481.5M
[12/28 21:31:54     83s] (I)       Started Loading and Dumping File ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Reading DB...
[12/28 21:31:54     83s] (I)       Read data from FE... (mem=1481.5M)
[12/28 21:31:54     83s] (I)       Read nodes and places... (mem=1481.5M)
[12/28 21:31:54     83s] (I)       Done Read nodes and places (cpu=0.000s, mem=1481.5M)
[12/28 21:31:54     83s] (I)       Read nets... (mem=1481.5M)
[12/28 21:31:54     83s] (I)       Done Read nets (cpu=0.000s, mem=1481.5M)
[12/28 21:31:54     83s] (I)       Done Read data from FE (cpu=0.000s, mem=1481.5M)
[12/28 21:31:54     83s] (I)       before initializing RouteDB syMemory usage = 1481.5 MB
[12/28 21:31:54     83s] (I)       == Non-default Options ==
[12/28 21:31:54     83s] (I)       Maximum routing layer                              : 8
[12/28 21:31:54     83s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:31:54     83s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:31:54     83s] (I)       Use row-based GCell size
[12/28 21:31:54     83s] (I)       GCell unit size  : 7380
[12/28 21:31:54     83s] (I)       GCell multiplier : 1
[12/28 21:31:54     83s] (I)       build grid graph
[12/28 21:31:54     83s] (I)       build grid graph start
[12/28 21:31:54     83s] [NR-eGR] Track table information for default rule: 
[12/28 21:31:54     83s] [NR-eGR] METAL1 has no routable track
[12/28 21:31:54     83s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:31:54     83s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:31:54     83s] (I)       build grid graph end
[12/28 21:31:54     83s] (I)       ===========================================================================
[12/28 21:31:54     83s] (I)       == Report All Rule Vias ==
[12/28 21:31:54     83s] (I)       ===========================================================================
[12/28 21:31:54     83s] (I)        Via Rule : (Default)
[12/28 21:31:54     83s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:31:54     83s] (I)       ---------------------------------------------------------------------------
[12/28 21:31:54     83s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:31:54     83s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:31:54     83s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:31:54     83s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:31:54     83s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:31:54     83s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:31:54     83s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:31:54     83s] (I)       ===========================================================================
[12/28 21:31:54     83s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Num PG vias on layer 2 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 3 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 4 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 5 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 6 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 7 : 0
[12/28 21:31:54     83s] (I)       Num PG vias on layer 8 : 0
[12/28 21:31:54     83s] [NR-eGR] Read 4480 PG shapes
[12/28 21:31:54     83s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:31:54     83s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:31:54     83s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:31:54     83s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:31:54     83s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:31:54     83s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:31:54     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:31:54     83s] (I)       readDataFromPlaceDB
[12/28 21:31:54     83s] (I)       Read net information..
[12/28 21:31:54     83s] [NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[12/28 21:31:54     83s] (I)       Read testcase time = 0.000 seconds
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] (I)       early_global_route_priority property id does not exist.
[12/28 21:31:54     83s] (I)       Start initializing grid graph
[12/28 21:31:54     83s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:31:54     83s] (I)       End initializing grid graph
[12/28 21:31:54     83s] (I)       Model blockages into capacity
[12/28 21:31:54     83s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:31:54     83s] (I)       Started Modeling ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:31:54     83s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:54     83s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       -- layer congestion ratio --
[12/28 21:31:54     83s] (I)       Layer 1 : 0.100000
[12/28 21:31:54     83s] (I)       Layer 2 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 3 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 4 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 5 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 6 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 7 : 0.700000
[12/28 21:31:54     83s] (I)       Layer 8 : 0.700000
[12/28 21:31:54     83s] (I)       ----------------------------
[12/28 21:31:54     83s] (I)       Number of ignored nets = 0
[12/28 21:31:54     83s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:31:54     83s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:31:54     83s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:31:54     83s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:31:54     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:31:54     83s] (I)       Before initializing Early Global Route syMemory usage = 1481.5 MB
[12/28 21:31:54     83s] (I)       Ndr track 0 does not exist
[12/28 21:31:54     83s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:31:54     83s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:31:54     83s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:31:54     83s] (I)       Site width          :   920  (dbu)
[12/28 21:31:54     83s] (I)       Row height          :  7380  (dbu)
[12/28 21:31:54     83s] (I)       GCell width         :  7380  (dbu)
[12/28 21:31:54     83s] (I)       GCell height        :  7380  (dbu)
[12/28 21:31:54     83s] (I)       Grid                :   177   175     8
[12/28 21:31:54     83s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:31:54     83s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:31:54     83s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:31:54     83s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:31:54     83s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:31:54     83s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:31:54     83s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:31:54     83s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:31:54     83s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:31:54     83s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:31:54     83s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:31:54     83s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:31:54     83s] (I)       --------------------------------------------------------
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] [NR-eGR] ============ Routing rule table ============
[12/28 21:31:54     83s] [NR-eGR] Rule id: 0  Nets: 1745 
[12/28 21:31:54     83s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:31:54     83s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:31:54     83s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:54     83s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:54     83s] [NR-eGR] ========================================
[12/28 21:31:54     83s] [NR-eGR] 
[12/28 21:31:54     83s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:31:54     83s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:31:54     83s] (I)       After initializing Early Global Route syMemory usage = 1481.5 MB
[12/28 21:31:54     83s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Reset routing kernel
[12/28 21:31:54     83s] (I)       Started Global Routing ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       ============= Initialization =============
[12/28 21:31:54     83s] (I)       totalPins=6118  totalGlobalPin=6050 (98.89%)
[12/28 21:31:54     83s] (I)       Started Net group 1 ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Started Build MST ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Generate topology with single threads
[12/28 21:31:54     83s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:31:54     83s] [NR-eGR] Layer group 1: route 1745 net(s) in layer range [2, 8]
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1a Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1a ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Started Pattern routing ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Usage: 14064 = (6554 H, 7510 V) = (0.90% H, 1.05% V) = (2.418e+04um H, 2.771e+04um V)
[12/28 21:31:54     83s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1b Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1b ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Usage: 14064 = (6554 H, 7510 V) = (0.90% H, 1.05% V) = (2.418e+04um H, 2.771e+04um V)
[12/28 21:31:54     83s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.189616e+04um
[12/28 21:31:54     83s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1c Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1c ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Usage: 14064 = (6554 H, 7510 V) = (0.90% H, 1.05% V) = (2.418e+04um H, 2.771e+04um V)
[12/28 21:31:54     83s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1d Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1d ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Usage: 14064 = (6554 H, 7510 V) = (0.90% H, 1.05% V) = (2.418e+04um H, 2.771e+04um V)
[12/28 21:31:54     83s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1e Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1e ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Started Route legalization ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Usage: 14064 = (6554 H, 7510 V) = (0.90% H, 1.05% V) = (2.418e+04um H, 2.771e+04um V)
[12/28 21:31:54     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.189616e+04um
[12/28 21:31:54     83s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Started Layer assignment ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Running layer assignment with 1 threads
[12/28 21:31:54     83s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] (I)       ============  Phase 1l Route ============
[12/28 21:31:54     83s] (I)       Started Phase 1l ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       
[12/28 21:31:54     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:31:54     83s] [NR-eGR]                        OverCon            
[12/28 21:31:54     83s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:31:54     83s] [NR-eGR]       Layer                (1)    OverCon 
[12/28 21:31:54     83s] [NR-eGR] ----------------------------------------------
[12/28 21:31:54     83s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR] ----------------------------------------------
[12/28 21:31:54     83s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/28 21:31:54     83s] [NR-eGR] 
[12/28 21:31:54     83s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:31:54     83s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:31:54     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:31:54     83s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1481.5M
[12/28 21:31:54     83s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.071, MEM:1481.5M
[12/28 21:31:54     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:1481.5M
[12/28 21:31:54     83s] [hotspot] +------------+---------------+---------------+
[12/28 21:31:54     83s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:31:54     83s] [hotspot] +------------+---------------+---------------+
[12/28 21:31:54     83s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:31:54     83s] [hotspot] +------------+---------------+---------------+
[12/28 21:31:54     83s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:31:54     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:31:54     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1481.5M
[12/28 21:31:54     83s] Skipped repairing congestion.
[12/28 21:31:54     83s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1481.5M
[12/28 21:31:54     83s] Starting Early Global Route wiring: mem = 1481.5M
[12/28 21:31:54     83s] (I)       ============= track Assignment ============
[12/28 21:31:54     83s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Started Track Assignment ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:31:54     83s] (I)       Running track assignment with 1 threads
[12/28 21:31:54     83s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] (I)       Run Multi-thread track assignment
[12/28 21:31:54     83s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Started Export DB wires ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Started Export all nets ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Started Set wire vias ( Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1481.48 MB )
[12/28 21:31:54     83s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:54     83s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6064
[12/28 21:31:54     83s] [NR-eGR] METAL2  (2V) length: 2.100349e+04um, number of vias: 8804
[12/28 21:31:54     83s] [NR-eGR] METAL3  (3H) length: 2.176904e+04um, number of vias: 347
[12/28 21:31:54     83s] [NR-eGR] METAL4  (4V) length: 5.897320e+03um, number of vias: 88
[12/28 21:31:54     83s] [NR-eGR] METAL5  (5H) length: 2.876710e+03um, number of vias: 42
[12/28 21:31:54     83s] [NR-eGR] METAL6  (6V) length: 1.877975e+03um, number of vias: 5
[12/28 21:31:54     83s] [NR-eGR] METAL7  (7H) length: 2.060800e+02um, number of vias: 0
[12/28 21:31:54     83s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:31:54     83s] [NR-eGR] Total length: 5.363061e+04um, number of vias: 15350
[12/28 21:31:54     83s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:54     83s] [NR-eGR] Total eGR-routed clock nets wire length: 2.109385e+03um 
[12/28 21:31:54     83s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:54     83s] Early Global Route wiring runtime: 0.05 seconds, mem = 1476.5M
[12/28 21:31:54     83s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.046, MEM:1476.5M
[12/28 21:31:54     83s] 0 delay mode for cte disabled.
[12/28 21:31:54     83s] SKP cleared!
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[12/28 21:31:54     83s] Tdgp not successfully inited but do clear! skip clearing
[12/28 21:31:54     83s] **placeDesign ... cpu = 0: 0:11, real = 0: 0:12, mem = 1460.5M **
[12/28 21:31:54     83s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 21:31:54     83s] VSMManager cleared!
[12/28 21:31:54     83s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.7M, totSessionCpu=0:01:24 **
[12/28 21:31:54     83s] **WARN: (IMPOPT-576):	59 nets have unplaced terms. 
[12/28 21:31:54     83s] Type 'man IMPOPT-576' for more detail.
[12/28 21:31:54     83s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/28 21:31:54     83s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:54     83s] GigaOpt running with 1 threads.
[12/28 21:31:54     83s] Info: 1 threads available for lower-level modules during optimization.
[12/28 21:31:54     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1460.5M
[12/28 21:31:54     83s] #spOpts: N=130 minPadR=1.1 
[12/28 21:31:54     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1460.5M
[12/28 21:31:54     83s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1460.5M
[12/28 21:31:54     83s] Core basic site is TSM13SITE
[12/28 21:31:54     83s] Fast DP-INIT is on for default
[12/28 21:31:54     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:31:54     83s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1460.5M
[12/28 21:31:54     83s] OPERPROF:     Starting CMU at level 3, MEM:1460.5M
[12/28 21:31:54     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1460.5M
[12/28 21:31:54     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1460.5M
[12/28 21:31:54     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB).
[12/28 21:31:54     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1460.5M
[12/28 21:31:54     83s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:54     83s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:54     83s] LayerId::1 widthSet size::4
[12/28 21:31:54     83s] LayerId::2 widthSet size::4
[12/28 21:31:54     83s] LayerId::3 widthSet size::4
[12/28 21:31:54     83s] LayerId::4 widthSet size::4
[12/28 21:31:54     83s] LayerId::5 widthSet size::4
[12/28 21:31:54     83s] LayerId::6 widthSet size::4
[12/28 21:31:54     83s] LayerId::7 widthSet size::5
[12/28 21:31:54     83s] LayerId::8 widthSet size::3
[12/28 21:31:54     83s] Updating RC grid for preRoute extraction ...
[12/28 21:31:54     83s] Initializing multi-corner capacitance tables ... 
[12/28 21:31:54     83s] Initializing multi-corner resistance tables ...
[12/28 21:31:54     83s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:54     83s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:31:54     83s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.202461 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] Creating Lib Analyzer ...
[12/28 21:31:54     83s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:54     83s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:31:54     83s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:31:54     83s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:31:54     83s] 
[12/28 21:31:54     83s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:31:56     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=1466.5M
[12/28 21:31:56     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=1466.5M
[12/28 21:31:56     85s] Creating Lib Analyzer, finished. 
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_op_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_op_mode[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_op_mode[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_op_mode[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_op_mode[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	o_op_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (IMPOPT-665):	i_in_data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:31:56     85s] Type 'man IMPOPT-665' for more detail.
[12/28 21:31:56     85s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/28 21:31:56     85s] To increase the message display limit, refer to the product command reference manual.
[12/28 21:31:56     85s] #optDebug: fT-S <1 2 3 1 0>
[12/28 21:31:56     85s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/28 21:31:56     85s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/28 21:31:56     85s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 976.9M, totSessionCpu=0:01:25 **
[12/28 21:31:56     85s] *** optDesign -preCTS ***
[12/28 21:31:56     85s] DRC Margin: user margin 0.0; extra margin 0.2
[12/28 21:31:56     85s] Setup Target Slack: user slack 0; extra slack 0.0
[12/28 21:31:56     85s] Hold Target Slack: user slack 0
[12/28 21:31:56     85s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/28 21:31:56     85s] Type 'man IMPOPT-3195' for more detail.
[12/28 21:31:56     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1466.5M
[12/28 21:31:56     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1466.5M
[12/28 21:31:56     85s] Deleting Cell Server ...
[12/28 21:31:56     85s] Deleting Lib Analyzer.
[12/28 21:31:56     85s] Multi-VT timing optimization disabled based on library information.
[12/28 21:31:56     85s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/28 21:31:56     85s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:31:56     85s] Summary for sequential cells identification: 
[12/28 21:31:56     85s]   Identified SBFF number: 112
[12/28 21:31:56     85s]   Identified MBFF number: 0
[12/28 21:31:56     85s]   Identified SB Latch number: 0
[12/28 21:31:56     85s]   Identified MB Latch number: 0
[12/28 21:31:56     85s]   Not identified SBFF number: 8
[12/28 21:31:56     85s]   Not identified MBFF number: 0
[12/28 21:31:56     85s]   Not identified SB Latch number: 0
[12/28 21:31:56     85s]   Not identified MB Latch number: 0
[12/28 21:31:56     85s]   Number of sequential cells which are not FFs: 34
[12/28 21:31:56     85s]  Visiting view : av_func_mode_max
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:31:56     85s]  Visiting view : av_func_mode_max
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:31:56     85s]  Setting StdDelay to 35.20
[12/28 21:31:56     85s] Creating Cell Server, finished. 
[12/28 21:31:56     85s] 
[12/28 21:31:56     85s] Deleting Cell Server ...
[12/28 21:31:56     85s] 
[12/28 21:31:56     85s] Creating Lib Analyzer ...
[12/28 21:31:56     85s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:31:56     85s] Summary for sequential cells identification: 
[12/28 21:31:56     85s]   Identified SBFF number: 112
[12/28 21:31:56     85s]   Identified MBFF number: 0
[12/28 21:31:56     85s]   Identified SB Latch number: 0
[12/28 21:31:56     85s]   Identified MB Latch number: 0
[12/28 21:31:56     85s]   Not identified SBFF number: 8
[12/28 21:31:56     85s]   Not identified MBFF number: 0
[12/28 21:31:56     85s]   Not identified SB Latch number: 0
[12/28 21:31:56     85s]   Not identified MB Latch number: 0
[12/28 21:31:56     85s]   Number of sequential cells which are not FFs: 34
[12/28 21:31:56     85s]  Visiting view : av_func_mode_max
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:31:56     85s]  Visiting view : av_func_mode_max
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:31:56     85s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:31:56     85s]  Setting StdDelay to 35.20
[12/28 21:31:56     85s] Creating Cell Server, finished. 
[12/28 21:31:56     85s] 
[12/28 21:31:56     85s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:56     85s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:31:56     85s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:31:56     85s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:31:56     85s] 
[12/28 21:31:56     85s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:31:57     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1466.5M
[12/28 21:31:57     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1466.5M
[12/28 21:31:57     86s] Creating Lib Analyzer, finished. 
[12/28 21:31:57     86s] All LLGs are deleted
[12/28 21:31:57     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1466.5M
[12/28 21:31:57     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1466.5M
[12/28 21:31:57     86s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1466.5M
[12/28 21:31:57     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1466.5M
[12/28 21:31:57     86s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Loading and Dumping File ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Reading DB...
[12/28 21:31:57     86s] (I)       Read data from FE... (mem=1466.5M)
[12/28 21:31:57     86s] (I)       Read nodes and places... (mem=1466.5M)
[12/28 21:31:57     86s] (I)       Number of ignored instance 0
[12/28 21:31:57     86s] (I)       Number of inbound cells 3
[12/28 21:31:57     86s] (I)       numMoveCells=1535, numMacros=3  numPads=0  numMultiRowHeightInsts=0
[12/28 21:31:57     86s] (I)       cell height: 7380, count: 1535
[12/28 21:31:57     86s] (I)       Done Read nodes and places (cpu=0.000s, mem=1466.5M)
[12/28 21:31:57     86s] (I)       Read nets... (mem=1466.5M)
[12/28 21:31:57     86s] (I)       Number of nets = 1745 ( 55 ignored )
[12/28 21:31:57     86s] (I)       Done Read nets (cpu=0.000s, mem=1466.5M)
[12/28 21:31:57     86s] (I)       Read rows... (mem=1466.5M)
[12/28 21:31:57     86s] (I)       Done Read rows (cpu=0.000s, mem=1466.5M)
[12/28 21:31:57     86s] (I)       Identified Clock instances: Flop 210, Clock buffer/inverter 0, Gate 0, Logic 0
[12/28 21:31:57     86s] (I)       Read module constraints... (mem=1466.5M)
[12/28 21:31:57     86s] (I)       Done Read module constraints (cpu=0.000s, mem=1466.5M)
[12/28 21:31:57     86s] (I)       Done Read data from FE (cpu=0.000s, mem=1466.5M)
[12/28 21:31:57     86s] (I)       before initializing RouteDB syMemory usage = 1466.5 MB
[12/28 21:31:57     86s] (I)       == Non-default Options ==
[12/28 21:31:57     86s] (I)       Maximum routing layer                              : 8
[12/28 21:31:57     86s] (I)       Buffering-aware routing                            : true
[12/28 21:31:57     86s] (I)       Spread congestion away from blockages              : true
[12/28 21:31:57     86s] (I)       Overflow penalty cost                              : 10
[12/28 21:31:57     86s] (I)       Punch through distance                             : 6074.480000
[12/28 21:31:57     86s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:31:57     86s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:31:57     86s] (I)       Use row-based GCell size
[12/28 21:31:57     86s] (I)       GCell unit size  : 7380
[12/28 21:31:57     86s] (I)       GCell multiplier : 1
[12/28 21:31:57     86s] (I)       build grid graph
[12/28 21:31:57     86s] (I)       build grid graph start
[12/28 21:31:57     86s] [NR-eGR] Track table information for default rule: 
[12/28 21:31:57     86s] [NR-eGR] METAL1 has no routable track
[12/28 21:31:57     86s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:31:57     86s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:31:57     86s] (I)       build grid graph end
[12/28 21:31:57     86s] (I)       ===========================================================================
[12/28 21:31:57     86s] (I)       == Report All Rule Vias ==
[12/28 21:31:57     86s] (I)       ===========================================================================
[12/28 21:31:57     86s] (I)        Via Rule : (Default)
[12/28 21:31:57     86s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:31:57     86s] (I)       ---------------------------------------------------------------------------
[12/28 21:31:57     86s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:31:57     86s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:31:57     86s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:31:57     86s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:31:57     86s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:31:57     86s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:31:57     86s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:31:57     86s] (I)       ===========================================================================
[12/28 21:31:57     86s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Num PG vias on layer 2 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 3 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 4 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 5 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 6 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 7 : 0
[12/28 21:31:57     86s] (I)       Num PG vias on layer 8 : 0
[12/28 21:31:57     86s] [NR-eGR] Read 4480 PG shapes
[12/28 21:31:57     86s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:31:57     86s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:31:57     86s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:31:57     86s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:31:57     86s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:31:57     86s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:31:57     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:31:57     86s] (I)       readDataFromPlaceDB
[12/28 21:31:57     86s] (I)       Read net information..
[12/28 21:31:57     86s] [NR-eGR] Read numTotalNets=1745  numIgnoredNets=0
[12/28 21:31:57     86s] (I)       Read testcase time = 0.000 seconds
[12/28 21:31:57     86s] 
[12/28 21:31:57     86s] (I)       early_global_route_priority property id does not exist.
[12/28 21:31:57     86s] (I)       Start initializing grid graph
[12/28 21:31:57     86s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:31:57     86s] (I)       End initializing grid graph
[12/28 21:31:57     86s] (I)       Model blockages into capacity
[12/28 21:31:57     86s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:31:57     86s] (I)       Started Modeling ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:31:57     86s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:31:57     86s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       -- layer congestion ratio --
[12/28 21:31:57     86s] (I)       Layer 1 : 0.100000
[12/28 21:31:57     86s] (I)       Layer 2 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 3 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 4 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 5 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 6 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 7 : 0.700000
[12/28 21:31:57     86s] (I)       Layer 8 : 0.700000
[12/28 21:31:57     86s] (I)       ----------------------------
[12/28 21:31:57     86s] (I)       Number of ignored nets = 0
[12/28 21:31:57     86s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:31:57     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:31:57     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:31:57     86s] (I)       Constructing bin map
[12/28 21:31:57     86s] (I)       Initialize bin information with width=14760 height=14760
[12/28 21:31:57     86s] (I)       Done constructing bin map
[12/28 21:31:57     86s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:31:57     86s] (I)       Before initializing Early Global Route syMemory usage = 1466.5 MB
[12/28 21:31:57     86s] (I)       Ndr track 0 does not exist
[12/28 21:31:57     86s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:31:57     86s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:31:57     86s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:31:57     86s] (I)       Site width          :   920  (dbu)
[12/28 21:31:57     86s] (I)       Row height          :  7380  (dbu)
[12/28 21:31:57     86s] (I)       GCell width         :  7380  (dbu)
[12/28 21:31:57     86s] (I)       GCell height        :  7380  (dbu)
[12/28 21:31:57     86s] (I)       Grid                :   177   175     8
[12/28 21:31:57     86s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:31:57     86s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:31:57     86s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:31:57     86s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:31:57     86s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:31:57     86s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:31:57     86s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:31:57     86s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:31:57     86s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:31:57     86s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:31:57     86s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:31:57     86s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:31:57     86s] (I)       --------------------------------------------------------
[12/28 21:31:57     86s] 
[12/28 21:31:57     86s] [NR-eGR] ============ Routing rule table ============
[12/28 21:31:57     86s] [NR-eGR] Rule id: 0  Nets: 1745 
[12/28 21:31:57     86s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:31:57     86s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:31:57     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:57     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:31:57     86s] [NR-eGR] ========================================
[12/28 21:31:57     86s] [NR-eGR] 
[12/28 21:31:57     86s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:31:57     86s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:31:57     86s] (I)       After initializing Early Global Route syMemory usage = 1466.5 MB
[12/28 21:31:57     86s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Reset routing kernel
[12/28 21:31:57     86s] (I)       Started Global Routing ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       ============= Initialization =============
[12/28 21:31:57     86s] (I)       totalPins=6118  totalGlobalPin=6050 (98.89%)
[12/28 21:31:57     86s] (I)       Started Net group 1 ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Build MST ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Generate topology with single threads
[12/28 21:31:57     86s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:31:57     86s] (I)       #blocked areas for congestion spreading : 5
[12/28 21:31:57     86s] [NR-eGR] Layer group 1: route 1745 net(s) in layer range [2, 8]
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1a Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1a ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Pattern routing ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Usage: 14212 = (6748 H, 7464 V) = (0.93% H, 1.04% V) = (2.490e+04um H, 2.754e+04um V)
[12/28 21:31:57     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1b Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1b ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Usage: 14212 = (6748 H, 7464 V) = (0.93% H, 1.04% V) = (2.490e+04um H, 2.754e+04um V)
[12/28 21:31:57     86s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.244228e+04um
[12/28 21:31:57     86s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1c Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1c ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Usage: 14212 = (6748 H, 7464 V) = (0.93% H, 1.04% V) = (2.490e+04um H, 2.754e+04um V)
[12/28 21:31:57     86s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1d Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1d ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Usage: 14212 = (6748 H, 7464 V) = (0.93% H, 1.04% V) = (2.490e+04um H, 2.754e+04um V)
[12/28 21:31:57     86s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1e Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1e ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Route legalization ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Usage: 14212 = (6748 H, 7464 V) = (0.93% H, 1.04% V) = (2.490e+04um H, 2.754e+04um V)
[12/28 21:31:57     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.244228e+04um
[12/28 21:31:57     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Layer assignment ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Running layer assignment with 1 threads
[12/28 21:31:57     86s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] (I)       ============  Phase 1l Route ============
[12/28 21:31:57     86s] (I)       Started Phase 1l ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       
[12/28 21:31:57     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:31:57     86s] [NR-eGR]                        OverCon            
[12/28 21:31:57     86s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:31:57     86s] [NR-eGR]       Layer                (1)    OverCon 
[12/28 21:31:57     86s] [NR-eGR] ----------------------------------------------
[12/28 21:31:57     86s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR] ----------------------------------------------
[12/28 21:31:57     86s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/28 21:31:57     86s] [NR-eGR] 
[12/28 21:31:57     86s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:31:57     86s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:31:57     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:31:57     86s] (I)       ============= track Assignment ============
[12/28 21:31:57     86s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Started Track Assignment ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:31:57     86s] (I)       Running track assignment with 1 threads
[12/28 21:31:57     86s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] (I)       Run Multi-thread track assignment
[12/28 21:31:57     86s] (I)       Finished Track Assignment ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Started Export DB wires ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Started Export all nets ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Started Set wire vias ( Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:57     86s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6064
[12/28 21:31:57     86s] [NR-eGR] METAL2  (2V) length: 2.111058e+04um, number of vias: 8841
[12/28 21:31:57     86s] [NR-eGR] METAL3  (3H) length: 2.217522e+04um, number of vias: 364
[12/28 21:31:57     86s] [NR-eGR] METAL4  (4V) length: 5.363045e+03um, number of vias: 99
[12/28 21:31:57     86s] [NR-eGR] METAL5  (5H) length: 3.054810e+03um, number of vias: 49
[12/28 21:31:57     86s] [NR-eGR] METAL6  (6V) length: 2.177260e+03um, number of vias: 8
[12/28 21:31:57     86s] [NR-eGR] METAL7  (7H) length: 3.896200e+02um, number of vias: 0
[12/28 21:31:57     86s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:31:57     86s] [NR-eGR] Total length: 5.427054e+04um, number of vias: 15425
[12/28 21:31:57     86s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:57     86s] [NR-eGR] Total eGR-routed clock nets wire length: 2.328355e+03um 
[12/28 21:31:57     86s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:31:57     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1466.49 MB )
[12/28 21:31:57     86s] Extraction called for design 'ipdc' of instances=1538 and nets=1818 using extraction engine 'preRoute' .
[12/28 21:31:57     86s] PreRoute RC Extraction called for design ipdc.
[12/28 21:31:57     86s] RC Extraction called in multi-corner(1) mode.
[12/28 21:31:57     86s] RCMode: PreRoute
[12/28 21:31:57     86s]       RC Corner Indexes            0   
[12/28 21:31:57     86s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:31:57     86s] Resistance Scaling Factor    : 1.00000 
[12/28 21:31:57     86s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:31:57     86s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:31:57     86s] Shrink Factor                : 1.00000
[12/28 21:31:57     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:31:57     86s] Using capacitance table file ...
[12/28 21:31:57     86s] LayerId::1 widthSet size::4
[12/28 21:31:57     86s] LayerId::2 widthSet size::4
[12/28 21:31:57     86s] LayerId::3 widthSet size::4
[12/28 21:31:57     86s] LayerId::4 widthSet size::4
[12/28 21:31:57     86s] LayerId::5 widthSet size::4
[12/28 21:31:57     86s] LayerId::6 widthSet size::4
[12/28 21:31:57     86s] LayerId::7 widthSet size::5
[12/28 21:31:57     86s] LayerId::8 widthSet size::3
[12/28 21:31:57     86s] Updating RC grid for preRoute extraction ...
[12/28 21:31:57     86s] Initializing multi-corner capacitance tables ... 
[12/28 21:31:57     86s] Initializing multi-corner resistance tables ...
[12/28 21:31:57     86s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:31:57     86s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.202407 ; aWlH: 0.000000 ; Pmax: 0.820500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:31:57     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1466.488M)
[12/28 21:31:57     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1466.5M
[12/28 21:31:57     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1466.5M
[12/28 21:31:57     86s] Fast DP-INIT is on for default
[12/28 21:31:57     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1466.5M
[12/28 21:31:57     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1466.5M
[12/28 21:31:57     86s] Starting delay calculation for Setup views
[12/28 21:31:57     86s] #################################################################################
[12/28 21:31:57     86s] # Design Stage: PreRoute
[12/28 21:31:57     86s] # Design Name: ipdc
[12/28 21:31:57     86s] # Design Mode: 130nm
[12/28 21:31:57     86s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:31:57     86s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:31:57     86s] # Signoff Settings: SI Off 
[12/28 21:31:57     86s] #################################################################################
[12/28 21:31:57     86s] Calculate delays in Single mode...
[12/28 21:31:57     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1489.7M, InitMEM = 1489.7M)
[12/28 21:31:57     86s] Start delay calculation (fullDC) (1 T). (MEM=1489.73)
[12/28 21:31:57     86s] End AAE Lib Interpolated Model. (MEM=1489.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:31:57     86s] First Iteration Infinite Tw... 
[12/28 21:31:57     86s] **WARN: (IMPESI-3086):	The cell 'sram_256x8' does not have characterized noise model(s) for 'sram_256x8' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/28 21:31:57     86s] Type 'man IMPESI-3086' for more detail.
[12/28 21:31:58     87s] Total number of fetched objects 1863
[12/28 21:31:58     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:31:58     87s] End delay calculation. (MEM=1521.51 CPU=0:00:00.3 REAL=0:00:01.0)
[12/28 21:31:58     87s] End delay calculation (fullDC). (MEM=1494.43 CPU=0:00:00.5 REAL=0:00:01.0)
[12/28 21:31:58     87s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1494.4M) ***
[12/28 21:31:58     87s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:27 mem=1494.4M)
[12/28 21:31:58     87s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.064  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.135   |      6 (6)       |
|   max_tran     |      6 (51)      |   -1.083   |      6 (51)      |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.121%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1011.2M, totSessionCpu=0:01:27 **
[12/28 21:31:58     87s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/28 21:31:58     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:31:58     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1471.7M
[12/28 21:31:58     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1471.7M
[12/28 21:31:58     87s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:31:58     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:     Starting CMU at level 3, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1471.7M
[12/28 21:31:58     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.7MB).
[12/28 21:31:58     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1471.7M
[12/28 21:31:58     87s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/28 21:31:58     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1471.7M
[12/28 21:31:58     87s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/28 21:31:58     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:31:58     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1471.7M
[12/28 21:31:58     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1471.7M
[12/28 21:31:58     87s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:31:58     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:     Starting CMU at level 3, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1471.7M
[12/28 21:31:58     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1471.7M
[12/28 21:31:58     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.7MB).
[12/28 21:31:58     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1471.7M
[12/28 21:31:58     87s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/28 21:31:58     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1471.7M
[12/28 21:31:58     87s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/28 21:31:58     87s] *** Starting optimizing excluded clock nets MEM= 1471.7M) ***
[12/28 21:31:58     87s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1471.7M) ***
[12/28 21:31:58     87s] The useful skew maximum allowed delay is: 0.3
[12/28 21:31:58     87s] Deleting Lib Analyzer.
[12/28 21:31:58     87s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:31:58     87s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:31:58     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1471.7M
[12/28 21:31:58     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1471.7M
[12/28 21:31:58     87s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:31:58     87s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.6/0:10:11.0 (0.1), mem = 1471.7M
[12/28 21:31:58     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.1
[12/28 21:31:58     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:31:58     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1479.7M
[12/28 21:31:58     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1479.7M
[12/28 21:31:58     87s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:31:58     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1479.7M
[12/28 21:31:58     87s] OPERPROF:     Starting CMU at level 3, MEM:1479.7M
[12/28 21:31:58     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1479.7M
[12/28 21:31:58     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1479.7M
[12/28 21:31:58     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.7MB).
[12/28 21:31:58     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1479.7M
[12/28 21:31:58     87s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/28 21:31:58     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1479.7M
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:58     87s] 
[12/28 21:31:58     87s] Footprint cell information for calculating maxBufDist
[12/28 21:31:58     87s] *info: There are 16 candidate Buffer cells
[12/28 21:31:58     87s] *info: There are 19 candidate Inverter cells
[12/28 21:31:58     87s] 
[12/28 21:31:58     87s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:59     88s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:59     88s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:59     88s] 
[12/28 21:31:59     88s] Creating Lib Analyzer ...
[12/28 21:31:59     88s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:31:59     88s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:31:59     88s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:31:59     88s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:31:59     88s] 
[12/28 21:31:59     88s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:00     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=1620.7M
[12/28 21:32:00     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=1620.7M
[12/28 21:32:00     89s] Creating Lib Analyzer, finished. 
[12/28 21:32:00     89s] 
[12/28 21:32:00     89s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:32:01     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1639.8M
[12/28 21:32:01     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1639.8M
[12/28 21:32:01     90s] 
[12/28 21:32:01     90s] Netlist preparation processing... 
[12/28 21:32:01     90s] *** Checked 4 GNC rules.
[12/28 21:32:01     90s] *** Applying global-net connections...
[12/28 21:32:01     90s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/28 21:32:01     90s] Removed 1 instance
[12/28 21:32:01     90s] *info: Marking 0 isolation instances dont touch
[12/28 21:32:01     90s] *info: Marking 0 level shifter instances dont touch
[12/28 21:32:01     90s] TotalInstCnt at PhyDesignMc Destruction: 1,534
[12/28 21:32:01     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.1
[12/28 21:32:01     90s] *** AreaOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:30.6/0:10:14.0 (0.1), mem = 1620.7M
[12/28 21:32:01     90s] 
[12/28 21:32:01     90s] =============================================================================================
[12/28 21:32:01     90s]  Step TAT Report for SimplifyNetlist #1
[12/28 21:32:01     90s] =============================================================================================
[12/28 21:32:01     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:01     90s] ---------------------------------------------------------------------------------------------
[12/28 21:32:01     90s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  39.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:01     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:01     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:32:01     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:01     90s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  22.0 % )     0:00:00.7 /  0:00:00.6    1.0
[12/28 21:32:01     90s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:01     90s] [ MISC                   ]          0:00:01.1  (  37.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:32:01     90s] ---------------------------------------------------------------------------------------------
[12/28 21:32:01     90s]  SimplifyNetlist #1 TOTAL           0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/28 21:32:01     90s] ---------------------------------------------------------------------------------------------
[12/28 21:32:01     90s] 
[12/28 21:32:01     90s] Deleting Lib Analyzer.
[12/28 21:32:01     90s] Begin: GigaOpt high fanout net optimization
[12/28 21:32:01     90s] GigaOpt HFN: use maxLocalDensity 1.2
[12/28 21:32:01     90s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:32:01     90s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:01     90s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:01     90s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:30.7/0:10:14.1 (0.1), mem = 1554.7M
[12/28 21:32:01     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.2
[12/28 21:32:01     90s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:01     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=1554.7M
[12/28 21:32:01     90s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:32:01     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:1554.7M
[12/28 21:32:01     90s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:01     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1554.7M
[12/28 21:32:01     90s] OPERPROF:     Starting CMU at level 3, MEM:1554.7M
[12/28 21:32:01     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1554.7M
[12/28 21:32:01     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1554.7M
[12/28 21:32:01     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1554.7MB).
[12/28 21:32:01     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1554.7M
[12/28 21:32:01     90s] TotalInstCnt at PhyDesignMc Initialization: 1,534
[12/28 21:32:01     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=1554.7M
[12/28 21:32:01     90s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:32:01     90s] 
[12/28 21:32:01     90s] Creating Lib Analyzer ...
[12/28 21:32:01     90s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:32:01     90s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:32:01     90s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:32:01     90s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:32:01     90s] 
[12/28 21:32:01     90s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:02     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=1554.7M
[12/28 21:32:02     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=1554.7M
[12/28 21:32:02     91s] Creating Lib Analyzer, finished. 
[12/28 21:32:02     91s] 
[12/28 21:32:02     91s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:32:05     94s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:32:05     94s] TotalInstCnt at PhyDesignMc Destruction: 1,534
[12/28 21:32:05     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.2
[12/28 21:32:05     94s] *** DrvOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:01:34.7/0:10:18.1 (0.2), mem = 1554.7M
[12/28 21:32:05     94s] 
[12/28 21:32:05     94s] =============================================================================================
[12/28 21:32:05     94s]  Step TAT Report for DrvOpt #1
[12/28 21:32:05     94s] =============================================================================================
[12/28 21:32:05     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:05     94s] ---------------------------------------------------------------------------------------------
[12/28 21:32:05     94s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  28.8 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:05     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:05     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:05     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:05     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:05     94s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:05     94s] [ MISC                   ]          0:00:02.8  (  69.9 % )     0:00:02.8 /  0:00:02.9    1.0
[12/28 21:32:05     94s] ---------------------------------------------------------------------------------------------
[12/28 21:32:05     94s]  DrvOpt #1 TOTAL                    0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[12/28 21:32:05     94s] ---------------------------------------------------------------------------------------------
[12/28 21:32:05     94s] 
[12/28 21:32:05     94s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/28 21:32:05     94s] End: GigaOpt high fanout net optimization
[12/28 21:32:05     94s] Begin: GigaOpt DRV Optimization
[12/28 21:32:05     94s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:32:05     94s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:05     94s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:05     94s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:34.7/0:10:18.1 (0.2), mem = 1554.7M
[12/28 21:32:05     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.3
[12/28 21:32:05     94s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:05     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1554.7M
[12/28 21:32:05     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:1554.7M
[12/28 21:32:05     94s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:05     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1554.7M
[12/28 21:32:05     94s] OPERPROF:     Starting CMU at level 3, MEM:1554.7M
[12/28 21:32:05     94s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1554.7M
[12/28 21:32:05     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1554.7M
[12/28 21:32:05     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1554.7MB).
[12/28 21:32:05     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1554.7M
[12/28 21:32:05     94s] TotalInstCnt at PhyDesignMc Initialization: 1,534
[12/28 21:32:05     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1554.7M
[12/28 21:32:05     94s] 
[12/28 21:32:05     94s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:32:08     97s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1573.8M
[12/28 21:32:08     97s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1573.8M
[12/28 21:32:08     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:08     97s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:32:08     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:08     97s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:32:08     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:08     97s] Info: violation cost 51.131207 (cap = 5.777798, tran = 44.353413, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:32:08     97s] |     8|    67|    -1.38|    11|    11|    -0.17|     1|     1|     0|     0|     1.06|     0.00|       0|       0|       0|  15.12|          |         |
[12/28 21:32:08     97s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:32:08     97s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     1.06|     0.00|       2|       0|      11|  15.15| 0:00:00.0|  1627.5M|
[12/28 21:32:08     97s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:32:08     97s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     1.06|     0.00|       0|       0|       0|  15.15| 0:00:00.0|  1627.5M|
[12/28 21:32:08     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] ###############################################################################
[12/28 21:32:08     97s] #
[12/28 21:32:08     97s] #  Large fanout net report:  
[12/28 21:32:08     97s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/28 21:32:08     97s] #     - current density: 15.15
[12/28 21:32:08     97s] #
[12/28 21:32:08     97s] #  List of high fanout nets:
[12/28 21:32:08     97s] #        Net(1):  i_rst_n: (fanouts = 198)
[12/28 21:32:08     97s] #
[12/28 21:32:08     97s] ###############################################################################
[12/28 21:32:08     97s] Bottom Preferred Layer:
[12/28 21:32:08     97s]     None
[12/28 21:32:08     97s] Via Pillar Rule:
[12/28 21:32:08     97s]     None
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] =======================================================================
[12/28 21:32:08     97s]                 Reasons for remaining drv violations
[12/28 21:32:08     97s] =======================================================================
[12/28 21:32:08     97s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] MultiBuffering failure reasons
[12/28 21:32:08     97s] ------------------------------------------------
[12/28 21:32:08     97s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1627.5M) ***
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:32:08     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.3
[12/28 21:32:08     97s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:37.9/0:10:21.3 (0.2), mem = 1608.4M
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] =============================================================================================
[12/28 21:32:08     97s]  Step TAT Report for DrvOpt #2
[12/28 21:32:08     97s] =============================================================================================
[12/28 21:32:08     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:08     97s] ---------------------------------------------------------------------------------------------
[12/28 21:32:08     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:32:08     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:08     97s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:32:08     97s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:08     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:08     97s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:32:08     97s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:08     97s] [ OptEval                ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:32:08     97s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:08     97s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:08     97s] [ PostCommitDelayCalc    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:32:08     97s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/28 21:32:08     97s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/28 21:32:08     97s] [ MISC                   ]          0:00:02.9  (  91.1 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:32:08     97s] ---------------------------------------------------------------------------------------------
[12/28 21:32:08     97s]  DrvOpt #2 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[12/28 21:32:08     97s] ---------------------------------------------------------------------------------------------
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] End: GigaOpt DRV Optimization
[12/28 21:32:08     97s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/28 21:32:08     97s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1101.9M, totSessionCpu=0:01:38 **
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] Active setup views:
[12/28 21:32:08     97s]  av_func_mode_max
[12/28 21:32:08     97s]   Dominating endpoints: 0
[12/28 21:32:08     97s]   Dominating TNS: -0.000
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] Deleting Lib Analyzer.
[12/28 21:32:08     97s] Begin: GigaOpt Global Optimization
[12/28 21:32:08     97s] *info: use new DP (enabled)
[12/28 21:32:08     97s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/28 21:32:08     97s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:08     97s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:08     97s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.0/0:10:21.3 (0.2), mem = 1563.4M
[12/28 21:32:08     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.4
[12/28 21:32:08     97s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:08     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1563.4M
[12/28 21:32:08     97s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:32:08     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.4M
[12/28 21:32:08     97s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:08     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.4M
[12/28 21:32:08     97s] OPERPROF:     Starting CMU at level 3, MEM:1563.4M
[12/28 21:32:08     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1563.4M
[12/28 21:32:08     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1563.4M
[12/28 21:32:08     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.4MB).
[12/28 21:32:08     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1563.4M
[12/28 21:32:08     97s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:32:08     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1563.4M
[12/28 21:32:08     97s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:32:08     97s] 
[12/28 21:32:08     97s] Creating Lib Analyzer ...
[12/28 21:32:08     98s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:32:08     98s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:32:08     98s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:32:08     98s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:32:08     98s] 
[12/28 21:32:08     98s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:10     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=1563.4M
[12/28 21:32:10     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=1563.4M
[12/28 21:32:10     99s] Creating Lib Analyzer, finished. 
[12/28 21:32:10     99s] 
[12/28 21:32:10     99s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:32:17    106s] *info: 1 clock net excluded
[12/28 21:32:17    106s] *info: 2 special nets excluded.
[12/28 21:32:17    106s] *info: 1 ideal net excluded from IPO operation.
[12/28 21:32:17    106s] *info: 19 no-driver nets excluded.
[12/28 21:32:19    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1582.5M
[12/28 21:32:19    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1582.5M
[12/28 21:32:20    109s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:32:20    109s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:32:20    109s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
[12/28 21:32:20    109s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:32:20    109s] |   0.000|   0.000|    15.15%|   0:00:00.0| 1582.5M|av_func_mode_max|       NA| NA                     |
[12/28 21:32:20    109s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1582.5M) ***
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1582.5M) ***
[12/28 21:32:20    109s] Bottom Preferred Layer:
[12/28 21:32:20    109s]     None
[12/28 21:32:20    109s] Via Pillar Rule:
[12/28 21:32:20    109s]     None
[12/28 21:32:20    109s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:32:20    109s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:32:20    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.4
[12/28 21:32:20    109s] *** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:01:49.2/0:10:32.6 (0.2), mem = 1563.4M
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] =============================================================================================
[12/28 21:32:20    109s]  Step TAT Report for GlobalOpt #1
[12/28 21:32:20    109s] =============================================================================================
[12/28 21:32:20    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:20    109s] ---------------------------------------------------------------------------------------------
[12/28 21:32:20    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:32:20    109s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  10.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:20    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:20    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:20    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:20    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:20    109s] [ TransformInit          ]      1   0:00:09.8  (  87.3 % )     0:00:09.8 /  0:00:09.8    1.0
[12/28 21:32:20    109s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:32:20    109s] ---------------------------------------------------------------------------------------------
[12/28 21:32:20    109s]  GlobalOpt #1 TOTAL                 0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[12/28 21:32:20    109s] ---------------------------------------------------------------------------------------------
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] End: GigaOpt Global Optimization
[12/28 21:32:20    109s] *** Timing Is met
[12/28 21:32:20    109s] *** Check timing (0:00:00.0)
[12/28 21:32:20    109s] Deleting Lib Analyzer.
[12/28 21:32:20    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/28 21:32:20    109s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:20    109s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:20    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1561.4M
[12/28 21:32:20    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1561.4M
[12/28 21:32:20    109s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:32:20    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:20    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1580.5M
[12/28 21:32:20    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1580.5M
[12/28 21:32:20    109s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:20    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1580.5M
[12/28 21:32:20    109s] OPERPROF:     Starting CMU at level 3, MEM:1580.5M
[12/28 21:32:20    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1580.5M
[12/28 21:32:20    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1580.5M
[12/28 21:32:20    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1580.5MB).
[12/28 21:32:20    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1580.5M
[12/28 21:32:20    109s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:32:20    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1580.5M
[12/28 21:32:20    109s] Begin: Area Reclaim Optimization
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] Creating Lib Analyzer ...
[12/28 21:32:20    109s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:32:20    109s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:32:20    109s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:32:20    109s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:32:20    109s] 
[12/28 21:32:20    109s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:21    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=1582.5M
[12/28 21:32:21    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=1582.5M
[12/28 21:32:21    110s] Creating Lib Analyzer, finished. 
[12/28 21:32:21    110s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.4/0:10:33.8 (0.2), mem = 1582.5M
[12/28 21:32:21    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.5
[12/28 21:32:21    110s] 
[12/28 21:32:21    110s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:32:22    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1582.5M
[12/28 21:32:22    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1582.5M
[12/28 21:32:22    111s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 15.15
[12/28 21:32:22    111s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:22    111s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:32:22    111s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:22    111s] |    15.15%|        -|   0.000|   0.000|   0:00:00.0| 1582.5M|
[12/28 21:32:22    111s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:32:22    111s] |    15.15%|        0|   0.000|   0.000|   0:00:00.0| 1583.5M|
[12/28 21:32:22    111s] |    15.15%|        0|   0.000|   0.000|   0:00:00.0| 1602.6M|
[12/28 21:32:23    112s] |    14.47%|      212|   0.000|   0.000|   0:00:01.0| 1626.2M|
[12/28 21:32:23    112s] |    14.46%|        5|   0.000|   0.000|   0:00:00.0| 1626.2M|
[12/28 21:32:23    112s] |    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1626.2M|
[12/28 21:32:23    112s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:32:23    112s] |    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1626.2M|
[12/28 21:32:23    112s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:23    112s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.46
[12/28 21:32:23    112s] 
[12/28 21:32:23    112s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 217 **
[12/28 21:32:23    112s] --------------------------------------------------------------
[12/28 21:32:23    112s] |                                   | Total     | Sequential |
[12/28 21:32:23    112s] --------------------------------------------------------------
[12/28 21:32:23    112s] | Num insts resized                 |     214  |      15    |
[12/28 21:32:23    112s] | Num insts undone                  |       0  |       0    |
[12/28 21:32:23    112s] | Num insts Downsized               |     214  |      15    |
[12/28 21:32:23    112s] | Num insts Samesized               |       0  |       0    |
[12/28 21:32:23    112s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:32:23    112s] | Num multiple commits+uncommits    |       3  |       -    |
[12/28 21:32:23    112s] --------------------------------------------------------------
[12/28 21:32:23    112s] Bottom Preferred Layer:
[12/28 21:32:23    112s]     None
[12/28 21:32:23    112s] Via Pillar Rule:
[12/28 21:32:23    112s]     None
[12/28 21:32:23    112s] End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
[12/28 21:32:23    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.5
[12/28 21:32:23    112s] *** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:52.9/0:10:36.3 (0.2), mem = 1626.2M
[12/28 21:32:23    112s] 
[12/28 21:32:23    112s] =============================================================================================
[12/28 21:32:23    112s]  Step TAT Report for AreaOpt #1
[12/28 21:32:23    112s] =============================================================================================
[12/28 21:32:23    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:23    112s] ---------------------------------------------------------------------------------------------
[12/28 21:32:23    112s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:32:23    112s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  32.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:32:23    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:23    112s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:23    112s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:23    112s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/28 21:32:23    112s] [ OptGetWeight           ]     72   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:23    112s] [ OptEval                ]     72   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/28 21:32:23    112s] [ OptCommit              ]     72   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:23    112s] [ IncrTimingUpdate       ]     21   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    0.9
[12/28 21:32:23    112s] [ PostCommitDelayCalc    ]     72   0:00:00.9  (  24.8 % )     0:00:00.9 /  0:00:00.9    1.0
[12/28 21:32:23    112s] [ MISC                   ]          0:00:01.0  (  27.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/28 21:32:23    112s] ---------------------------------------------------------------------------------------------
[12/28 21:32:23    112s]  AreaOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[12/28 21:32:23    112s] ---------------------------------------------------------------------------------------------
[12/28 21:32:23    112s] 
[12/28 21:32:23    112s] Executing incremental physical updates
[12/28 21:32:23    112s] Executing incremental physical updates
[12/28 21:32:23    112s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:32:23    112s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1564.12M, totSessionCpu=0:01:53).
[12/28 21:32:23    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1564.1M
[12/28 21:32:23    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1564.1M
[12/28 21:32:23    112s] **INFO: Flow update: Design is easy to close.
[12/28 21:32:23    113s] 
[12/28 21:32:23    113s] *** Start incrementalPlace ***
[12/28 21:32:23    113s] User Input Parameters:
[12/28 21:32:23    113s] - Congestion Driven    : On
[12/28 21:32:23    113s] - Timing Driven        : On
[12/28 21:32:23    113s] - Area-Violation Based : On
[12/28 21:32:23    113s] - Start Rollback Level : -5
[12/28 21:32:23    113s] - Legalized            : On
[12/28 21:32:23    113s] - Window Based         : Off
[12/28 21:32:23    113s] - eDen incr mode       : Off
[12/28 21:32:23    113s] - Small incr mode      : Off
[12/28 21:32:23    113s] 
[12/28 21:32:23    113s] no activity file in design. spp won't run.
[12/28 21:32:23    113s] Collecting buffer chain nets ...
[12/28 21:32:23    113s] No Views given, use default active views for adaptive view pruning
[12/28 21:32:23    113s] SKP will enable view:
[12/28 21:32:23    113s]   av_func_mode_max
[12/28 21:32:23    113s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1564.1M
[12/28 21:32:23    113s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1564.1M
[12/28 21:32:23    113s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1564.1M
[12/28 21:32:23    113s] Starting Early Global Route congestion estimation: mem = 1564.1M
[12/28 21:32:23    113s] (I)       Started Loading and Dumping File ( Curr Mem: 1564.12 MB )
[12/28 21:32:23    113s] (I)       Reading DB...
[12/28 21:32:23    113s] (I)       Read data from FE... (mem=1564.1M)
[12/28 21:32:23    113s] (I)       Read nodes and places... (mem=1564.1M)
[12/28 21:32:23    113s] (I)       Done Read nodes and places (cpu=0.000s, mem=1564.1M)
[12/28 21:32:23    113s] (I)       Read nets... (mem=1564.1M)
[12/28 21:32:23    113s] (I)       Done Read nets (cpu=0.000s, mem=1564.1M)
[12/28 21:32:23    113s] (I)       Done Read data from FE (cpu=0.000s, mem=1564.1M)
[12/28 21:32:23    113s] (I)       before initializing RouteDB syMemory usage = 1564.1 MB
[12/28 21:32:23    113s] (I)       == Non-default Options ==
[12/28 21:32:23    113s] (I)       Maximum routing layer                              : 8
[12/28 21:32:23    113s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:32:23    113s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:32:23    113s] (I)       Use row-based GCell size
[12/28 21:32:23    113s] (I)       GCell unit size  : 7380
[12/28 21:32:23    113s] (I)       GCell multiplier : 1
[12/28 21:32:23    113s] (I)       build grid graph
[12/28 21:32:23    113s] (I)       build grid graph start
[12/28 21:32:23    113s] [NR-eGR] Track table information for default rule: 
[12/28 21:32:23    113s] [NR-eGR] METAL1 has no routable track
[12/28 21:32:23    113s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:32:23    113s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:32:23    113s] (I)       build grid graph end
[12/28 21:32:23    113s] (I)       ===========================================================================
[12/28 21:32:23    113s] (I)       == Report All Rule Vias ==
[12/28 21:32:23    113s] (I)       ===========================================================================
[12/28 21:32:23    113s] (I)        Via Rule : (Default)
[12/28 21:32:23    113s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:32:23    113s] (I)       ---------------------------------------------------------------------------
[12/28 21:32:23    113s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:32:23    113s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:32:23    113s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:32:23    113s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:32:23    113s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:32:23    113s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:32:23    113s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:32:23    113s] (I)       ===========================================================================
[12/28 21:32:23    113s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1564.12 MB )
[12/28 21:32:23    113s] (I)       Num PG vias on layer 2 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 3 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 4 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 5 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 6 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 7 : 0
[12/28 21:32:23    113s] (I)       Num PG vias on layer 8 : 0
[12/28 21:32:23    113s] [NR-eGR] Read 4480 PG shapes
[12/28 21:32:23    113s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.12 MB )
[12/28 21:32:23    113s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:32:23    113s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:32:23    113s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:32:23    113s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:32:23    113s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:32:23    113s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:32:23    113s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:32:23    113s] (I)       readDataFromPlaceDB
[12/28 21:32:23    113s] (I)       Read net information..
[12/28 21:32:23    113s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:32:23    113s] (I)       Read testcase time = 0.000 seconds
[12/28 21:32:23    113s] 
[12/28 21:32:23    113s] (I)       early_global_route_priority property id does not exist.
[12/28 21:32:23    113s] (I)       Start initializing grid graph
[12/28 21:32:23    113s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:32:23    113s] (I)       End initializing grid graph
[12/28 21:32:23    113s] (I)       Model blockages into capacity
[12/28 21:32:23    113s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:32:23    113s] (I)       Started Modeling ( Curr Mem: 1564.12 MB )
[12/28 21:32:23    113s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:32:24    113s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:24    113s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1564.12 MB )
[12/28 21:32:24    113s] (I)       -- layer congestion ratio --
[12/28 21:32:24    113s] (I)       Layer 1 : 0.100000
[12/28 21:32:24    113s] (I)       Layer 2 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 3 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 4 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 5 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 6 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 7 : 0.700000
[12/28 21:32:24    113s] (I)       Layer 8 : 0.700000
[12/28 21:32:24    113s] (I)       ----------------------------
[12/28 21:32:24    113s] (I)       Number of ignored nets = 0
[12/28 21:32:24    113s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:32:24    113s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:32:24    113s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:32:24    113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:32:24    113s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:32:24    113s] (I)       Before initializing Early Global Route syMemory usage = 1564.1 MB
[12/28 21:32:24    113s] (I)       Ndr track 0 does not exist
[12/28 21:32:24    113s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:32:24    113s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:32:24    113s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:32:24    113s] (I)       Site width          :   920  (dbu)
[12/28 21:32:24    113s] (I)       Row height          :  7380  (dbu)
[12/28 21:32:24    113s] (I)       GCell width         :  7380  (dbu)
[12/28 21:32:24    113s] (I)       GCell height        :  7380  (dbu)
[12/28 21:32:24    113s] (I)       Grid                :   177   175     8
[12/28 21:32:24    113s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:32:24    113s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:32:24    113s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:32:24    113s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:32:24    113s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:32:24    113s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:32:24    113s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:32:24    113s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:32:24    113s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:32:24    113s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:32:24    113s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:32:24    113s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:32:24    113s] (I)       --------------------------------------------------------
[12/28 21:32:24    113s] 
[12/28 21:32:24    113s] [NR-eGR] ============ Routing rule table ============
[12/28 21:32:24    113s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:32:24    113s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:32:24    113s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:32:24    113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:24    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:24    113s] [NR-eGR] ========================================
[12/28 21:32:24    113s] [NR-eGR] 
[12/28 21:32:24    113s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:32:24    113s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:32:24    113s] (I)       After initializing Early Global Route syMemory usage = 1565.4 MB
[12/28 21:32:24    113s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Reset routing kernel
[12/28 21:32:24    113s] (I)       Started Global Routing ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       ============= Initialization =============
[12/28 21:32:24    113s] (I)       totalPins=6122  totalGlobalPin=6054 (98.89%)
[12/28 21:32:24    113s] (I)       Started Net group 1 ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Started Build MST ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Generate topology with single threads
[12/28 21:32:24    113s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:32:24    113s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1a Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1a ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Started Pattern routing ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Usage: 14093 = (6596 H, 7497 V) = (0.91% H, 1.04% V) = (2.434e+04um H, 2.766e+04um V)
[12/28 21:32:24    113s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1b Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1b ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Usage: 14093 = (6596 H, 7497 V) = (0.91% H, 1.04% V) = (2.434e+04um H, 2.766e+04um V)
[12/28 21:32:24    113s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.200317e+04um
[12/28 21:32:24    113s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1c Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1c ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Usage: 14093 = (6596 H, 7497 V) = (0.91% H, 1.04% V) = (2.434e+04um H, 2.766e+04um V)
[12/28 21:32:24    113s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1d Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1d ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Usage: 14093 = (6596 H, 7497 V) = (0.91% H, 1.04% V) = (2.434e+04um H, 2.766e+04um V)
[12/28 21:32:24    113s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1e Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1e ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Started Route legalization ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Usage: 14093 = (6596 H, 7497 V) = (0.91% H, 1.04% V) = (2.434e+04um H, 2.766e+04um V)
[12/28 21:32:24    113s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.200317e+04um
[12/28 21:32:24    113s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Started Layer assignment ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Running layer assignment with 1 threads
[12/28 21:32:24    113s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] (I)       ============  Phase 1l Route ============
[12/28 21:32:24    113s] (I)       Started Phase 1l ( Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       
[12/28 21:32:24    113s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:32:24    113s] [NR-eGR]                        OverCon            
[12/28 21:32:24    113s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:32:24    113s] [NR-eGR]       Layer                (1)    OverCon 
[12/28 21:32:24    113s] [NR-eGR] ----------------------------------------------
[12/28 21:32:24    113s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL2  (2)         2( 0.01%)   ( 0.01%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR] ----------------------------------------------
[12/28 21:32:24    113s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[12/28 21:32:24    113s] [NR-eGR] 
[12/28 21:32:24    113s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1565.36 MB )
[12/28 21:32:24    113s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:32:24    113s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:32:24    113s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:32:24    113s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1565.4M
[12/28 21:32:24    113s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.065, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF: Starting HotSpotCal at level 1, MEM:1565.4M
[12/28 21:32:24    113s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:24    113s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:32:24    113s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:24    113s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:32:24    113s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:24    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:32:24    113s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:32:24    113s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1565.4M
[12/28 21:32:24    113s] 
[12/28 21:32:24    113s] === incrementalPlace Internal Loop 1 ===
[12/28 21:32:24    113s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/28 21:32:24    113s] OPERPROF: Starting IPInitSPData at level 1, MEM:1565.4M
[12/28 21:32:24    113s] #spOpts: N=130 minPadR=1.1 
[12/28 21:32:24    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:   Starting post-place ADS at level 2, MEM:1565.4M
[12/28 21:32:24    113s] ADSU 0.150 -> 0.151. GS 29.520
[12/28 21:32:24    113s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.009, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:   Starting spMPad at level 2, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:     Starting spContextMPad at level 3, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1565.4M
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] [spp] 0
[12/28 21:32:24    113s] [adp] 0:1:1:3
[12/28 21:32:24    113s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1565.4M
[12/28 21:32:24    113s] SP #FI/SF FL/PI 0/0 1536/0
[12/28 21:32:24    113s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.052, MEM:1565.4M
[12/28 21:32:24    113s] PP off. flexM 0
[12/28 21:32:24    113s] OPERPROF: Starting CDPad at level 1, MEM:1565.4M
[12/28 21:32:24    113s] 3DP is on.
[12/28 21:32:24    113s] 3DP OF M2 0.000, M4 0.000. Diff 0
[12/28 21:32:24    113s] design sh 0.137.
[12/28 21:32:24    113s] design sh 0.137.
[12/28 21:32:24    113s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/28 21:32:24    113s] design sh 0.137.
[12/28 21:32:24    113s] CDPadU 0.302 -> 0.169. R=0.150, N=1536, GS=3.690
[12/28 21:32:24    113s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.069, MEM:1565.4M
[12/28 21:32:24    113s] OPERPROF: Starting InitSKP at level 1, MEM:1565.4M
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/28 21:32:24    113s] OPERPROF: Finished InitSKP at level 1, CPU:0.230, REAL:0.236, MEM:1566.4M
[12/28 21:32:24    113s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] 
[12/28 21:32:24    113s] AB Est...
[12/28 21:32:24    113s] OPERPROF: Starting npPlace at level 1, MEM:1567.4M
[12/28 21:32:24    113s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:1573.0M
[12/28 21:32:24    113s] Iteration  4: Skipped, with CDP Off
[12/28 21:32:24    113s] 
[12/28 21:32:24    113s] AB Est...
[12/28 21:32:24    113s] OPERPROF: Starting npPlace at level 1, MEM:1573.0M
[12/28 21:32:24    113s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.014, MEM:1573.0M
[12/28 21:32:24    113s] Iteration  5: Skipped, with CDP Off
[12/28 21:32:24    113s] OPERPROF: Starting npPlace at level 1, MEM:1573.0M
[12/28 21:32:24    113s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/28 21:32:24    113s] No instances found in the vector
[12/28 21:32:24    113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1573.0M, DRC: 0)
[12/28 21:32:24    113s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:32:24    113s] Iteration  6: Total net bbox = 2.771e+04 (1.44e+04 1.33e+04)
[12/28 21:32:24    113s]               Est.  stn bbox = 3.396e+04 (1.78e+04 1.61e+04)
[12/28 21:32:24    113s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1557.1M
[12/28 21:32:24    113s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.273, MEM:1557.1M
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:32:24    113s] no activity file in design. spp won't run.
[12/28 21:32:24    113s] OPERPROF: Starting npPlace at level 1, MEM:1557.1M
[12/28 21:32:24    113s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/28 21:32:24    113s] No instances found in the vector
[12/28 21:32:24    113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1557.1M, DRC: 0)
[12/28 21:32:24    113s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:32:25    114s] Iteration  7: Total net bbox = 2.978e+04 (1.54e+04 1.44e+04)
[12/28 21:32:25    114s]               Est.  stn bbox = 3.644e+04 (1.89e+04 1.75e+04)
[12/28 21:32:25    114s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1555.1M
[12/28 21:32:25    114s] OPERPROF: Finished npPlace at level 1, CPU:1.100, REAL:1.089, MEM:1555.1M
[12/28 21:32:25    114s] no activity file in design. spp won't run.
[12/28 21:32:25    114s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:32:25    114s] no activity file in design. spp won't run.
[12/28 21:32:25    114s] OPERPROF: Starting npPlace at level 1, MEM:1555.1M
[12/28 21:32:25    114s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/28 21:32:25    114s] No instances found in the vector
[12/28 21:32:25    114s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1555.1M, DRC: 0)
[12/28 21:32:25    114s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:32:27    116s] Iteration  8: Total net bbox = 3.159e+04 (1.55e+04 1.61e+04)
[12/28 21:32:27    116s]               Est.  stn bbox = 3.859e+04 (1.90e+04 1.96e+04)
[12/28 21:32:27    116s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1553.1M
[12/28 21:32:27    116s] OPERPROF: Finished npPlace at level 1, CPU:1.150, REAL:1.144, MEM:1553.1M
[12/28 21:32:27    116s] no activity file in design. spp won't run.
[12/28 21:32:27    116s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:32:27    116s] no activity file in design. spp won't run.
[12/28 21:32:27    116s] OPERPROF: Starting npPlace at level 1, MEM:1553.1M
[12/28 21:32:27    116s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/28 21:32:27    116s] No instances found in the vector
[12/28 21:32:27    116s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1553.1M, DRC: 0)
[12/28 21:32:27    116s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:32:28    117s] Iteration  9: Total net bbox = 3.455e+04 (1.71e+04 1.75e+04)
[12/28 21:32:28    117s]               Est.  stn bbox = 4.157e+04 (2.06e+04 2.10e+04)
[12/28 21:32:28    117s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1553.1M
[12/28 21:32:28    117s] OPERPROF: Finished npPlace at level 1, CPU:1.410, REAL:1.398, MEM:1553.1M
[12/28 21:32:28    117s] no activity file in design. spp won't run.
[12/28 21:32:28    117s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:32:28    117s] no activity file in design. spp won't run.
[12/28 21:32:28    117s] OPERPROF: Starting npPlace at level 1, MEM:1553.1M
[12/28 21:32:28    117s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/28 21:32:28    117s] No instances found in the vector
[12/28 21:32:28    117s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1553.1M, DRC: 0)
[12/28 21:32:28    117s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:32:30    119s] Iteration 10: Total net bbox = 3.579e+04 (1.76e+04 1.82e+04)
[12/28 21:32:30    119s]               Est.  stn bbox = 4.270e+04 (2.10e+04 2.16e+04)
[12/28 21:32:30    119s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1553.1M
[12/28 21:32:30    119s] OPERPROF: Finished npPlace at level 1, CPU:1.760, REAL:1.747, MEM:1553.1M
[12/28 21:32:30    119s] Move report: Timing Driven Placement moves 1536 insts, mean move: 49.60 um, max move: 138.08 um
[12/28 21:32:30    119s] 	Max move on inst (img_origin_r_reg_1_): (201.48, 235.34) --> (249.97, 324.93)
[12/28 21:32:30    119s] no activity file in design. spp won't run.
[12/28 21:32:30    119s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.007, MEM:1553.1M
[12/28 21:32:30    119s] 
[12/28 21:32:30    119s] Finished Incremental Placement (cpu=0:00:06.2, real=0:00:06.0, mem=1553.1M)
[12/28 21:32:30    119s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/28 21:32:30    119s] Type 'man IMPSP-9025' for more detail.
[12/28 21:32:30    119s] CongRepair sets shifter mode to gplace
[12/28 21:32:30    119s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1553.1M
[12/28 21:32:30    119s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:30    119s] All LLGs are deleted
[12/28 21:32:30    119s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1553.1M
[12/28 21:32:30    119s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1553.1M
[12/28 21:32:30    119s] Core basic site is TSM13SITE
[12/28 21:32:30    119s] Fast DP-INIT is on for default
[12/28 21:32:30    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:32:30    119s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.022, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:         Starting CMU at level 5, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1553.8M
[12/28 21:32:30    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1553.8MB).
[12/28 21:32:30    119s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.030, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.030, MEM:1553.8M
[12/28 21:32:30    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.2
[12/28 21:32:30    119s] OPERPROF:   Starting RefinePlace at level 2, MEM:1553.8M
[12/28 21:32:30    119s] *** Starting refinePlace (0:01:59 mem=1553.8M) ***
[12/28 21:32:30    119s] Total net bbox length = 7.727e+04 (3.922e+04 3.805e+04) (ext = 4.009e+04)
[12/28 21:32:30    119s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:32:30    119s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1553.8M
[12/28 21:32:30    119s] Starting refinePlace ...
[12/28 21:32:30    119s] ** Cut row section cpu time 0:00:00.0.
[12/28 21:32:30    119s]    Spread Effort: high, pre-route mode, useDDP on.
[12/28 21:32:30    119s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1553.8MB) @(0:01:59 - 0:01:59).
[12/28 21:32:30    119s] Move report: preRPlace moves 1536 insts, mean move: 1.23 um, max move: 6.02 um
[12/28 21:32:30    119s] 	Max move on inst (out_data_r_reg_19_): (340.72, 314.56) --> (341.32, 309.14)
[12/28 21:32:30    119s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFRX1
[12/28 21:32:30    119s] wireLenOptFixPriorityInst 0 inst fixed
[12/28 21:32:30    119s] Placement tweakage begins.
[12/28 21:32:30    119s] wire length = 4.614e+04
[12/28 21:32:30    119s] wire length = 4.395e+04
[12/28 21:32:30    119s] Placement tweakage ends.
[12/28 21:32:30    119s] Move report: tweak moves 306 insts, mean move: 3.27 um, max move: 14.72 um
[12/28 21:32:30    119s] 	Max move on inst (U2061): (348.68, 305.45) --> (333.96, 305.45)
[12/28 21:32:30    119s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1553.8MB) @(0:01:59 - 0:01:59).
[12/28 21:32:30    119s] 
[12/28 21:32:30    119s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:32:30    119s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:32:30    119s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1553.8MB) @(0:01:59 - 0:02:00).
[12/28 21:32:30    119s] Move report: Detail placement moves 1536 insts, mean move: 1.76 um, max move: 15.47 um
[12/28 21:32:30    119s] 	Max move on inst (U1067): (277.85, 285.34) --> (264.04, 287.00)
[12/28 21:32:30    119s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1553.8MB
[12/28 21:32:30    119s] Statistics of distance of Instance movement in refine placement:
[12/28 21:32:30    119s]   maximum (X+Y) =        15.47 um
[12/28 21:32:30    119s]   inst (U1067) with max move: (277.853, 285.339) -> (264.04, 287)
[12/28 21:32:30    119s]   mean    (X+Y) =         1.76 um
[12/28 21:32:30    119s] Summary Report:
[12/28 21:32:30    119s] Instances move: 1536 (out of 1536 movable)
[12/28 21:32:30    119s] Instances flipped: 0
[12/28 21:32:30    119s] Mean displacement: 1.76 um
[12/28 21:32:30    119s] Max displacement: 15.47 um (Instance: U1067) (277.853, 285.339) -> (264.04, 287)
[12/28 21:32:30    119s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
[12/28 21:32:30    119s] Total instances moved : 1536
[12/28 21:32:30    119s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.170, REAL:0.170, MEM:1553.8M
[12/28 21:32:30    119s] Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
[12/28 21:32:30    119s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1553.8MB
[12/28 21:32:30    119s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1553.8MB) @(0:01:59 - 0:02:00).
[12/28 21:32:30    119s] *** Finished refinePlace (0:02:00 mem=1553.8M) ***
[12/28 21:32:30    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.2
[12/28 21:32:30    119s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.180, REAL:0.178, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.220, REAL:0.213, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1553.8M
[12/28 21:32:30    119s] Starting Early Global Route congestion estimation: mem = 1553.8M
[12/28 21:32:30    119s] (I)       Started Loading and Dumping File ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Reading DB...
[12/28 21:32:30    119s] (I)       Read data from FE... (mem=1553.8M)
[12/28 21:32:30    119s] (I)       Read nodes and places... (mem=1553.8M)
[12/28 21:32:30    119s] (I)       Done Read nodes and places (cpu=0.000s, mem=1553.8M)
[12/28 21:32:30    119s] (I)       Read nets... (mem=1553.8M)
[12/28 21:32:30    119s] (I)       Done Read nets (cpu=0.000s, mem=1553.8M)
[12/28 21:32:30    119s] (I)       Done Read data from FE (cpu=0.000s, mem=1553.8M)
[12/28 21:32:30    119s] (I)       before initializing RouteDB syMemory usage = 1553.8 MB
[12/28 21:32:30    119s] (I)       == Non-default Options ==
[12/28 21:32:30    119s] (I)       Maximum routing layer                              : 8
[12/28 21:32:30    119s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:32:30    119s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:32:30    119s] (I)       Use row-based GCell size
[12/28 21:32:30    119s] (I)       GCell unit size  : 7380
[12/28 21:32:30    119s] (I)       GCell multiplier : 1
[12/28 21:32:30    119s] (I)       build grid graph
[12/28 21:32:30    119s] (I)       build grid graph start
[12/28 21:32:30    119s] [NR-eGR] Track table information for default rule: 
[12/28 21:32:30    119s] [NR-eGR] METAL1 has no routable track
[12/28 21:32:30    119s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:32:30    119s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:32:30    119s] (I)       build grid graph end
[12/28 21:32:30    119s] (I)       ===========================================================================
[12/28 21:32:30    119s] (I)       == Report All Rule Vias ==
[12/28 21:32:30    119s] (I)       ===========================================================================
[12/28 21:32:30    119s] (I)        Via Rule : (Default)
[12/28 21:32:30    119s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:32:30    119s] (I)       ---------------------------------------------------------------------------
[12/28 21:32:30    119s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:32:30    119s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:32:30    119s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:32:30    119s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:32:30    119s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:32:30    119s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:32:30    119s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:32:30    119s] (I)       ===========================================================================
[12/28 21:32:30    119s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Num PG vias on layer 2 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 3 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 4 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 5 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 6 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 7 : 0
[12/28 21:32:30    119s] (I)       Num PG vias on layer 8 : 0
[12/28 21:32:30    119s] [NR-eGR] Read 4480 PG shapes
[12/28 21:32:30    119s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:32:30    119s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:32:30    119s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:32:30    119s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:32:30    119s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:32:30    119s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:32:30    119s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:32:30    119s] (I)       readDataFromPlaceDB
[12/28 21:32:30    119s] (I)       Read net information..
[12/28 21:32:30    119s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:32:30    119s] (I)       Read testcase time = 0.000 seconds
[12/28 21:32:30    119s] 
[12/28 21:32:30    119s] (I)       early_global_route_priority property id does not exist.
[12/28 21:32:30    119s] (I)       Start initializing grid graph
[12/28 21:32:30    119s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:32:30    119s] (I)       End initializing grid graph
[12/28 21:32:30    119s] (I)       Model blockages into capacity
[12/28 21:32:30    119s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:32:30    119s] (I)       Started Modeling ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:32:30    119s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:30    119s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       -- layer congestion ratio --
[12/28 21:32:30    119s] (I)       Layer 1 : 0.100000
[12/28 21:32:30    119s] (I)       Layer 2 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 3 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 4 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 5 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 6 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 7 : 0.700000
[12/28 21:32:30    119s] (I)       Layer 8 : 0.700000
[12/28 21:32:30    119s] (I)       ----------------------------
[12/28 21:32:30    119s] (I)       Number of ignored nets = 0
[12/28 21:32:30    119s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:32:30    119s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:32:30    119s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:32:30    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:32:30    119s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:32:30    119s] (I)       Before initializing Early Global Route syMemory usage = 1553.8 MB
[12/28 21:32:30    119s] (I)       Ndr track 0 does not exist
[12/28 21:32:30    119s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:32:30    119s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:32:30    119s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:32:30    119s] (I)       Site width          :   920  (dbu)
[12/28 21:32:30    119s] (I)       Row height          :  7380  (dbu)
[12/28 21:32:30    119s] (I)       GCell width         :  7380  (dbu)
[12/28 21:32:30    119s] (I)       GCell height        :  7380  (dbu)
[12/28 21:32:30    119s] (I)       Grid                :   177   175     8
[12/28 21:32:30    119s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:32:30    119s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:32:30    119s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:32:30    119s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:32:30    119s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:32:30    119s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:32:30    119s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:32:30    119s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:32:30    119s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:32:30    119s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:32:30    119s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:32:30    119s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:32:30    119s] (I)       --------------------------------------------------------
[12/28 21:32:30    119s] 
[12/28 21:32:30    119s] [NR-eGR] ============ Routing rule table ============
[12/28 21:32:30    119s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:32:30    119s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:32:30    119s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:32:30    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:30    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:30    119s] [NR-eGR] ========================================
[12/28 21:32:30    119s] [NR-eGR] 
[12/28 21:32:30    119s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:32:30    119s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:32:30    119s] (I)       After initializing Early Global Route syMemory usage = 1553.8 MB
[12/28 21:32:30    119s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Reset routing kernel
[12/28 21:32:30    119s] (I)       Started Global Routing ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       ============= Initialization =============
[12/28 21:32:30    119s] (I)       totalPins=6122  totalGlobalPin=5711 (93.29%)
[12/28 21:32:30    119s] (I)       Started Net group 1 ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Started Build MST ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Generate topology with single threads
[12/28 21:32:30    119s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:32:30    119s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1a Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1a ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Started Pattern routing ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:32:30    119s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1b Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1b ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:32:30    119s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:32:30    119s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1c Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1c ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:32:30    119s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1d Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1d ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:32:30    119s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1e Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1e ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Started Route legalization ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:32:30    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:32:30    119s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Started Layer assignment ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Running layer assignment with 1 threads
[12/28 21:32:30    119s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] (I)       ============  Phase 1l Route ============
[12/28 21:32:30    119s] (I)       Started Phase 1l ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       
[12/28 21:32:30    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:32:30    119s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:32:30    119s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:32:30    119s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:32:30    119s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:32:30    119s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL2  (2)        11( 0.05%)         3( 0.01%)   ( 0.07%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:30    119s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:32:30    119s] [NR-eGR] Total               11( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:32:30    119s] [NR-eGR] 
[12/28 21:32:30    119s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:32:30    119s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:32:30    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:32:30    119s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1553.8M
[12/28 21:32:30    119s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.064, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:1553.8M
[12/28 21:32:30    119s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:30    119s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:32:30    119s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:30    119s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:32:30    119s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:30    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:32:30    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:32:30    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1553.8M
[12/28 21:32:30    119s] Starting Early Global Route wiring: mem = 1553.8M
[12/28 21:32:30    119s] (I)       ============= track Assignment ============
[12/28 21:32:30    119s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Started Track Assignment ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:32:30    119s] (I)       Running track assignment with 1 threads
[12/28 21:32:30    119s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] (I)       Run Multi-thread track assignment
[12/28 21:32:30    119s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Started Export DB wires ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Started Export all nets ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Started Set wire vias ( Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1553.83 MB )
[12/28 21:32:30    119s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:32:30    119s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[12/28 21:32:30    119s] [NR-eGR] METAL2  (2V) length: 1.532032e+04um, number of vias: 8282
[12/28 21:32:30    119s] [NR-eGR] METAL3  (3H) length: 1.593118e+04um, number of vias: 709
[12/28 21:32:30    119s] [NR-eGR] METAL4  (4V) length: 7.125170e+03um, number of vias: 122
[12/28 21:32:30    119s] [NR-eGR] METAL5  (5H) length: 4.449700e+03um, number of vias: 35
[12/28 21:32:30    119s] [NR-eGR] METAL6  (6V) length: 1.294860e+03um, number of vias: 2
[12/28 21:32:30    119s] [NR-eGR] METAL7  (7H) length: 3.174000e+01um, number of vias: 0
[12/28 21:32:30    119s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:32:30    119s] [NR-eGR] Total length: 4.415297e+04um, number of vias: 15218
[12/28 21:32:30    119s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:32:30    119s] [NR-eGR] Total eGR-routed clock nets wire length: 1.924725e+03um 
[12/28 21:32:30    119s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:32:30    119s] Early Global Route wiring runtime: 0.05 seconds, mem = 1553.8M
[12/28 21:32:30    119s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.055, MEM:1553.8M
[12/28 21:32:30    119s] 0 delay mode for cte disabled.
[12/28 21:32:30    119s] SKP cleared!
[12/28 21:32:30    119s] 
[12/28 21:32:30    119s] *** Finished incrementalPlace (cpu=0:00:06.6, real=0:00:07.0)***
[12/28 21:32:30    119s] All LLGs are deleted
[12/28 21:32:30    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1553.8M
[12/28 21:32:30    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1553.8M
[12/28 21:32:30    119s] Start to check current routing status for nets...
[12/28 21:32:30    119s] All nets are already routed correctly.
[12/28 21:32:30    119s] End to check current routing status for nets (mem=1553.8M)
[12/28 21:32:30    119s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:32:30    119s] PreRoute RC Extraction called for design ipdc.
[12/28 21:32:30    119s] RC Extraction called in multi-corner(1) mode.
[12/28 21:32:30    119s] RCMode: PreRoute
[12/28 21:32:30    119s]       RC Corner Indexes            0   
[12/28 21:32:30    119s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:32:30    119s] Resistance Scaling Factor    : 1.00000 
[12/28 21:32:30    119s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:32:30    119s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:32:30    119s] Shrink Factor                : 1.00000
[12/28 21:32:30    119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:32:30    119s] Using capacitance table file ...
[12/28 21:32:30    119s] LayerId::1 widthSet size::4
[12/28 21:32:30    119s] LayerId::2 widthSet size::4
[12/28 21:32:30    119s] LayerId::3 widthSet size::4
[12/28 21:32:30    119s] LayerId::4 widthSet size::4
[12/28 21:32:30    119s] LayerId::5 widthSet size::4
[12/28 21:32:30    119s] LayerId::6 widthSet size::4
[12/28 21:32:30    119s] LayerId::7 widthSet size::5
[12/28 21:32:30    119s] LayerId::8 widthSet size::3
[12/28 21:32:30    119s] Updating RC grid for preRoute extraction ...
[12/28 21:32:30    119s] Initializing multi-corner capacitance tables ... 
[12/28 21:32:30    119s] Initializing multi-corner resistance tables ...
[12/28 21:32:30    119s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:30    119s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.220443 ; uaWl: 1.000000 ; uaWlH: 0.292199 ; aWlH: 0.000000 ; Pmax: 0.834200 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:32:30    119s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1553.832M)
[12/28 21:32:30    119s] Compute RC Scale Done ...
[12/28 21:32:30    119s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1083.8M, totSessionCpu=0:02:00 **
[12/28 21:32:30    119s] #################################################################################
[12/28 21:32:30    119s] # Design Stage: PreRoute
[12/28 21:32:30    119s] # Design Name: ipdc
[12/28 21:32:30    119s] # Design Mode: 130nm
[12/28 21:32:30    119s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:32:30    119s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:32:30    119s] # Signoff Settings: SI Off 
[12/28 21:32:30    119s] #################################################################################
[12/28 21:32:30    119s] Calculate delays in Single mode...
[12/28 21:32:30    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 1569.1M, InitMEM = 1569.1M)
[12/28 21:32:30    119s] Start delay calculation (fullDC) (1 T). (MEM=1569.07)
[12/28 21:32:30    119s] End AAE Lib Interpolated Model. (MEM=1569.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:32:31    120s] Total number of fetched objects 1864
[12/28 21:32:31    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:32:31    120s] End delay calculation. (MEM=1584.76 CPU=0:00:00.4 REAL=0:00:01.0)
[12/28 21:32:31    120s] End delay calculation (fullDC). (MEM=1584.76 CPU=0:00:00.5 REAL=0:00:01.0)
[12/28 21:32:31    120s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1584.8M) ***
[12/28 21:32:31    120s] *** Timing Is met
[12/28 21:32:31    120s] *** Check timing (0:00:00.0)
[12/28 21:32:31    120s] *** Timing Is met
[12/28 21:32:31    120s] *** Check timing (0:00:00.0)
[12/28 21:32:31    120s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/28 21:32:31    120s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:31    120s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:31    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1600.8M
[12/28 21:32:31    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1600.8M
[12/28 21:32:31    120s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:31    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=1619.8M
[12/28 21:32:31    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1619.8M
[12/28 21:32:31    120s] #spOpts: N=130 minPadR=1.1 
[12/28 21:32:31    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1619.8M
[12/28 21:32:31    120s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1619.8M
[12/28 21:32:31    120s] Core basic site is TSM13SITE
[12/28 21:32:31    120s] Fast DP-INIT is on for default
[12/28 21:32:31    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:32:31    120s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1651.9M
[12/28 21:32:31    120s] OPERPROF:     Starting CMU at level 3, MEM:1651.9M
[12/28 21:32:31    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:31    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1651.9M
[12/28 21:32:31    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1651.9MB).
[12/28 21:32:31    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.032, MEM:1651.9M
[12/28 21:32:31    120s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:32:31    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1651.9M
[12/28 21:32:31    120s] Begin: Area Reclaim Optimization
[12/28 21:32:31    120s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:00.5/0:10:43.9 (0.2), mem = 1651.9M
[12/28 21:32:31    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.6
[12/28 21:32:31    120s] 
[12/28 21:32:31    120s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:32:31    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1651.9M
[12/28 21:32:31    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1651.9M
[12/28 21:32:32    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    121s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.46
[12/28 21:32:32    121s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:32    121s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:32:32    121s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:32    121s] |    14.46%|        -|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:32:32    121s] |    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] |    14.46%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] |    14.45%|        4|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:32:32    121s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1651.9M|
[12/28 21:32:32    121s] +----------+---------+--------+--------+------------+--------+
[12/28 21:32:32    121s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
[12/28 21:32:32    121s] 
[12/28 21:32:32    121s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[12/28 21:32:32    121s] --------------------------------------------------------------
[12/28 21:32:32    121s] |                                   | Total     | Sequential |
[12/28 21:32:32    121s] --------------------------------------------------------------
[12/28 21:32:32    121s] | Num insts resized                 |       4  |       1    |
[12/28 21:32:32    121s] | Num insts undone                  |       0  |       0    |
[12/28 21:32:32    121s] | Num insts Downsized               |       4  |       1    |
[12/28 21:32:32    121s] | Num insts Samesized               |       0  |       0    |
[12/28 21:32:32    121s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:32:32    121s] | Num multiple commits+uncommits    |       0  |       -    |
[12/28 21:32:32    121s] --------------------------------------------------------------
[12/28 21:32:32    121s] Bottom Preferred Layer:
[12/28 21:32:32    121s]     None
[12/28 21:32:32    121s] Via Pillar Rule:
[12/28 21:32:32    121s]     None
[12/28 21:32:32    121s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[12/28 21:32:32    121s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:       Starting CMU at level 4, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:1651.9M
[12/28 21:32:32    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.3
[12/28 21:32:32    121s] OPERPROF: Starting RefinePlace at level 1, MEM:1651.9M
[12/28 21:32:32    121s] *** Starting refinePlace (0:02:02 mem=1651.9M) ***
[12/28 21:32:32    121s] Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
[12/28 21:32:32    121s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:32:32    121s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    121s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1651.9M
[12/28 21:32:32    121s] Starting refinePlace ...
[12/28 21:32:32    121s] 
[12/28 21:32:32    121s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:32:32    122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:32:32    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1651.9MB) @(0:02:02 - 0:02:02).
[12/28 21:32:32    122s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:32:32    122s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
[12/28 21:32:32    122s] Statistics of distance of Instance movement in refine placement:
[12/28 21:32:32    122s]   maximum (X+Y) =         0.00 um
[12/28 21:32:32    122s]   mean    (X+Y) =         0.00 um
[12/28 21:32:32    122s] Summary Report:
[12/28 21:32:32    122s] Instances move: 0 (out of 1536 movable)
[12/28 21:32:32    122s] Instances flipped: 0
[12/28 21:32:32    122s] Mean displacement: 0.00 um
[12/28 21:32:32    122s] Max displacement: 0.00 um 
[12/28 21:32:32    122s] Total instances moved : 0
[12/28 21:32:32    122s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.025, MEM:1651.9M
[12/28 21:32:32    122s] Total net bbox length = 7.563e+04 (3.730e+04 3.833e+04) (ext = 4.003e+04)
[12/28 21:32:32    122s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1651.9MB
[12/28 21:32:32    122s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1651.9MB) @(0:02:02 - 0:02:02).
[12/28 21:32:32    122s] *** Finished refinePlace (0:02:02 mem=1651.9M) ***
[12/28 21:32:32    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.3
[12/28 21:32:32    122s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:1651.9M
[12/28 21:32:32    122s] *** maximum move = 0.00 um ***
[12/28 21:32:32    122s] *** Finished re-routing un-routed nets (1651.9M) ***
[12/28 21:32:32    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:     Starting CMU at level 3, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1651.9M
[12/28 21:32:32    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1651.9M
[12/28 21:32:32    122s] 
[12/28 21:32:32    122s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1651.9M) ***
[12/28 21:32:32    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.6
[12/28 21:32:32    122s] *** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:02.1/0:10:45.4 (0.2), mem = 1651.9M
[12/28 21:32:32    122s] 
[12/28 21:32:32    122s] =============================================================================================
[12/28 21:32:32    122s]  Step TAT Report for AreaOpt #2
[12/28 21:32:32    122s] =============================================================================================
[12/28 21:32:32    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:32    122s] ---------------------------------------------------------------------------------------------
[12/28 21:32:32    122s] [ RefinePlace            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:32:32    122s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:32:32    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:32    122s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:32    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:32    122s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/28 21:32:32    122s] [ OptGetWeight           ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:32    122s] [ OptEval                ]     54   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:32:32    122s] [ OptCommit              ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.3
[12/28 21:32:32    122s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/28 21:32:32    122s] [ PostCommitDelayCalc    ]     55   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 21:32:32    122s] [ MISC                   ]          0:00:01.1  (  69.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:32:32    122s] ---------------------------------------------------------------------------------------------
[12/28 21:32:32    122s]  AreaOpt #2 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/28 21:32:32    122s] ---------------------------------------------------------------------------------------------
[12/28 21:32:32    122s] 
[12/28 21:32:32    122s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:32:32    122s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1572.77M, totSessionCpu=0:02:02).
[12/28 21:32:33    122s] **INFO: Flow update: Design timing is met.
[12/28 21:32:33    122s] Begin: GigaOpt postEco DRV Optimization
[12/28 21:32:33    122s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[12/28 21:32:33    122s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:32:33    122s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:32:33    122s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:02.1/0:10:45.5 (0.2), mem = 1572.8M
[12/28 21:32:33    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.7
[12/28 21:32:33    122s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:32:33    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1572.8M
[12/28 21:32:33    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1572.8M
[12/28 21:32:33    122s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:32:33    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.8M
[12/28 21:32:33    122s] OPERPROF:     Starting CMU at level 3, MEM:1572.8M
[12/28 21:32:33    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1572.8M
[12/28 21:32:33    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1572.8M
[12/28 21:32:33    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1572.8MB).
[12/28 21:32:33    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1572.8M
[12/28 21:32:33    122s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:32:33    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1572.8M
[12/28 21:32:33    122s] 
[12/28 21:32:33    122s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:32:33    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1572.8M
[12/28 21:32:33    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1572.8M
[12/28 21:32:35    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1591.8M
[12/28 21:32:35    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1591.8M
[12/28 21:32:35    125s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:35    125s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:32:35    125s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:35    125s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:32:35    125s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:35    125s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:32:35    125s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.13|     0.00|       0|       0|       0|  14.45|          |         |
[12/28 21:32:35    125s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:32:35    125s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.13|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1610.9M|
[12/28 21:32:35    125s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] ###############################################################################
[12/28 21:32:35    125s] #
[12/28 21:32:35    125s] #  Large fanout net report:  
[12/28 21:32:35    125s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/28 21:32:35    125s] #     - current density: 14.45
[12/28 21:32:35    125s] #
[12/28 21:32:35    125s] #  List of high fanout nets:
[12/28 21:32:35    125s] #        Net(1):  i_rst_n: (fanouts = 198)
[12/28 21:32:35    125s] #
[12/28 21:32:35    125s] ###############################################################################
[12/28 21:32:35    125s] Bottom Preferred Layer:
[12/28 21:32:35    125s]     None
[12/28 21:32:35    125s] Via Pillar Rule:
[12/28 21:32:35    125s]     None
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] =======================================================================
[12/28 21:32:35    125s]                 Reasons for remaining drv violations
[12/28 21:32:35    125s] =======================================================================
[12/28 21:32:35    125s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] MultiBuffering failure reasons
[12/28 21:32:35    125s] ------------------------------------------------
[12/28 21:32:35    125s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.9M) ***
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:32:35    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.7
[12/28 21:32:35    125s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:02:05.1/0:10:48.4 (0.2), mem = 1591.8M
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] =============================================================================================
[12/28 21:32:35    125s]  Step TAT Report for DrvOpt #3
[12/28 21:32:35    125s] =============================================================================================
[12/28 21:32:35    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:35    125s] ---------------------------------------------------------------------------------------------
[12/28 21:32:35    125s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:32:35    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:35    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:35    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:32:35    125s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:32:35    125s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.2
[12/28 21:32:35    125s] [ MISC                   ]          0:00:02.9  (  97.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:32:35    125s] ---------------------------------------------------------------------------------------------
[12/28 21:32:35    125s]  DrvOpt #3 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/28 21:32:35    125s] ---------------------------------------------------------------------------------------------
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] End: GigaOpt postEco DRV Optimization
[12/28 21:32:35    125s] 
[12/28 21:32:35    125s] Active setup views:
[12/28 21:32:35    125s]  av_func_mode_max
[12/28 21:32:35    125s]   Dominating endpoints: 0
[12/28 21:32:35    125s]   Dominating TNS: -0.000
[12/28 21:32:35    125s] 
[12/28 21:32:36    125s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:32:36    125s] PreRoute RC Extraction called for design ipdc.
[12/28 21:32:36    125s] RC Extraction called in multi-corner(1) mode.
[12/28 21:32:36    125s] RCMode: PreRoute
[12/28 21:32:36    125s]       RC Corner Indexes            0   
[12/28 21:32:36    125s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:32:36    125s] Resistance Scaling Factor    : 1.00000 
[12/28 21:32:36    125s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:32:36    125s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:32:36    125s] Shrink Factor                : 1.00000
[12/28 21:32:36    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:32:36    125s] Using capacitance table file ...
[12/28 21:32:36    125s] RC Grid backup saved.
[12/28 21:32:36    125s] LayerId::1 widthSet size::4
[12/28 21:32:36    125s] LayerId::2 widthSet size::4
[12/28 21:32:36    125s] LayerId::3 widthSet size::4
[12/28 21:32:36    125s] LayerId::4 widthSet size::4
[12/28 21:32:36    125s] LayerId::5 widthSet size::4
[12/28 21:32:36    125s] LayerId::6 widthSet size::4
[12/28 21:32:36    125s] LayerId::7 widthSet size::5
[12/28 21:32:36    125s] LayerId::8 widthSet size::3
[12/28 21:32:36    125s] Skipped RC grid update for preRoute extraction.
[12/28 21:32:36    125s] Initializing multi-corner capacitance tables ... 
[12/28 21:32:36    125s] Initializing multi-corner resistance tables ...
[12/28 21:32:36    125s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:32:36    125s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.220443 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.834200 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:32:36    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1547.645M)
[12/28 21:32:36    125s] Skewing Data Summary (End_of_FINAL)
[12/28 21:32:36    125s] --------------------------------------------------
[12/28 21:32:36    125s]  Total skewed count:0
[12/28 21:32:36    125s] --------------------------------------------------
[12/28 21:32:36    125s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] (I)       Started Loading and Dumping File ( Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] (I)       Reading DB...
[12/28 21:32:36    125s] (I)       Read data from FE... (mem=1556.4M)
[12/28 21:32:36    125s] (I)       Read nodes and places... (mem=1556.4M)
[12/28 21:32:36    125s] (I)       Done Read nodes and places (cpu=0.000s, mem=1556.4M)
[12/28 21:32:36    125s] (I)       Read nets... (mem=1556.4M)
[12/28 21:32:36    125s] (I)       Done Read nets (cpu=0.010s, mem=1556.4M)
[12/28 21:32:36    125s] (I)       Done Read data from FE (cpu=0.010s, mem=1556.4M)
[12/28 21:32:36    125s] (I)       before initializing RouteDB syMemory usage = 1556.4 MB
[12/28 21:32:36    125s] (I)       == Non-default Options ==
[12/28 21:32:36    125s] (I)       Build term to term wires                           : false
[12/28 21:32:36    125s] (I)       Maximum routing layer                              : 8
[12/28 21:32:36    125s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:32:36    125s] (I)       Use row-based GCell size
[12/28 21:32:36    125s] (I)       GCell unit size  : 7380
[12/28 21:32:36    125s] (I)       GCell multiplier : 1
[12/28 21:32:36    125s] (I)       build grid graph
[12/28 21:32:36    125s] (I)       build grid graph start
[12/28 21:32:36    125s] [NR-eGR] Track table information for default rule: 
[12/28 21:32:36    125s] [NR-eGR] METAL1 has no routable track
[12/28 21:32:36    125s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:32:36    125s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:32:36    125s] (I)       build grid graph end
[12/28 21:32:36    125s] (I)       ===========================================================================
[12/28 21:32:36    125s] (I)       == Report All Rule Vias ==
[12/28 21:32:36    125s] (I)       ===========================================================================
[12/28 21:32:36    125s] (I)        Via Rule : (Default)
[12/28 21:32:36    125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:32:36    125s] (I)       ---------------------------------------------------------------------------
[12/28 21:32:36    125s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:32:36    125s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:32:36    125s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:32:36    125s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:32:36    125s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:32:36    125s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:32:36    125s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:32:36    125s] (I)       ===========================================================================
[12/28 21:32:36    125s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] (I)       Num PG vias on layer 2 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 3 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 4 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 5 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 6 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 7 : 0
[12/28 21:32:36    125s] (I)       Num PG vias on layer 8 : 0
[12/28 21:32:36    125s] [NR-eGR] Read 4480 PG shapes
[12/28 21:32:36    125s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:32:36    125s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:32:36    125s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:32:36    125s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:32:36    125s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:32:36    125s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:32:36    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:32:36    125s] (I)       readDataFromPlaceDB
[12/28 21:32:36    125s] (I)       Read net information..
[12/28 21:32:36    125s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:32:36    125s] (I)       Read testcase time = 0.000 seconds
[12/28 21:32:36    125s] 
[12/28 21:32:36    125s] (I)       early_global_route_priority property id does not exist.
[12/28 21:32:36    125s] (I)       Start initializing grid graph
[12/28 21:32:36    125s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:32:36    125s] (I)       End initializing grid graph
[12/28 21:32:36    125s] (I)       Model blockages into capacity
[12/28 21:32:36    125s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:32:36    125s] (I)       Started Modeling ( Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:32:36    125s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:32:36    125s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1556.43 MB )
[12/28 21:32:36    125s] (I)       -- layer congestion ratio --
[12/28 21:32:36    125s] (I)       Layer 1 : 0.100000
[12/28 21:32:36    125s] (I)       Layer 2 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 3 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 4 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 5 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 6 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 7 : 0.700000
[12/28 21:32:36    125s] (I)       Layer 8 : 0.700000
[12/28 21:32:36    125s] (I)       ----------------------------
[12/28 21:32:36    125s] (I)       Number of ignored nets = 0
[12/28 21:32:36    125s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:32:36    125s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:32:36    125s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:32:36    125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:32:36    125s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:32:36    125s] (I)       Before initializing Early Global Route syMemory usage = 1556.4 MB
[12/28 21:32:36    125s] (I)       Ndr track 0 does not exist
[12/28 21:32:36    125s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:32:36    125s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:32:36    125s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:32:36    125s] (I)       Site width          :   920  (dbu)
[12/28 21:32:36    125s] (I)       Row height          :  7380  (dbu)
[12/28 21:32:36    125s] (I)       GCell width         :  7380  (dbu)
[12/28 21:32:36    125s] (I)       GCell height        :  7380  (dbu)
[12/28 21:32:36    125s] (I)       Grid                :   177   175     8
[12/28 21:32:36    125s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:32:36    125s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:32:36    125s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:32:36    125s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:32:36    125s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:32:36    125s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:32:36    125s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:32:36    125s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:32:36    125s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:32:36    125s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:32:36    125s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:32:36    125s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:32:36    125s] (I)       --------------------------------------------------------
[12/28 21:32:36    125s] 
[12/28 21:32:36    125s] [NR-eGR] ============ Routing rule table ============
[12/28 21:32:36    125s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:32:36    125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:32:36    125s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:32:36    125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:36    125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:32:36    125s] [NR-eGR] ========================================
[12/28 21:32:36    125s] [NR-eGR] 
[12/28 21:32:36    125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:32:36    125s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:32:36    125s] (I)       After initializing Early Global Route syMemory usage = 1557.7 MB
[12/28 21:32:36    125s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Reset routing kernel
[12/28 21:32:36    125s] (I)       Started Global Routing ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       ============= Initialization =============
[12/28 21:32:36    125s] (I)       totalPins=6122  totalGlobalPin=5711 (93.29%)
[12/28 21:32:36    125s] (I)       Started Net group 1 ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Started Build MST ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Generate topology with single threads
[12/28 21:32:36    125s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:32:36    125s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1a Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1a ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Started Pattern routing ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Usage: 11387 = (5343 H, 6044 V) = (0.73% H, 0.84% V) = (1.972e+04um H, 2.230e+04um V)
[12/28 21:32:36    125s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1b Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1b ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Usage: 11387 = (5343 H, 6044 V) = (0.73% H, 0.84% V) = (1.972e+04um H, 2.230e+04um V)
[12/28 21:32:36    125s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:32:36    125s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1c Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1c ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Usage: 11387 = (5343 H, 6044 V) = (0.73% H, 0.84% V) = (1.972e+04um H, 2.230e+04um V)
[12/28 21:32:36    125s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1d Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1d ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Usage: 11387 = (5343 H, 6044 V) = (0.73% H, 0.84% V) = (1.972e+04um H, 2.230e+04um V)
[12/28 21:32:36    125s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1e Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1e ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Started Route legalization ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Usage: 11387 = (5343 H, 6044 V) = (0.73% H, 0.84% V) = (1.972e+04um H, 2.230e+04um V)
[12/28 21:32:36    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:32:36    125s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Started Layer assignment ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Running layer assignment with 1 threads
[12/28 21:32:36    125s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] (I)       ============  Phase 1l Route ============
[12/28 21:32:36    125s] (I)       Started Phase 1l ( Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       
[12/28 21:32:36    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:32:36    125s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:32:36    125s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:32:36    125s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:32:36    125s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:32:36    125s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:32:36    125s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:32:36    125s] [NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:32:36    125s] [NR-eGR] 
[12/28 21:32:36    125s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:32:36    125s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:32:36    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:32:36    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1557.68 MB )
[12/28 21:32:36    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:1557.7M
[12/28 21:32:36    125s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:36    125s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:32:36    125s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:36    125s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:32:36    125s] [hotspot] +------------+---------------+---------------+
[12/28 21:32:36    125s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:32:36    125s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:32:36    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1557.7M
[12/28 21:32:36    125s] Starting delay calculation for Setup views
[12/28 21:32:36    125s] #################################################################################
[12/28 21:32:36    125s] # Design Stage: PreRoute
[12/28 21:32:36    125s] # Design Name: ipdc
[12/28 21:32:36    125s] # Design Mode: 130nm
[12/28 21:32:36    125s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:32:36    125s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:32:36    125s] # Signoff Settings: SI Off 
[12/28 21:32:36    125s] #################################################################################
[12/28 21:32:36    125s] Calculate delays in Single mode...
[12/28 21:32:36    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1571.9M, InitMEM = 1571.9M)
[12/28 21:32:36    125s] Start delay calculation (fullDC) (1 T). (MEM=1571.88)
[12/28 21:32:36    125s] End AAE Lib Interpolated Model. (MEM=1571.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:32:36    125s] Total number of fetched objects 1864
[12/28 21:32:36    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:32:36    125s] End delay calculation. (MEM=1587.57 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 21:32:36    125s] End delay calculation (fullDC). (MEM=1587.57 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 21:32:36    125s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1587.6M) ***
[12/28 21:32:36    125s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:06 mem=1587.6M)
[12/28 21:32:36    125s] Reported timing to dir ./timingReports
[12/28 21:32:36    125s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1123.2M, totSessionCpu=0:02:06 **
[12/28 21:32:36    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.6M
[12/28 21:32:36    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1542.6M
[12/28 21:32:38    126s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |  1.869  |  0.689  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1125.4M, totSessionCpu=0:02:06 **
[12/28 21:32:38    126s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/28 21:32:38    126s] Type 'man IMPOPT-3195' for more detail.
[12/28 21:32:38    126s] *** Finished optDesign ***
[12/28 21:32:38    126s] 
[12/28 21:32:38    126s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:44.7 real=0:00:46.0)
[12/28 21:32:38    126s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[12/28 21:32:38    126s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.2 real=0:00:11.2)
[12/28 21:32:38    126s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.4 real=0:00:05.4)
[12/28 21:32:38    126s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[12/28 21:32:38    126s] Info: pop threads available for lower-level modules during optimization.
[12/28 21:32:38    126s] Deleting Lib Analyzer.
[12/28 21:32:38    126s] clean pInstBBox. size 0
[12/28 21:32:38    126s] All LLGs are deleted
[12/28 21:32:38    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1556.8M
[12/28 21:32:38    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1556.8M
[12/28 21:32:38    126s] Deleting Cell Server ...
[12/28 21:32:38    126s] #optDebug: fT-D <X 1 0 0 0>
[12/28 21:32:38    126s] VSMManager cleared!
[12/28 21:32:38    126s] **place_opt_design ... cpu = 0:00:53, real = 0:00:56, mem = 1483.8M **
[12/28 21:32:38    126s] *** Finished GigaPlace ***
[12/28 21:32:38    126s] 
[12/28 21:32:38    126s] *** Summary of all messages that are not suppressed in this session:
[12/28 21:32:38    126s] Severity  ID               Count  Summary                                  
[12/28 21:32:38    126s] WARNING   IMPESI-3086          1  The cell '%s' does not have characterize...
[12/28 21:32:38    126s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/28 21:32:38    126s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/28 21:32:38    126s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/28 21:32:38    126s] WARNING   IMPOPT-665          59  %s : Net has unplaced terms or is connec...
[12/28 21:32:38    126s] *** Message Summary: 65 warning(s), 0 error(s)
[12/28 21:32:38    126s] 
[12/28 21:32:38    126s] 
[12/28 21:32:38    126s] =============================================================================================
[12/28 21:32:38    126s]  Final TAT Report for place_opt_design
[12/28 21:32:38    126s] =============================================================================================
[12/28 21:32:38    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:32:38    126s] ---------------------------------------------------------------------------------------------
[12/28 21:32:38    126s] [ GlobalOpt              ]      1   0:00:11.2  (  20.0 % )     0:00:11.2 /  0:00:11.2    1.0
[12/28 21:32:38    126s] [ DrvOpt                 ]      3   0:00:10.2  (  18.2 % )     0:00:10.2 /  0:00:10.2    1.0
[12/28 21:32:38    126s] [ SimplifyNetlist        ]      1   0:00:03.0  (   5.4 % )     0:00:03.0 /  0:00:03.0    1.0
[12/28 21:32:38    126s] [ AreaOpt                ]      2   0:00:05.1  (   9.2 % )     0:00:05.3 /  0:00:05.3    1.0
[12/28 21:32:38    126s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:32:38    126s] [ IncrReplace            ]      1   0:00:06.7  (  12.0 % )     0:00:06.7 /  0:00:06.7    1.0
[12/28 21:32:38    126s] [ RefinePlace            ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:32:38    126s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:01.2 /  0:00:01.1    1.0
[12/28 21:32:38    126s] [ FullDelayCalc          ]      2   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:32:38    126s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:02.3 /  0:00:01.0    0.4
[12/28 21:32:38    126s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:32:38    126s] [ DrvReport              ]      2   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:00.1    0.1
[12/28 21:32:38    126s] [ GenerateReports        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:32:38    126s] [ MISC                   ]          0:00:16.7  (  29.8 % )     0:00:16.7 /  0:00:15.4    0.9
[12/28 21:32:38    126s] ---------------------------------------------------------------------------------------------
[12/28 21:32:38    126s]  place_opt_design TOTAL             0:00:56.0  ( 100.0 % )     0:00:56.0 /  0:00:53.4    1.0
[12/28 21:32:38    126s] ---------------------------------------------------------------------------------------------
[12/28 21:32:38    126s] 
[12/28 21:33:05    128s] <CMD> setDrawView place
[12/28 21:33:11    128s] <CMD> zoomBox -2.77850 137.02800 730.14600 508.99950
[12/28 21:33:12    128s] <CMD> zoomBox 85.39950 189.98450 614.93800 458.73400
[12/28 21:33:13    128s] <CMD> zoomBox -125.41100 63.96700 889.02000 578.80750
[12/28 21:33:15    128s] <CMD> fit
[12/28 21:36:42    145s] <CMD> saveDesign ipdc/place
[12/28 21:36:42    145s] #% Begin save design ... (date=12/28 21:36:42, mem=1055.8M)
[12/28 21:36:42    145s] % Begin Save ccopt configuration ... (date=12/28 21:36:42, mem=1055.8M)
[12/28 21:36:42    145s] % End Save ccopt configuration ... (date=12/28 21:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.8M, current mem=1055.8M)
[12/28 21:36:42    145s] % Begin Save netlist data ... (date=12/28 21:36:42, mem=1055.8M)
[12/28 21:36:42    145s] Writing Binary DB to ipdc/place.dat/ipdc.v.bin in single-threaded mode...
[12/28 21:36:42    145s] % End Save netlist data ... (date=12/28 21:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1055.8M, current mem=1055.8M)
[12/28 21:36:42    145s] Saving symbol-table file ...
[12/28 21:36:42    145s] Saving congestion map file ipdc/place.dat/ipdc.route.congmap.gz ...
[12/28 21:36:43    145s] % Begin Save AAE data ... (date=12/28 21:36:43, mem=1056.0M)
[12/28 21:36:43    145s] Saving AAE Data ...
[12/28 21:36:43    145s] % End Save AAE data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.0M, current mem=1056.0M)
[12/28 21:36:43    145s] Saving preference file ipdc/place.dat/gui.pref.tcl ...
[12/28 21:36:43    145s] Saving mode setting ...
[12/28 21:36:43    145s] Saving global file ...
[12/28 21:36:43    145s] % Begin Save floorplan data ... (date=12/28 21:36:43, mem=1056.5M)
[12/28 21:36:43    145s] Saving floorplan file ...
[12/28 21:36:43    145s] % End Save floorplan data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.5M, current mem=1056.5M)
[12/28 21:36:43    145s] Saving PG file ipdc/place.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:36:43 2021)
[12/28 21:36:43    145s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1492.4M) ***
[12/28 21:36:43    145s] Saving Drc markers ...
[12/28 21:36:43    145s] ... No Drc file written since there is no markers found.
[12/28 21:36:43    146s] % Begin Save placement data ... (date=12/28 21:36:43, mem=1056.5M)
[12/28 21:36:43    146s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:36:43    146s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:36:43    146s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1495.4M) ***
[12/28 21:36:43    146s] % End Save placement data ... (date=12/28 21:36:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.5M, current mem=1056.5M)
[12/28 21:36:43    146s] % Begin Save routing data ... (date=12/28 21:36:43, mem=1056.5M)
[12/28 21:36:43    146s] Saving route file ...
[12/28 21:36:44    146s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1492.4M) ***
[12/28 21:36:44    146s] % End Save routing data ... (date=12/28 21:36:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1056.7M, current mem=1056.7M)
[12/28 21:36:44    146s] Saving property file ipdc/place.dat/ipdc.prop
[12/28 21:36:44    146s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1495.4M) ***
[12/28 21:36:44    146s] Saving rc congestion map ipdc/place.dat/ipdc.congmap.gz ...
[12/28 21:36:44    146s] % Begin Save power constraints data ... (date=12/28 21:36:44, mem=1056.7M)
[12/28 21:36:44    146s] % End Save power constraints data ... (date=12/28 21:36:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.7M, current mem=1056.7M)
[12/28 21:36:48    150s] Generated self-contained design place.dat
[12/28 21:36:48    150s] #% End save design ... (date=12/28 21:36:48, total cpu=0:00:04.6, real=0:00:06.0, peak res=1059.1M, current mem=1059.1M)
[12/28 21:36:48    150s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:36:48    150s] 
[12/28 21:37:12    152s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/28 21:37:12    152s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_preCTS -outDir timingReports
[12/28 21:37:12    152s] #optDebug: fT-S <1 1 0 0 0>
[12/28 21:37:12    152s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:12    152s] All LLGs are deleted
[12/28 21:37:12    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1506.3M
[12/28 21:37:12    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1506.3M
[12/28 21:37:12    152s] Start to check current routing status for nets...
[12/28 21:37:12    152s] All nets are already routed correctly.
[12/28 21:37:12    152s] End to check current routing status for nets (mem=1506.3M)
[12/28 21:37:13    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1507.3M
[12/28 21:37:13    152s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1507.3M
[12/28 21:37:13    152s] Fast DP-INIT is on for default
[12/28 21:37:13    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.027, MEM:1524.0M
[12/28 21:37:13    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.029, MEM:1524.0M
[12/28 21:37:13    152s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1524.0M
[12/28 21:37:13    152s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1524.0M
[12/28 21:37:15    152s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |  1.869  |  0.689  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/28 21:37:15    152s] Total CPU time: 0.34 sec
[12/28 21:37:15    152s] Total Real time: 3.0 sec
[12/28 21:37:15    152s] Total Memory Usage: 1523.035156 Mbytes
[12/28 21:37:15    152s] 
[12/28 21:37:15    152s] =============================================================================================
[12/28 21:37:15    152s]  Final TAT Report for timeDesign
[12/28 21:37:15    152s] =============================================================================================
[12/28 21:37:15    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:37:15    152s] ---------------------------------------------------------------------------------------------
[12/28 21:37:15    152s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:15    152s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:15    152s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:02.0 /  0:00:00.3    0.1
[12/28 21:37:15    152s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:37:15    152s] [ DrvReport              ]      1   0:00:01.6  (  75.2 % )     0:00:01.6 /  0:00:00.1    0.0
[12/28 21:37:15    152s] [ GenerateReports        ]      1   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.2    0.5
[12/28 21:37:15    152s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:37:15    152s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:37:15    152s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:15    152s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:15    152s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:37:15    152s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:37:15    152s] [ MISC                   ]          0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.0    0.3
[12/28 21:37:15    152s] ---------------------------------------------------------------------------------------------
[12/28 21:37:15    152s]  timeDesign TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.3    0.2
[12/28 21:37:15    152s] ---------------------------------------------------------------------------------------------
[12/28 21:37:15    152s] 
[12/28 21:37:15    152s] Info: pop threads available for lower-level modules during optimization.
[12/28 21:37:51    155s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/28 21:37:51    155s] <CMD> optDesign -preCTS
[12/28 21:37:51    155s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.7M, totSessionCpu=0:02:35 **
[12/28 21:37:51    155s] Executing: place_opt_design -opt
[12/28 21:37:51    155s] *** Starting GigaPlace ***
[12/28 21:37:51    155s] **INFO: User settings:
[12/28 21:37:51    155s] setDesignMode -process                    130
[12/28 21:37:51    155s] setExtractRCMode -coupling_c_th           0.4
[12/28 21:37:51    155s] setExtractRCMode -engine                  preRoute
[12/28 21:37:51    155s] setExtractRCMode -relative_c_th           1
[12/28 21:37:51    155s] setExtractRCMode -total_c_th              0
[12/28 21:37:51    155s] setDelayCalMode -enable_high_fanout       true
[12/28 21:37:51    155s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/28 21:37:51    155s] setDelayCalMode -engine                   aae
[12/28 21:37:51    155s] setDelayCalMode -ignoreNetLoad            false
[12/28 21:37:51    155s] setOptMode -activeHoldViews               { av_func_mode_max }
[12/28 21:37:51    155s] setOptMode -activeSetupViews              { av_func_mode_max }
[12/28 21:37:51    155s] setOptMode -autoSetupViews                { av_func_mode_max}
[12/28 21:37:51    155s] setOptMode -autoTDGRSetupViews            { av_func_mode_max}
[12/28 21:37:51    155s] setOptMode -drcMargin                     0
[12/28 21:37:51    155s] setOptMode -fixCap                        true
[12/28 21:37:51    155s] setOptMode -fixDrc                        true
[12/28 21:37:51    155s] setOptMode -fixFanoutLoad                 true
[12/28 21:37:51    155s] setOptMode -fixTran                       true
[12/28 21:37:51    155s] setOptMode -optimizeFF                    true
[12/28 21:37:51    155s] setOptMode -setupTargetSlack              0
[12/28 21:37:51    155s] setPlaceMode -MXPBoundaryLevel            7
[12/28 21:37:51    155s] setPlaceMode -MXPConstraintFile           {}
[12/28 21:37:51    155s] setPlaceMode -MXPControlSetting           0
[12/28 21:37:51    155s] setPlaceMode -MXPLogicHierAware           0
[12/28 21:37:51    155s] setPlaceMode -MXPPreplaceSetting          5
[12/28 21:37:51    155s] setPlaceMode -MXPRefineSetting            17
[12/28 21:37:51    155s] setPlaceMode -place_global_place_io_pins  false
[12/28 21:37:51    155s] setPlaceMode -timingDriven                true
[12/28 21:37:51    155s] setAnalysisMode -analysisType             single
[12/28 21:37:51    155s] setAnalysisMode -checkType                setup
[12/28 21:37:51    155s] setAnalysisMode -clkSrcPath               true
[12/28 21:37:51    155s] setAnalysisMode -clockPropagation         forcedIdeal
[12/28 21:37:51    155s] setAnalysisMode -usefulSkew               true
[12/28 21:37:51    155s] setAnalysisMode -virtualIPO               false
[12/28 21:37:51    155s] 
[12/28 21:37:51    155s] #optDebug: fT-E <X 2 3 1 0>
[12/28 21:37:51    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1523.8M
[12/28 21:37:51    155s] #spOpts: N=130 mergeVia=F 
[12/28 21:37:51    155s] All LLGs are deleted
[12/28 21:37:51    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1523.1M
[12/28 21:37:51    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1523.1M
[12/28 21:37:51    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1523.1M
[12/28 21:37:51    155s] Core basic site is TSM13SITE
[12/28 21:37:51    155s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:37:51    155s] SiteArray: use 675,840 bytes
[12/28 21:37:51    155s] SiteArray: current memory after site array memory allocation 1523.8M
[12/28 21:37:51    155s] SiteArray: FP blocked sites are writable
[12/28 21:37:51    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:37:51    155s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Starting CMU at level 3, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1523.8M
[12/28 21:37:51    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1523.8MB).
[12/28 21:37:51    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.8M
[12/28 21:37:51    155s] All LLGs are deleted
[12/28 21:37:51    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.8M
[12/28 21:37:51    155s] VSMManager cleared!
[12/28 21:37:51    155s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.7M, totSessionCpu=0:02:35 **
[12/28 21:37:51    155s] **WARN: (IMPOPT-576):	58 nets have unplaced terms. 
[12/28 21:37:51    155s] Type 'man IMPOPT-576' for more detail.
[12/28 21:37:51    155s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/28 21:37:51    155s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:51    155s] GigaOpt running with 1 threads.
[12/28 21:37:51    155s] Info: 1 threads available for lower-level modules during optimization.
[12/28 21:37:51    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1523.8M
[12/28 21:37:51    155s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:37:51    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1523.8M
[12/28 21:37:51    155s] Core basic site is TSM13SITE
[12/28 21:37:51    155s] Fast DP-INIT is on for default
[12/28 21:37:51    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:37:51    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.032, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Starting CMU at level 3, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1523.8M
[12/28 21:37:51    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.034, MEM:1523.8M
[12/28 21:37:51    155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1523.8MB).
[12/28 21:37:51    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.040, MEM:1523.8M
[12/28 21:37:51    155s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:37:51    155s] Summary for sequential cells identification: 
[12/28 21:37:51    155s]   Identified SBFF number: 112
[12/28 21:37:51    155s]   Identified MBFF number: 0
[12/28 21:37:51    155s]   Identified SB Latch number: 0
[12/28 21:37:51    155s]   Identified MB Latch number: 0
[12/28 21:37:51    155s]   Not identified SBFF number: 8
[12/28 21:37:51    155s]   Not identified MBFF number: 0
[12/28 21:37:51    155s]   Not identified SB Latch number: 0
[12/28 21:37:51    155s]   Not identified MB Latch number: 0
[12/28 21:37:51    155s]   Number of sequential cells which are not FFs: 34
[12/28 21:37:51    155s]  Visiting view : av_func_mode_max
[12/28 21:37:51    155s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:51    155s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:51    155s]  Visiting view : av_func_mode_max
[12/28 21:37:51    155s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:51    155s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:51    155s]  Setting StdDelay to 35.20
[12/28 21:37:51    155s] Creating Cell Server, finished. 
[12/28 21:37:51    155s] 
[12/28 21:37:51    155s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:51    155s] 
[12/28 21:37:51    155s] Creating Lib Analyzer ...
[12/28 21:37:51    155s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:51    155s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:37:51    155s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:37:51    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:37:51    155s] 
[12/28 21:37:51    155s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:52    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=1531.8M
[12/28 21:37:52    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=1531.8M
[12/28 21:37:52    156s] Creating Lib Analyzer, finished. 
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_op_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_op_mode[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_op_mode[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_op_mode[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_op_mode[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	o_op_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (IMPOPT-665):	i_in_data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/28 21:37:52    156s] Type 'man IMPOPT-665' for more detail.
[12/28 21:37:52    156s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/28 21:37:52    156s] To increase the message display limit, refer to the product command reference manual.
[12/28 21:37:52    156s] #optDebug: fT-S <1 2 3 1 0>
[12/28 21:37:52    156s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1064.9M, totSessionCpu=0:02:37 **
[12/28 21:37:52    156s] *** optDesign -preCTS ***
[12/28 21:37:52    156s] DRC Margin: user margin 0.0; extra margin 0.2
[12/28 21:37:52    156s] Setup Target Slack: user slack 0; extra slack 0.0
[12/28 21:37:52    156s] Hold Target Slack: user slack 0
[12/28 21:37:52    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1529.8M
[12/28 21:37:52    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1529.8M
[12/28 21:37:52    156s] Deleting Cell Server ...
[12/28 21:37:52    156s] Deleting Lib Analyzer.
[12/28 21:37:52    156s] Multi-VT timing optimization disabled based on library information.
[12/28 21:37:52    156s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/28 21:37:52    156s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:37:52    156s] Summary for sequential cells identification: 
[12/28 21:37:52    156s]   Identified SBFF number: 112
[12/28 21:37:52    156s]   Identified MBFF number: 0
[12/28 21:37:52    156s]   Identified SB Latch number: 0
[12/28 21:37:52    156s]   Identified MB Latch number: 0
[12/28 21:37:52    156s]   Not identified SBFF number: 8
[12/28 21:37:52    156s]   Not identified MBFF number: 0
[12/28 21:37:52    156s]   Not identified SB Latch number: 0
[12/28 21:37:52    156s]   Not identified MB Latch number: 0
[12/28 21:37:52    156s]   Number of sequential cells which are not FFs: 34
[12/28 21:37:52    156s]  Visiting view : av_func_mode_max
[12/28 21:37:52    156s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:52    156s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:52    156s]  Visiting view : av_func_mode_max
[12/28 21:37:52    156s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:52    156s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:52    156s]  Setting StdDelay to 35.20
[12/28 21:37:52    156s] Creating Cell Server, finished. 
[12/28 21:37:52    156s] 
[12/28 21:37:52    157s] Deleting Cell Server ...
[12/28 21:37:52    157s] 
[12/28 21:37:52    157s] Creating Lib Analyzer ...
[12/28 21:37:52    157s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:37:52    157s] Summary for sequential cells identification: 
[12/28 21:37:52    157s]   Identified SBFF number: 112
[12/28 21:37:52    157s]   Identified MBFF number: 0
[12/28 21:37:52    157s]   Identified SB Latch number: 0
[12/28 21:37:52    157s]   Identified MB Latch number: 0
[12/28 21:37:52    157s]   Not identified SBFF number: 8
[12/28 21:37:52    157s]   Not identified MBFF number: 0
[12/28 21:37:52    157s]   Not identified SB Latch number: 0
[12/28 21:37:52    157s]   Not identified MB Latch number: 0
[12/28 21:37:52    157s]   Number of sequential cells which are not FFs: 34
[12/28 21:37:52    157s]  Visiting view : av_func_mode_max
[12/28 21:37:52    157s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:52    157s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:52    157s]  Visiting view : av_func_mode_max
[12/28 21:37:52    157s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:37:52    157s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:37:52    157s]  Setting StdDelay to 35.20
[12/28 21:37:52    157s] Creating Cell Server, finished. 
[12/28 21:37:52    157s] 
[12/28 21:37:52    157s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:53    157s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:37:53    157s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:37:53    157s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:37:53    157s] 
[12/28 21:37:53    157s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:54    158s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:38 mem=1529.8M
[12/28 21:37:54    158s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:38 mem=1529.8M
[12/28 21:37:54    158s] Creating Lib Analyzer, finished. 
[12/28 21:37:54    158s] All LLGs are deleted
[12/28 21:37:54    158s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1529.8M
[12/28 21:37:54    158s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1529.8M
[12/28 21:37:54    158s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1529.8M
[12/28 21:37:54    158s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1529.8M
[12/28 21:37:54    158s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Loading and Dumping File ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Reading DB...
[12/28 21:37:54    158s] (I)       Read data from FE... (mem=1529.8M)
[12/28 21:37:54    158s] (I)       Read nodes and places... (mem=1529.8M)
[12/28 21:37:54    158s] (I)       Number of ignored instance 0
[12/28 21:37:54    158s] (I)       Number of inbound cells 3
[12/28 21:37:54    158s] (I)       numMoveCells=1536, numMacros=3  numPads=0  numMultiRowHeightInsts=0
[12/28 21:37:54    158s] (I)       cell height: 7380, count: 1536
[12/28 21:37:54    158s] (I)       Done Read nodes and places (cpu=0.000s, mem=1529.8M)
[12/28 21:37:54    158s] (I)       Read nets... (mem=1529.8M)
[12/28 21:37:54    158s] (I)       Number of nets = 1747 ( 54 ignored )
[12/28 21:37:54    158s] (I)       Done Read nets (cpu=0.010s, mem=1529.8M)
[12/28 21:37:54    158s] (I)       Read rows... (mem=1529.8M)
[12/28 21:37:54    158s] (I)       Done Read rows (cpu=0.000s, mem=1529.8M)
[12/28 21:37:54    158s] (I)       Identified Clock instances: Flop 210, Clock buffer/inverter 0, Gate 0, Logic 0
[12/28 21:37:54    158s] (I)       Read module constraints... (mem=1529.8M)
[12/28 21:37:54    158s] (I)       Done Read module constraints (cpu=0.000s, mem=1529.8M)
[12/28 21:37:54    158s] (I)       Done Read data from FE (cpu=0.010s, mem=1529.8M)
[12/28 21:37:54    158s] (I)       before initializing RouteDB syMemory usage = 1529.8 MB
[12/28 21:37:54    158s] (I)       == Non-default Options ==
[12/28 21:37:54    158s] (I)       Maximum routing layer                              : 8
[12/28 21:37:54    158s] (I)       Buffering-aware routing                            : true
[12/28 21:37:54    158s] (I)       Spread congestion away from blockages              : true
[12/28 21:37:54    158s] (I)       Overflow penalty cost                              : 10
[12/28 21:37:54    158s] (I)       Punch through distance                             : 6074.480000
[12/28 21:37:54    158s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:37:54    158s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:37:54    158s] (I)       Use row-based GCell size
[12/28 21:37:54    158s] (I)       GCell unit size  : 7380
[12/28 21:37:54    158s] (I)       GCell multiplier : 1
[12/28 21:37:54    158s] (I)       build grid graph
[12/28 21:37:54    158s] (I)       build grid graph start
[12/28 21:37:54    158s] [NR-eGR] Track table information for default rule: 
[12/28 21:37:54    158s] [NR-eGR] METAL1 has no routable track
[12/28 21:37:54    158s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:37:54    158s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:37:54    158s] (I)       build grid graph end
[12/28 21:37:54    158s] (I)       ===========================================================================
[12/28 21:37:54    158s] (I)       == Report All Rule Vias ==
[12/28 21:37:54    158s] (I)       ===========================================================================
[12/28 21:37:54    158s] (I)        Via Rule : (Default)
[12/28 21:37:54    158s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:37:54    158s] (I)       ---------------------------------------------------------------------------
[12/28 21:37:54    158s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:37:54    158s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:37:54    158s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:37:54    158s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:37:54    158s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:37:54    158s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:37:54    158s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:37:54    158s] (I)       ===========================================================================
[12/28 21:37:54    158s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Num PG vias on layer 2 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 3 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 4 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 5 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 6 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 7 : 0
[12/28 21:37:54    158s] (I)       Num PG vias on layer 8 : 0
[12/28 21:37:54    158s] [NR-eGR] Read 4480 PG shapes
[12/28 21:37:54    158s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:37:54    158s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:37:54    158s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:37:54    158s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:37:54    158s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:37:54    158s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:37:54    158s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:37:54    158s] (I)       readDataFromPlaceDB
[12/28 21:37:54    158s] (I)       Read net information..
[12/28 21:37:54    158s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:37:54    158s] (I)       Read testcase time = 0.000 seconds
[12/28 21:37:54    158s] 
[12/28 21:37:54    158s] (I)       early_global_route_priority property id does not exist.
[12/28 21:37:54    158s] (I)       Start initializing grid graph
[12/28 21:37:54    158s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:37:54    158s] (I)       End initializing grid graph
[12/28 21:37:54    158s] (I)       Model blockages into capacity
[12/28 21:37:54    158s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:37:54    158s] (I)       Started Modeling ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:37:54    158s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:37:54    158s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       -- layer congestion ratio --
[12/28 21:37:54    158s] (I)       Layer 1 : 0.100000
[12/28 21:37:54    158s] (I)       Layer 2 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 3 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 4 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 5 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 6 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 7 : 0.700000
[12/28 21:37:54    158s] (I)       Layer 8 : 0.700000
[12/28 21:37:54    158s] (I)       ----------------------------
[12/28 21:37:54    158s] (I)       Number of ignored nets = 0
[12/28 21:37:54    158s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:37:54    158s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:37:54    158s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:37:54    158s] (I)       Constructing bin map
[12/28 21:37:54    158s] (I)       Initialize bin information with width=14760 height=14760
[12/28 21:37:54    158s] (I)       Done constructing bin map
[12/28 21:37:54    158s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:37:54    158s] (I)       Before initializing Early Global Route syMemory usage = 1529.8 MB
[12/28 21:37:54    158s] (I)       Ndr track 0 does not exist
[12/28 21:37:54    158s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:37:54    158s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:37:54    158s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:37:54    158s] (I)       Site width          :   920  (dbu)
[12/28 21:37:54    158s] (I)       Row height          :  7380  (dbu)
[12/28 21:37:54    158s] (I)       GCell width         :  7380  (dbu)
[12/28 21:37:54    158s] (I)       GCell height        :  7380  (dbu)
[12/28 21:37:54    158s] (I)       Grid                :   177   175     8
[12/28 21:37:54    158s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:37:54    158s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:37:54    158s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:37:54    158s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:37:54    158s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:37:54    158s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:37:54    158s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:37:54    158s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:37:54    158s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:37:54    158s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:37:54    158s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:37:54    158s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:37:54    158s] (I)       --------------------------------------------------------
[12/28 21:37:54    158s] 
[12/28 21:37:54    158s] [NR-eGR] ============ Routing rule table ============
[12/28 21:37:54    158s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:37:54    158s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:37:54    158s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:37:54    158s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:37:54    158s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:37:54    158s] [NR-eGR] ========================================
[12/28 21:37:54    158s] [NR-eGR] 
[12/28 21:37:54    158s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:37:54    158s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:37:54    158s] (I)       After initializing Early Global Route syMemory usage = 1529.8 MB
[12/28 21:37:54    158s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Reset routing kernel
[12/28 21:37:54    158s] (I)       Started Global Routing ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       ============= Initialization =============
[12/28 21:37:54    158s] (I)       totalPins=6122  totalGlobalPin=5711 (93.29%)
[12/28 21:37:54    158s] (I)       Started Net group 1 ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Build MST ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Generate topology with single threads
[12/28 21:37:54    158s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:37:54    158s] (I)       #blocked areas for congestion spreading : 5
[12/28 21:37:54    158s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1a Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1a ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Pattern routing ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Usage: 11447 = (5324 H, 6123 V) = (0.73% H, 0.85% V) = (1.965e+04um H, 2.259e+04um V)
[12/28 21:37:54    158s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1b Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1b ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Usage: 11447 = (5324 H, 6123 V) = (0.73% H, 0.85% V) = (1.965e+04um H, 2.259e+04um V)
[12/28 21:37:54    158s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223943e+04um
[12/28 21:37:54    158s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1c Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1c ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Usage: 11447 = (5324 H, 6123 V) = (0.73% H, 0.85% V) = (1.965e+04um H, 2.259e+04um V)
[12/28 21:37:54    158s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1d Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1d ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Usage: 11447 = (5324 H, 6123 V) = (0.73% H, 0.85% V) = (1.965e+04um H, 2.259e+04um V)
[12/28 21:37:54    158s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1e Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1e ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Route legalization ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Usage: 11447 = (5324 H, 6123 V) = (0.73% H, 0.85% V) = (1.965e+04um H, 2.259e+04um V)
[12/28 21:37:54    158s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223943e+04um
[12/28 21:37:54    158s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Layer assignment ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Running layer assignment with 1 threads
[12/28 21:37:54    158s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] (I)       ============  Phase 1l Route ============
[12/28 21:37:54    158s] (I)       Started Phase 1l ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       
[12/28 21:37:54    158s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:37:54    158s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:37:54    158s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:37:54    158s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:37:54    158s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:37:54    158s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL2  (2)        14( 0.07%)         2( 0.01%)   ( 0.08%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:37:54    158s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:37:54    158s] [NR-eGR] Total               14( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/28 21:37:54    158s] [NR-eGR] 
[12/28 21:37:54    158s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:37:54    158s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:37:54    158s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:37:54    158s] (I)       ============= track Assignment ============
[12/28 21:37:54    158s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Started Track Assignment ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:37:54    158s] (I)       Running track assignment with 1 threads
[12/28 21:37:54    158s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] (I)       Run Multi-thread track assignment
[12/28 21:37:54    158s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Started Export DB wires ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Started Export all nets ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Started Set wire vias ( Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1529.77 MB )
[12/28 21:37:54    158s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:37:54    158s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[12/28 21:37:54    158s] [NR-eGR] METAL2  (2V) length: 1.549375e+04um, number of vias: 8330
[12/28 21:37:54    158s] [NR-eGR] METAL3  (3H) length: 1.639394e+04um, number of vias: 675
[12/28 21:37:54    158s] [NR-eGR] METAL4  (4V) length: 7.277030e+03um, number of vias: 122
[12/28 21:37:54    158s] [NR-eGR] METAL5  (5H) length: 3.917090e+03um, number of vias: 35
[12/28 21:37:54    158s] [NR-eGR] METAL6  (6V) length: 1.289210e+03um, number of vias: 2
[12/28 21:37:54    158s] [NR-eGR] METAL7  (7H) length: 1.380000e+01um, number of vias: 0
[12/28 21:37:54    158s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:37:54    158s] [NR-eGR] Total length: 4.438481e+04um, number of vias: 15232
[12/28 21:37:54    158s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:37:54    158s] [NR-eGR] Total eGR-routed clock nets wire length: 1.995335e+03um 
[12/28 21:37:54    158s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:37:54    158s] Saved RC grid cleaned up.
[12/28 21:37:54    158s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1506.57 MB )
[12/28 21:37:54    158s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1506.6M
[12/28 21:37:54    158s] LayerId::1 widthSet size::4
[12/28 21:37:54    158s] LayerId::2 widthSet size::4
[12/28 21:37:54    158s] LayerId::3 widthSet size::4
[12/28 21:37:54    158s] LayerId::4 widthSet size::4
[12/28 21:37:54    158s] LayerId::5 widthSet size::4
[12/28 21:37:54    158s] LayerId::6 widthSet size::4
[12/28 21:37:54    158s] LayerId::7 widthSet size::5
[12/28 21:37:54    158s] LayerId::8 widthSet size::3
[12/28 21:37:54    158s] Updating RC grid for preRoute extraction ...
[12/28 21:37:54    158s] Initializing multi-corner capacitance tables ... 
[12/28 21:37:54    158s] Initializing multi-corner resistance tables ...
[12/28 21:37:54    158s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:54    158s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.243020 ; uaWl: 1.000000 ; uaWlH: 0.281563 ; aWlH: 0.000000 ; Pmax: 0.832300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:37:54    158s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1506.6M
[12/28 21:37:54    158s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:37:54    158s] PreRoute RC Extraction called for design ipdc.
[12/28 21:37:54    158s] RC Extraction called in multi-corner(1) mode.
[12/28 21:37:54    158s] RCMode: PreRoute
[12/28 21:37:54    158s]       RC Corner Indexes            0   
[12/28 21:37:54    158s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:37:54    158s] Resistance Scaling Factor    : 1.00000 
[12/28 21:37:54    158s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:37:54    158s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:37:54    158s] Shrink Factor                : 1.00000
[12/28 21:37:54    158s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:37:54    158s] Using capacitance table file ...
[12/28 21:37:54    158s] LayerId::1 widthSet size::4
[12/28 21:37:54    158s] LayerId::2 widthSet size::4
[12/28 21:37:54    158s] LayerId::3 widthSet size::4
[12/28 21:37:54    158s] LayerId::4 widthSet size::4
[12/28 21:37:54    158s] LayerId::5 widthSet size::4
[12/28 21:37:54    158s] LayerId::6 widthSet size::4
[12/28 21:37:54    158s] LayerId::7 widthSet size::5
[12/28 21:37:54    158s] LayerId::8 widthSet size::3
[12/28 21:37:54    158s] Updating RC grid for preRoute extraction ...
[12/28 21:37:54    158s] Initializing multi-corner capacitance tables ... 
[12/28 21:37:54    158s] Initializing multi-corner resistance tables ...
[12/28 21:37:54    158s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:54    158s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.243020 ; uaWl: 1.000000 ; uaWlH: 0.281563 ; aWlH: 0.000000 ; Pmax: 0.832300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:37:54    158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1506.566M)
[12/28 21:37:54    158s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1506.6M
[12/28 21:37:54    158s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1506.6M
[12/28 21:37:54    158s] Fast DP-INIT is on for default
[12/28 21:37:54    158s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1506.6M
[12/28 21:37:54    158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1506.6M
[12/28 21:37:54    158s] Starting delay calculation for Setup views
[12/28 21:37:54    158s] #################################################################################
[12/28 21:37:54    158s] # Design Stage: PreRoute
[12/28 21:37:54    158s] # Design Name: ipdc
[12/28 21:37:54    158s] # Design Mode: 130nm
[12/28 21:37:54    158s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:37:54    158s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:37:54    158s] # Signoff Settings: SI Off 
[12/28 21:37:54    158s] #################################################################################
[12/28 21:37:54    158s] Calculate delays in Single mode...
[12/28 21:37:54    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 1528.3M, InitMEM = 1528.3M)
[12/28 21:37:54    158s] Start delay calculation (fullDC) (1 T). (MEM=1528.3)
[12/28 21:37:54    158s] End AAE Lib Interpolated Model. (MEM=1528.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:37:54    159s] Total number of fetched objects 1864
[12/28 21:37:55    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[12/28 21:37:55    159s] End delay calculation. (MEM=1543.99 CPU=0:00:00.3 REAL=0:00:01.0)
[12/28 21:37:55    159s] End delay calculation (fullDC). (MEM=1543.99 CPU=0:00:00.4 REAL=0:00:01.0)
[12/28 21:37:55    159s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1544.0M) ***
[12/28 21:37:55    159s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:39 mem=1544.0M)
[12/28 21:37:55    159s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.108  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.449%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1067.9M, totSessionCpu=0:02:39 **
[12/28 21:37:55    159s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/28 21:37:55    159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:37:55    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.2M
[12/28 21:37:55    159s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:37:55    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:     Starting CMU at level 3, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1514.2M
[12/28 21:37:55    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.2MB).
[12/28 21:37:55    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1514.2M
[12/28 21:37:55    159s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:37:55    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:37:55    159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:37:55    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.2M
[12/28 21:37:55    159s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:37:55    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:     Starting CMU at level 3, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1514.2M
[12/28 21:37:55    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1514.2M
[12/28 21:37:55    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.2MB).
[12/28 21:37:55    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1514.2M
[12/28 21:37:55    159s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:37:55    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:37:55    159s] *** Starting optimizing excluded clock nets MEM= 1514.2M) ***
[12/28 21:37:55    159s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1514.2M) ***
[12/28 21:37:55    159s] The useful skew maximum allowed delay is: 0.3
[12/28 21:37:55    159s] Deleting Lib Analyzer.
[12/28 21:37:55    159s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:37:55    159s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:37:55    159s] ### Creating LA Mngr. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1514.2M
[12/28 21:37:55    159s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:37:55    159s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.4/0:16:07.7 (0.2), mem = 1514.2M
[12/28 21:37:55    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.8
[12/28 21:37:55    159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:37:55    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1522.2M
[12/28 21:37:55    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1522.2M
[12/28 21:37:55    159s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:37:55    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1522.2M
[12/28 21:37:55    159s] OPERPROF:     Starting CMU at level 3, MEM:1522.2M
[12/28 21:37:55    159s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1522.2M
[12/28 21:37:55    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1522.2M
[12/28 21:37:55    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1522.2MB).
[12/28 21:37:55    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1522.2M
[12/28 21:37:55    159s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:37:55    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=1522.2M
[12/28 21:37:55    159s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:55    159s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:55    159s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:55    159s] 
[12/28 21:37:55    159s] Creating Lib Analyzer ...
[12/28 21:37:55    159s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:55    159s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:37:55    159s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:37:55    159s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:37:55    159s] 
[12/28 21:37:55    159s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:56    160s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=1667.9M
[12/28 21:37:56    160s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=1667.9M
[12/28 21:37:56    160s] Creating Lib Analyzer, finished. 
[12/28 21:37:56    160s] 
[12/28 21:37:56    160s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:37:57    161s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1687.0M
[12/28 21:37:57    161s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1687.0M
[12/28 21:37:57    161s] 
[12/28 21:37:57    161s] Netlist preparation processing... 
[12/28 21:37:57    161s] Removed 0 instance
[12/28 21:37:57    161s] *info: Marking 0 isolation instances dont touch
[12/28 21:37:57    161s] *info: Marking 0 level shifter instances dont touch
[12/28 21:37:57    161s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:37:57    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.8
[12/28 21:37:57    161s] *** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:41.9/0:16:10.3 (0.2), mem = 1667.9M
[12/28 21:37:57    161s] 
[12/28 21:37:57    161s] =============================================================================================
[12/28 21:37:57    161s]  Step TAT Report for SimplifyNetlist #2
[12/28 21:37:57    161s] =============================================================================================
[12/28 21:37:57    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:37:57    161s] ---------------------------------------------------------------------------------------------
[12/28 21:37:57    161s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  49.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:37:57    161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:57    161s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:37:57    161s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:37:57    161s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:37:57    161s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:37:57    161s] [ MISC                   ]          0:00:01.1  (  42.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:37:57    161s] ---------------------------------------------------------------------------------------------
[12/28 21:37:57    161s]  SimplifyNetlist #2 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/28 21:37:57    161s] ---------------------------------------------------------------------------------------------
[12/28 21:37:57    161s] 
[12/28 21:37:57    162s] Deleting Lib Analyzer.
[12/28 21:37:57    162s] Begin: GigaOpt high fanout net optimization
[12/28 21:37:57    162s] GigaOpt HFN: use maxLocalDensity 1.2
[12/28 21:37:57    162s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:37:57    162s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:37:57    162s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:37:57    162s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:42.0/0:16:10.4 (0.2), mem = 1601.9M
[12/28 21:37:57    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.9
[12/28 21:37:57    162s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:37:57    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1601.9M
[12/28 21:37:57    162s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:37:57    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1601.9M
[12/28 21:37:57    162s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:37:57    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1601.9M
[12/28 21:37:57    162s] OPERPROF:     Starting CMU at level 3, MEM:1601.9M
[12/28 21:37:57    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1601.9M
[12/28 21:37:57    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1601.9M
[12/28 21:37:57    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1601.9MB).
[12/28 21:37:57    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1601.9M
[12/28 21:37:57    162s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:37:57    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1601.9M
[12/28 21:37:57    162s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:57    162s] 
[12/28 21:37:57    162s] Creating Lib Analyzer ...
[12/28 21:37:57    162s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:37:58    162s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:37:58    162s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:37:58    162s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:37:58    162s] 
[12/28 21:37:58    162s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:37:59    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:43 mem=1601.9M
[12/28 21:37:59    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:43 mem=1601.9M
[12/28 21:37:59    163s] Creating Lib Analyzer, finished. 
[12/28 21:37:59    163s] 
[12/28 21:37:59    163s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:38:02    166s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:38:02    166s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:02    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.9
[12/28 21:38:02    166s] *** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:02:46.2/0:16:14.6 (0.2), mem = 1601.9M
[12/28 21:38:02    166s] 
[12/28 21:38:02    166s] =============================================================================================
[12/28 21:38:02    166s]  Step TAT Report for DrvOpt #4
[12/28 21:38:02    166s] =============================================================================================
[12/28 21:38:02    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:02    166s] ---------------------------------------------------------------------------------------------
[12/28 21:38:02    166s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  30.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:38:02    166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:02    166s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:02    166s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:38:02    166s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:02    166s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:02    166s] [ MISC                   ]          0:00:02.8  (  68.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/28 21:38:02    166s] ---------------------------------------------------------------------------------------------
[12/28 21:38:02    166s]  DrvOpt #4 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/28 21:38:02    166s] ---------------------------------------------------------------------------------------------
[12/28 21:38:02    166s] 
[12/28 21:38:02    166s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/28 21:38:02    166s] End: GigaOpt high fanout net optimization
[12/28 21:38:02    166s] Begin: GigaOpt DRV Optimization
[12/28 21:38:02    166s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:38:02    166s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:02    166s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:02    166s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:46.2/0:16:14.6 (0.2), mem = 1601.9M
[12/28 21:38:02    166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.10
[12/28 21:38:02    166s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:02    166s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=1601.9M
[12/28 21:38:02    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1601.9M
[12/28 21:38:02    166s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:02    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1601.9M
[12/28 21:38:02    166s] OPERPROF:     Starting CMU at level 3, MEM:1601.9M
[12/28 21:38:02    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1601.9M
[12/28 21:38:02    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1601.9M
[12/28 21:38:02    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1601.9MB).
[12/28 21:38:02    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.020, MEM:1601.9M
[12/28 21:38:02    166s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:02    166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=1601.9M
[12/28 21:38:02    166s] 
[12/28 21:38:02    166s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:38:04    169s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1621.0M
[12/28 21:38:04    169s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1621.0M
[12/28 21:38:04    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:04    169s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:38:04    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:04    169s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:38:04    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:04    169s] Info: violation cost 9.907937 (cap = 0.007938, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:04    169s] |     0|     0|     0.00|     2|     2|    -0.00|     1|     1|     0|     0|     0.11|     0.00|       0|       0|       0|  14.45|          |         |
[12/28 21:38:05    169s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:05    169s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.32|     0.00|       0|       0|       2|  14.45| 0:00:01.0|  1666.8M|
[12/28 21:38:05    169s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:05    169s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.32|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1666.8M|
[12/28 21:38:05    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] ###############################################################################
[12/28 21:38:05    169s] #
[12/28 21:38:05    169s] #  Large fanout net report:  
[12/28 21:38:05    169s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/28 21:38:05    169s] #     - current density: 14.45
[12/28 21:38:05    169s] #
[12/28 21:38:05    169s] #  List of high fanout nets:
[12/28 21:38:05    169s] #        Net(1):  i_rst_n: (fanouts = 198)
[12/28 21:38:05    169s] #
[12/28 21:38:05    169s] ###############################################################################
[12/28 21:38:05    169s] Bottom Preferred Layer:
[12/28 21:38:05    169s]     None
[12/28 21:38:05    169s] Via Pillar Rule:
[12/28 21:38:05    169s]     None
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] =======================================================================
[12/28 21:38:05    169s]                 Reasons for remaining drv violations
[12/28 21:38:05    169s] =======================================================================
[12/28 21:38:05    169s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] MultiBuffering failure reasons
[12/28 21:38:05    169s] ------------------------------------------------
[12/28 21:38:05    169s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1666.8M) ***
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:05    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.10
[12/28 21:38:05    169s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:02:49.1/0:16:17.5 (0.2), mem = 1647.7M
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] =============================================================================================
[12/28 21:38:05    169s]  Step TAT Report for DrvOpt #5
[12/28 21:38:05    169s] =============================================================================================
[12/28 21:38:05    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:05    169s] ---------------------------------------------------------------------------------------------
[12/28 21:38:05    169s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:05    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 21:38:05    169s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:05    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:05    169s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ OptEval                ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:38:05    169s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 21:38:05    169s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/28 21:38:05    169s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:05    169s] [ MISC                   ]          0:00:02.8  (  96.6 % )     0:00:02.8 /  0:00:02.8    1.0
[12/28 21:38:05    169s] ---------------------------------------------------------------------------------------------
[12/28 21:38:05    169s]  DrvOpt #5 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:38:05    169s] ---------------------------------------------------------------------------------------------
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] End: GigaOpt DRV Optimization
[12/28 21:38:05    169s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/28 21:38:05    169s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1144.2M, totSessionCpu=0:02:49 **
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] Active setup views:
[12/28 21:38:05    169s]  av_func_mode_max
[12/28 21:38:05    169s]   Dominating endpoints: 0
[12/28 21:38:05    169s]   Dominating TNS: -0.000
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] Deleting Lib Analyzer.
[12/28 21:38:05    169s] Begin: GigaOpt Global Optimization
[12/28 21:38:05    169s] *info: use new DP (enabled)
[12/28 21:38:05    169s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/28 21:38:05    169s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:05    169s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:05    169s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:49.2/0:16:17.5 (0.2), mem = 1602.7M
[12/28 21:38:05    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.11
[12/28 21:38:05    169s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:05    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:49 mem=1602.7M
[12/28 21:38:05    169s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:38:05    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:1602.7M
[12/28 21:38:05    169s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:05    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1602.7M
[12/28 21:38:05    169s] OPERPROF:     Starting CMU at level 3, MEM:1602.7M
[12/28 21:38:05    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1602.7M
[12/28 21:38:05    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1602.7M
[12/28 21:38:05    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1602.7MB).
[12/28 21:38:05    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1602.7M
[12/28 21:38:05    169s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:05    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=1602.7M
[12/28 21:38:05    169s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] Creating Lib Analyzer ...
[12/28 21:38:05    169s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:38:05    169s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:38:05    169s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:38:05    169s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:38:05    169s] 
[12/28 21:38:05    169s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:38:06    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=1602.7M
[12/28 21:38:06    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=1602.7M
[12/28 21:38:06    170s] Creating Lib Analyzer, finished. 
[12/28 21:38:06    170s] 
[12/28 21:38:06    170s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:38:13    178s] *info: 1 clock net excluded
[12/28 21:38:13    178s] *info: 2 special nets excluded.
[12/28 21:38:13    178s] *info: 1 ideal net excluded from IPO operation.
[12/28 21:38:13    178s] *info: 19 no-driver nets excluded.
[12/28 21:38:16    180s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1621.8M
[12/28 21:38:16    180s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1621.8M
[12/28 21:38:16    180s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:38:16    180s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:38:16    180s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
[12/28 21:38:16    180s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:38:16    180s] |   0.000|   0.000|    14.45%|   0:00:00.0| 1621.8M|av_func_mode_max|       NA| NA                     |
[12/28 21:38:16    180s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1621.8M) ***
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1621.8M) ***
[12/28 21:38:16    180s] Bottom Preferred Layer:
[12/28 21:38:16    180s]     None
[12/28 21:38:16    180s] Via Pillar Rule:
[12/28 21:38:16    180s]     None
[12/28 21:38:16    180s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:38:16    180s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:16    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.11
[12/28 21:38:16    180s] *** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:03:00.4/0:16:28.8 (0.2), mem = 1602.7M
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] =============================================================================================
[12/28 21:38:16    180s]  Step TAT Report for GlobalOpt #2
[12/28 21:38:16    180s] =============================================================================================
[12/28 21:38:16    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:16    180s] ---------------------------------------------------------------------------------------------
[12/28 21:38:16    180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:16    180s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  10.7 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:38:16    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:16    180s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:16    180s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:38:16    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:16    180s] [ TransformInit          ]      1   0:00:09.8  (  87.1 % )     0:00:09.8 /  0:00:09.8    1.0
[12/28 21:38:16    180s] [ MISC                   ]          0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:38:16    180s] ---------------------------------------------------------------------------------------------
[12/28 21:38:16    180s]  GlobalOpt #2 TOTAL                 0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[12/28 21:38:16    180s] ---------------------------------------------------------------------------------------------
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] End: GigaOpt Global Optimization
[12/28 21:38:16    180s] *** Timing Is met
[12/28 21:38:16    180s] *** Check timing (0:00:00.0)
[12/28 21:38:16    180s] Deleting Lib Analyzer.
[12/28 21:38:16    180s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/28 21:38:16    180s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:16    180s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:16    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1600.7M
[12/28 21:38:16    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1600.7M
[12/28 21:38:16    180s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:38:16    180s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:16    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1619.8M
[12/28 21:38:16    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1619.8M
[12/28 21:38:16    180s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:16    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1619.8M
[12/28 21:38:16    180s] OPERPROF:     Starting CMU at level 3, MEM:1619.8M
[12/28 21:38:16    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1619.8M
[12/28 21:38:16    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1619.8M
[12/28 21:38:16    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1619.8MB).
[12/28 21:38:16    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1619.8M
[12/28 21:38:16    180s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:16    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1619.8M
[12/28 21:38:16    180s] Begin: Area Reclaim Optimization
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] Creating Lib Analyzer ...
[12/28 21:38:16    180s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:38:16    180s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:38:16    180s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:38:16    180s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:38:16    180s] 
[12/28 21:38:16    180s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:38:17    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=1621.8M
[12/28 21:38:17    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=1621.8M
[12/28 21:38:17    181s] Creating Lib Analyzer, finished. 
[12/28 21:38:17    181s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:01.7/0:16:30.0 (0.2), mem = 1621.8M
[12/28 21:38:17    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.12
[12/28 21:38:17    181s] 
[12/28 21:38:17    181s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:38:18    182s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1621.8M
[12/28 21:38:18    182s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1621.8M
[12/28 21:38:18    182s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.45
[12/28 21:38:18    182s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:18    182s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:38:18    182s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:18    182s] |    14.45%|        -|   0.000|   0.000|   0:00:00.0| 1621.8M|
[12/28 21:38:18    182s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:38:18    182s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1621.8M|
[12/28 21:38:18    182s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
[12/28 21:38:18    182s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
[12/28 21:38:18    182s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:38:18    182s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1640.8M|
[12/28 21:38:18    182s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:18    182s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/28 21:38:18    182s] --------------------------------------------------------------
[12/28 21:38:18    182s] |                                   | Total     | Sequential |
[12/28 21:38:18    182s] --------------------------------------------------------------
[12/28 21:38:18    182s] | Num insts resized                 |       0  |       0    |
[12/28 21:38:18    182s] | Num insts undone                  |       0  |       0    |
[12/28 21:38:18    182s] | Num insts Downsized               |       0  |       0    |
[12/28 21:38:18    182s] | Num insts Samesized               |       0  |       0    |
[12/28 21:38:18    182s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:38:18    182s] | Num multiple commits+uncommits    |       0  |       -    |
[12/28 21:38:18    182s] --------------------------------------------------------------
[12/28 21:38:18    182s] Bottom Preferred Layer:
[12/28 21:38:18    182s]     None
[12/28 21:38:18    182s] Via Pillar Rule:
[12/28 21:38:18    182s]     None
[12/28 21:38:18    182s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
[12/28 21:38:18    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.12
[12/28 21:38:18    182s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:02.9/0:16:31.3 (0.2), mem = 1640.8M
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] =============================================================================================
[12/28 21:38:18    182s]  Step TAT Report for AreaOpt #3
[12/28 21:38:18    182s] =============================================================================================
[12/28 21:38:18    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:18    182s] ---------------------------------------------------------------------------------------------
[12/28 21:38:18    182s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:18    182s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  48.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:38:18    182s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:18    182s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/28 21:38:18    182s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:18    182s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:38:18    182s] [ OptGetWeight           ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:18    182s] [ OptEval                ]     36   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/28 21:38:18    182s] [ OptCommit              ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:18    182s] [ PostCommitDelayCalc    ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:18    182s] [ MISC                   ]          0:00:01.1  (  46.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:38:18    182s] ---------------------------------------------------------------------------------------------
[12/28 21:38:18    182s]  AreaOpt #3 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/28 21:38:18    182s] ---------------------------------------------------------------------------------------------
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] Executing incremental physical updates
[12/28 21:38:18    182s] Executing incremental physical updates
[12/28 21:38:18    182s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:18    182s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1602.76M, totSessionCpu=0:03:03).
[12/28 21:38:18    182s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1602.8M
[12/28 21:38:18    182s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1602.8M
[12/28 21:38:18    182s] **INFO: Flow update: Design is easy to close.
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] *** Start incrementalPlace ***
[12/28 21:38:18    182s] User Input Parameters:
[12/28 21:38:18    182s] - Congestion Driven    : On
[12/28 21:38:18    182s] - Timing Driven        : On
[12/28 21:38:18    182s] - Area-Violation Based : On
[12/28 21:38:18    182s] - Start Rollback Level : -5
[12/28 21:38:18    182s] - Legalized            : On
[12/28 21:38:18    182s] - Window Based         : Off
[12/28 21:38:18    182s] - eDen incr mode       : Off
[12/28 21:38:18    182s] - Small incr mode      : Off
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] no activity file in design. spp won't run.
[12/28 21:38:18    182s] Collecting buffer chain nets ...
[12/28 21:38:18    182s] No Views given, use default active views for adaptive view pruning
[12/28 21:38:18    182s] SKP will enable view:
[12/28 21:38:18    182s]   av_func_mode_max
[12/28 21:38:18    182s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1602.8M
[12/28 21:38:18    182s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1602.8M
[12/28 21:38:18    182s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1602.8M
[12/28 21:38:18    182s] Starting Early Global Route congestion estimation: mem = 1602.8M
[12/28 21:38:18    182s] (I)       Started Loading and Dumping File ( Curr Mem: 1602.76 MB )
[12/28 21:38:18    182s] (I)       Reading DB...
[12/28 21:38:18    182s] (I)       Read data from FE... (mem=1602.8M)
[12/28 21:38:18    182s] (I)       Read nodes and places... (mem=1602.8M)
[12/28 21:38:18    182s] (I)       Done Read nodes and places (cpu=0.000s, mem=1602.8M)
[12/28 21:38:18    182s] (I)       Read nets... (mem=1602.8M)
[12/28 21:38:18    182s] (I)       Done Read nets (cpu=0.010s, mem=1602.8M)
[12/28 21:38:18    182s] (I)       Done Read data from FE (cpu=0.010s, mem=1602.8M)
[12/28 21:38:18    182s] (I)       before initializing RouteDB syMemory usage = 1602.8 MB
[12/28 21:38:18    182s] (I)       == Non-default Options ==
[12/28 21:38:18    182s] (I)       Maximum routing layer                              : 8
[12/28 21:38:18    182s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:38:18    182s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:38:18    182s] (I)       Use row-based GCell size
[12/28 21:38:18    182s] (I)       GCell unit size  : 7380
[12/28 21:38:18    182s] (I)       GCell multiplier : 1
[12/28 21:38:18    182s] (I)       build grid graph
[12/28 21:38:18    182s] (I)       build grid graph start
[12/28 21:38:18    182s] [NR-eGR] Track table information for default rule: 
[12/28 21:38:18    182s] [NR-eGR] METAL1 has no routable track
[12/28 21:38:18    182s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:38:18    182s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:38:18    182s] (I)       build grid graph end
[12/28 21:38:18    182s] (I)       ===========================================================================
[12/28 21:38:18    182s] (I)       == Report All Rule Vias ==
[12/28 21:38:18    182s] (I)       ===========================================================================
[12/28 21:38:18    182s] (I)        Via Rule : (Default)
[12/28 21:38:18    182s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:38:18    182s] (I)       ---------------------------------------------------------------------------
[12/28 21:38:18    182s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:38:18    182s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:38:18    182s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:38:18    182s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:38:18    182s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:38:18    182s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:38:18    182s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:38:18    182s] (I)       ===========================================================================
[12/28 21:38:18    182s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1602.76 MB )
[12/28 21:38:18    182s] (I)       Num PG vias on layer 2 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 3 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 4 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 5 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 6 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 7 : 0
[12/28 21:38:18    182s] (I)       Num PG vias on layer 8 : 0
[12/28 21:38:18    182s] [NR-eGR] Read 4480 PG shapes
[12/28 21:38:18    182s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1602.76 MB )
[12/28 21:38:18    182s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:38:18    182s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:38:18    182s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:38:18    182s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:38:18    182s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:38:18    182s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:38:18    182s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:38:18    182s] (I)       readDataFromPlaceDB
[12/28 21:38:18    182s] (I)       Read net information..
[12/28 21:38:18    182s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:38:18    182s] (I)       Read testcase time = 0.000 seconds
[12/28 21:38:18    182s] 
[12/28 21:38:18    182s] (I)       early_global_route_priority property id does not exist.
[12/28 21:38:18    182s] (I)       Start initializing grid graph
[12/28 21:38:18    182s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:38:18    182s] (I)       End initializing grid graph
[12/28 21:38:18    182s] (I)       Model blockages into capacity
[12/28 21:38:18    182s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:38:18    182s] (I)       Started Modeling ( Curr Mem: 1602.76 MB )
[12/28 21:38:18    182s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:38:18    182s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:38:18    183s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:38:18    183s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:38:18    183s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:18    183s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:38:18    183s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:18    183s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1602.76 MB )
[12/28 21:38:18    183s] (I)       -- layer congestion ratio --
[12/28 21:38:18    183s] (I)       Layer 1 : 0.100000
[12/28 21:38:18    183s] (I)       Layer 2 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 3 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 4 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 5 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 6 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 7 : 0.700000
[12/28 21:38:18    183s] (I)       Layer 8 : 0.700000
[12/28 21:38:18    183s] (I)       ----------------------------
[12/28 21:38:18    183s] (I)       Number of ignored nets = 0
[12/28 21:38:18    183s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:38:18    183s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:38:18    183s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:38:18    183s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:38:18    183s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:38:18    183s] (I)       Before initializing Early Global Route syMemory usage = 1602.8 MB
[12/28 21:38:18    183s] (I)       Ndr track 0 does not exist
[12/28 21:38:18    183s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:38:18    183s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:38:18    183s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:38:18    183s] (I)       Site width          :   920  (dbu)
[12/28 21:38:18    183s] (I)       Row height          :  7380  (dbu)
[12/28 21:38:18    183s] (I)       GCell width         :  7380  (dbu)
[12/28 21:38:18    183s] (I)       GCell height        :  7380  (dbu)
[12/28 21:38:18    183s] (I)       Grid                :   177   175     8
[12/28 21:38:18    183s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:38:18    183s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:38:18    183s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:38:18    183s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:38:18    183s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:38:18    183s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:38:18    183s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:38:18    183s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:38:18    183s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:38:18    183s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:38:18    183s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:38:18    183s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:38:18    183s] (I)       --------------------------------------------------------
[12/28 21:38:18    183s] 
[12/28 21:38:18    183s] [NR-eGR] ============ Routing rule table ============
[12/28 21:38:18    183s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:38:18    183s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:38:18    183s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:38:18    183s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:18    183s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:18    183s] [NR-eGR] ========================================
[12/28 21:38:18    183s] [NR-eGR] 
[12/28 21:38:18    183s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:38:18    183s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:38:18    183s] (I)       After initializing Early Global Route syMemory usage = 1604.0 MB
[12/28 21:38:18    183s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Reset routing kernel
[12/28 21:38:18    183s] (I)       Started Global Routing ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       ============= Initialization =============
[12/28 21:38:18    183s] (I)       totalPins=6122  totalGlobalPin=5711 (93.29%)
[12/28 21:38:18    183s] (I)       Started Net group 1 ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Started Build MST ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Generate topology with single threads
[12/28 21:38:18    183s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:38:18    183s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1a Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1a ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Started Pattern routing ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:38:18    183s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1b Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1b ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:38:18    183s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:38:18    183s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1c Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1c ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:38:18    183s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1d Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1d ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:38:18    183s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1e Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1e ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Started Route legalization ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Usage: 11387 = (5342 H, 6045 V) = (0.73% H, 0.84% V) = (1.971e+04um H, 2.231e+04um V)
[12/28 21:38:18    183s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.201803e+04um
[12/28 21:38:18    183s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Started Layer assignment ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Running layer assignment with 1 threads
[12/28 21:38:18    183s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] (I)       ============  Phase 1l Route ============
[12/28 21:38:18    183s] (I)       Started Phase 1l ( Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       
[12/28 21:38:18    183s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:38:18    183s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:38:18    183s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:38:18    183s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:38:18    183s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:18    183s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL2  (2)        11( 0.05%)         3( 0.01%)   ( 0.07%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:18    183s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:18    183s] [NR-eGR] Total               11( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:38:18    183s] [NR-eGR] 
[12/28 21:38:18    183s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1604.00 MB )
[12/28 21:38:18    183s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:38:18    183s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:38:18    183s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:38:18    183s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1604.0M
[12/28 21:38:18    183s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.063, MEM:1604.0M
[12/28 21:38:18    183s] OPERPROF: Starting HotSpotCal at level 1, MEM:1604.0M
[12/28 21:38:18    183s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:18    183s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:38:18    183s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:18    183s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:38:18    183s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:18    183s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:38:18    183s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:38:18    183s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1604.0M
[12/28 21:38:18    183s] 
[12/28 21:38:18    183s] === incrementalPlace Internal Loop 1 ===
[12/28 21:38:18    183s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/28 21:38:18    183s] OPERPROF: Starting IPInitSPData at level 1, MEM:1604.0M
[12/28 21:38:18    183s] #spOpts: N=130 minPadR=1.1 
[12/28 21:38:18    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:   Starting post-place ADS at level 2, MEM:1604.0M
[12/28 21:38:19    183s] ADSU 0.150 -> 0.150. GS 29.520
[12/28 21:38:19    183s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.009, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:   Starting spMPad at level 2, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:     Starting spContextMPad at level 3, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1604.0M
[12/28 21:38:19    183s] no activity file in design. spp won't run.
[12/28 21:38:19    183s] [spp] 0
[12/28 21:38:19    183s] [adp] 0:1:1:3
[12/28 21:38:19    183s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1604.0M
[12/28 21:38:19    183s] SP #FI/SF FL/PI 0/0 1536/0
[12/28 21:38:19    183s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.052, MEM:1604.0M
[12/28 21:38:19    183s] PP off. flexM 0
[12/28 21:38:19    183s] OPERPROF: Starting CDPad at level 1, MEM:1604.0M
[12/28 21:38:19    183s] 3DP is on.
[12/28 21:38:19    183s] 3DP OF M2 0.001, M4 0.000. Diff 0
[12/28 21:38:19    183s] design sh 0.027.
[12/28 21:38:19    183s] design sh 0.027.
[12/28 21:38:19    183s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/28 21:38:19    183s] design sh 0.027.
[12/28 21:38:19    183s] CDPadU 0.192 -> 0.168. R=0.150, N=1536, GS=3.690
[12/28 21:38:19    183s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.069, MEM:1604.0M
[12/28 21:38:19    183s] OPERPROF: Starting InitSKP at level 1, MEM:1604.0M
[12/28 21:38:19    183s] no activity file in design. spp won't run.
[12/28 21:38:19    183s] no activity file in design. spp won't run.
[12/28 21:38:19    183s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/28 21:38:19    183s] OPERPROF: Finished InitSKP at level 1, CPU:0.240, REAL:0.241, MEM:1606.0M
[12/28 21:38:19    183s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:38:19    183s] no activity file in design. spp won't run.
[12/28 21:38:19    183s] 
[12/28 21:38:19    183s] AB Est...
[12/28 21:38:19    183s] OPERPROF: Starting npPlace at level 1, MEM:1606.0M
[12/28 21:38:19    183s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.018, MEM:1611.7M
[12/28 21:38:19    183s] Iteration  4: Skipped, with CDP Off
[12/28 21:38:19    183s] 
[12/28 21:38:19    183s] AB Est...
[12/28 21:38:19    183s] OPERPROF: Starting npPlace at level 1, MEM:1611.7M
[12/28 21:38:19    183s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.014, MEM:1611.7M
[12/28 21:38:19    183s] Iteration  5: Skipped, with CDP Off
[12/28 21:38:19    183s] OPERPROF: Starting npPlace at level 1, MEM:1611.7M
[12/28 21:38:19    183s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/28 21:38:19    183s] No instances found in the vector
[12/28 21:38:19    183s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1611.7M, DRC: 0)
[12/28 21:38:19    183s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:38:19    184s] Iteration  6: Total net bbox = 2.320e+04 (1.31e+04 1.01e+04)
[12/28 21:38:19    184s]               Est.  stn bbox = 2.887e+04 (1.63e+04 1.25e+04)
[12/28 21:38:19    184s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1600.7M
[12/28 21:38:19    184s] OPERPROF: Finished npPlace at level 1, CPU:0.610, REAL:0.602, MEM:1600.7M
[12/28 21:38:20    184s] no activity file in design. spp won't run.
[12/28 21:38:20    184s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:38:20    184s] no activity file in design. spp won't run.
[12/28 21:38:20    184s] OPERPROF: Starting npPlace at level 1, MEM:1600.7M
[12/28 21:38:20    184s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/28 21:38:20    184s] No instances found in the vector
[12/28 21:38:20    184s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1600.7M, DRC: 0)
[12/28 21:38:20    184s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:38:21    185s] Iteration  7: Total net bbox = 3.043e+04 (1.56e+04 1.48e+04)
[12/28 21:38:21    185s]               Est.  stn bbox = 3.714e+04 (1.92e+04 1.80e+04)
[12/28 21:38:21    185s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1596.7M
[12/28 21:38:21    185s] OPERPROF: Finished npPlace at level 1, CPU:1.490, REAL:1.468, MEM:1596.7M
[12/28 21:38:21    185s] no activity file in design. spp won't run.
[12/28 21:38:21    185s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:38:21    185s] no activity file in design. spp won't run.
[12/28 21:38:21    185s] OPERPROF: Starting npPlace at level 1, MEM:1596.7M
[12/28 21:38:21    185s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/28 21:38:21    185s] No instances found in the vector
[12/28 21:38:21    185s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1596.7M, DRC: 0)
[12/28 21:38:21    185s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:38:22    186s] Iteration  8: Total net bbox = 3.188e+04 (1.60e+04 1.59e+04)
[12/28 21:38:22    186s]               Est.  stn bbox = 3.874e+04 (1.95e+04 1.92e+04)
[12/28 21:38:22    186s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1596.7M
[12/28 21:38:22    186s] OPERPROF: Finished npPlace at level 1, CPU:1.000, REAL:0.986, MEM:1596.7M
[12/28 21:38:22    186s] no activity file in design. spp won't run.
[12/28 21:38:22    186s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:38:22    186s] no activity file in design. spp won't run.
[12/28 21:38:22    186s] OPERPROF: Starting npPlace at level 1, MEM:1596.7M
[12/28 21:38:22    186s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/28 21:38:22    186s] No instances found in the vector
[12/28 21:38:22    186s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1596.7M, DRC: 0)
[12/28 21:38:22    186s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:38:23    187s] Iteration  9: Total net bbox = 3.494e+04 (1.73e+04 1.76e+04)
[12/28 21:38:23    187s]               Est.  stn bbox = 4.187e+04 (2.09e+04 2.10e+04)
[12/28 21:38:23    187s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1596.7M
[12/28 21:38:23    187s] OPERPROF: Finished npPlace at level 1, CPU:1.320, REAL:1.311, MEM:1596.7M
[12/28 21:38:23    187s] no activity file in design. spp won't run.
[12/28 21:38:23    187s] NP #FI/FS/SF FL/PI: 3/0/0 1536/0
[12/28 21:38:23    187s] no activity file in design. spp won't run.
[12/28 21:38:23    187s] OPERPROF: Starting npPlace at level 1, MEM:1596.7M
[12/28 21:38:23    187s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/28 21:38:23    187s] No instances found in the vector
[12/28 21:38:23    187s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1596.7M, DRC: 0)
[12/28 21:38:23    187s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:38:25    189s] Iteration 10: Total net bbox = 3.599e+04 (1.79e+04 1.81e+04)
[12/28 21:38:25    189s]               Est.  stn bbox = 4.281e+04 (2.15e+04 2.13e+04)
[12/28 21:38:25    189s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1596.7M
[12/28 21:38:25    189s] OPERPROF: Finished npPlace at level 1, CPU:1.550, REAL:1.540, MEM:1596.7M
[12/28 21:38:25    189s] Move report: Timing Driven Placement moves 1536 insts, mean move: 26.30 um, max move: 96.60 um
[12/28 21:38:25    189s] 	Max move on inst (U1282): (241.04, 261.17) --> (281.63, 317.18)
[12/28 21:38:25    189s] no activity file in design. spp won't run.
[12/28 21:38:25    189s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.007, MEM:1596.7M
[12/28 21:38:25    189s] 
[12/28 21:38:25    189s] Finished Incremental Placement (cpu=0:00:06.4, real=0:00:07.0, mem=1596.7M)
[12/28 21:38:25    189s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/28 21:38:25    189s] Type 'man IMPSP-9025' for more detail.
[12/28 21:38:25    189s] CongRepair sets shifter mode to gplace
[12/28 21:38:25    189s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1596.7M
[12/28 21:38:25    189s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:25    189s] All LLGs are deleted
[12/28 21:38:25    189s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1596.7M
[12/28 21:38:25    189s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1596.7M
[12/28 21:38:25    189s] Core basic site is TSM13SITE
[12/28 21:38:25    189s] Fast DP-INIT is on for default
[12/28 21:38:25    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:38:25    189s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.020, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:         Starting CMU at level 5, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.022, MEM:1597.5M
[12/28 21:38:25    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1597.5MB).
[12/28 21:38:25    189s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.027, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.027, MEM:1597.5M
[12/28 21:38:25    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.4
[12/28 21:38:25    189s] OPERPROF:   Starting RefinePlace at level 2, MEM:1597.5M
[12/28 21:38:25    189s] *** Starting refinePlace (0:03:10 mem=1597.5M) ***
[12/28 21:38:25    189s] Total net bbox length = 7.801e+04 (3.974e+04 3.827e+04) (ext = 4.071e+04)
[12/28 21:38:25    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:38:25    189s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1597.5M
[12/28 21:38:25    189s] Starting refinePlace ...
[12/28 21:38:25    189s] ** Cut row section cpu time 0:00:00.0.
[12/28 21:38:25    189s]    Spread Effort: high, pre-route mode, useDDP on.
[12/28 21:38:25    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1597.5MB) @(0:03:10 - 0:03:10).
[12/28 21:38:25    189s] Move report: preRPlace moves 1536 insts, mean move: 1.21 um, max move: 5.46 um
[12/28 21:38:25    189s] 	Max move on inst (ftr_row_reg_0_): (288.76, 311.26) --> (292.10, 309.14)
[12/28 21:38:25    189s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFQX1
[12/28 21:38:25    189s] wireLenOptFixPriorityInst 0 inst fixed
[12/28 21:38:25    189s] Placement tweakage begins.
[12/28 21:38:25    189s] wire length = 4.617e+04
[12/28 21:38:25    189s] wire length = 4.410e+04
[12/28 21:38:25    189s] Placement tweakage ends.
[12/28 21:38:25    189s] Move report: tweak moves 321 insts, mean move: 2.87 um, max move: 11.96 um
[12/28 21:38:25    189s] 	Max move on inst (U1710): (316.48, 301.76) --> (304.52, 301.76)
[12/28 21:38:25    189s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1597.5MB) @(0:03:10 - 0:03:10).
[12/28 21:38:25    189s] 
[12/28 21:38:25    189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:38:25    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:38:25    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1597.5MB) @(0:03:10 - 0:03:10).
[12/28 21:38:25    189s] Move report: Detail placement moves 1536 insts, mean move: 1.67 um, max move: 12.30 um
[12/28 21:38:25    189s] 	Max move on inst (U1710): (316.61, 301.55) --> (304.52, 301.76)
[12/28 21:38:25    189s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.5MB
[12/28 21:38:25    189s] Statistics of distance of Instance movement in refine placement:
[12/28 21:38:25    189s]   maximum (X+Y) =        12.30 um
[12/28 21:38:25    189s]   inst (U1710) with max move: (316.611, 301.55) -> (304.52, 301.76)
[12/28 21:38:25    189s]   mean    (X+Y) =         1.67 um
[12/28 21:38:25    189s] Summary Report:
[12/28 21:38:25    189s] Instances move: 1536 (out of 1536 movable)
[12/28 21:38:25    189s] Instances flipped: 0
[12/28 21:38:25    189s] Mean displacement: 1.67 um
[12/28 21:38:25    189s] Max displacement: 12.30 um (Instance: U1710) (316.611, 301.55) -> (304.52, 301.76)
[12/28 21:38:25    189s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
[12/28 21:38:25    189s] Total instances moved : 1536
[12/28 21:38:25    189s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.159, MEM:1597.5M
[12/28 21:38:25    189s] Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
[12/28 21:38:25    189s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.5MB
[12/28 21:38:25    189s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1597.5MB) @(0:03:10 - 0:03:10).
[12/28 21:38:25    189s] *** Finished refinePlace (0:03:10 mem=1597.5M) ***
[12/28 21:38:25    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.4
[12/28 21:38:25    189s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.160, REAL:0.167, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.198, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1597.5M
[12/28 21:38:25    189s] Starting Early Global Route congestion estimation: mem = 1597.5M
[12/28 21:38:25    189s] (I)       Started Loading and Dumping File ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Reading DB...
[12/28 21:38:25    189s] (I)       Read data from FE... (mem=1597.5M)
[12/28 21:38:25    189s] (I)       Read nodes and places... (mem=1597.5M)
[12/28 21:38:25    189s] (I)       Done Read nodes and places (cpu=0.000s, mem=1597.5M)
[12/28 21:38:25    189s] (I)       Read nets... (mem=1597.5M)
[12/28 21:38:25    189s] (I)       Done Read nets (cpu=0.000s, mem=1597.5M)
[12/28 21:38:25    189s] (I)       Done Read data from FE (cpu=0.000s, mem=1597.5M)
[12/28 21:38:25    189s] (I)       before initializing RouteDB syMemory usage = 1597.5 MB
[12/28 21:38:25    189s] (I)       == Non-default Options ==
[12/28 21:38:25    189s] (I)       Maximum routing layer                              : 8
[12/28 21:38:25    189s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:38:25    189s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:38:25    189s] (I)       Use row-based GCell size
[12/28 21:38:25    189s] (I)       GCell unit size  : 7380
[12/28 21:38:25    189s] (I)       GCell multiplier : 1
[12/28 21:38:25    189s] (I)       build grid graph
[12/28 21:38:25    189s] (I)       build grid graph start
[12/28 21:38:25    189s] [NR-eGR] Track table information for default rule: 
[12/28 21:38:25    189s] [NR-eGR] METAL1 has no routable track
[12/28 21:38:25    189s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:38:25    189s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:38:25    189s] (I)       build grid graph end
[12/28 21:38:25    189s] (I)       ===========================================================================
[12/28 21:38:25    189s] (I)       == Report All Rule Vias ==
[12/28 21:38:25    189s] (I)       ===========================================================================
[12/28 21:38:25    189s] (I)        Via Rule : (Default)
[12/28 21:38:25    189s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:38:25    189s] (I)       ---------------------------------------------------------------------------
[12/28 21:38:25    189s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:38:25    189s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:38:25    189s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:38:25    189s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:38:25    189s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:38:25    189s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:38:25    189s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:38:25    189s] (I)       ===========================================================================
[12/28 21:38:25    189s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Num PG vias on layer 2 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 3 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 4 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 5 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 6 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 7 : 0
[12/28 21:38:25    189s] (I)       Num PG vias on layer 8 : 0
[12/28 21:38:25    189s] [NR-eGR] Read 4480 PG shapes
[12/28 21:38:25    189s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:38:25    189s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:38:25    189s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:38:25    189s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:38:25    189s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:38:25    189s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:38:25    189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:38:25    189s] (I)       readDataFromPlaceDB
[12/28 21:38:25    189s] (I)       Read net information..
[12/28 21:38:25    189s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:38:25    189s] (I)       Read testcase time = 0.010 seconds
[12/28 21:38:25    189s] 
[12/28 21:38:25    189s] (I)       early_global_route_priority property id does not exist.
[12/28 21:38:25    189s] (I)       Start initializing grid graph
[12/28 21:38:25    189s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:38:25    189s] (I)       End initializing grid graph
[12/28 21:38:25    189s] (I)       Model blockages into capacity
[12/28 21:38:25    189s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:38:25    189s] (I)       Started Modeling ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:38:25    189s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:25    189s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       -- layer congestion ratio --
[12/28 21:38:25    189s] (I)       Layer 1 : 0.100000
[12/28 21:38:25    189s] (I)       Layer 2 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 3 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 4 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 5 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 6 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 7 : 0.700000
[12/28 21:38:25    189s] (I)       Layer 8 : 0.700000
[12/28 21:38:25    189s] (I)       ----------------------------
[12/28 21:38:25    189s] (I)       Number of ignored nets = 0
[12/28 21:38:25    189s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:38:25    189s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:38:25    189s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:38:25    189s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:38:25    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:38:25    189s] (I)       Before initializing Early Global Route syMemory usage = 1597.5 MB
[12/28 21:38:25    189s] (I)       Ndr track 0 does not exist
[12/28 21:38:25    189s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:38:25    189s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:38:25    189s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:38:25    189s] (I)       Site width          :   920  (dbu)
[12/28 21:38:25    189s] (I)       Row height          :  7380  (dbu)
[12/28 21:38:25    189s] (I)       GCell width         :  7380  (dbu)
[12/28 21:38:25    189s] (I)       GCell height        :  7380  (dbu)
[12/28 21:38:25    189s] (I)       Grid                :   177   175     8
[12/28 21:38:25    189s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:38:25    189s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:38:25    189s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:38:25    189s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:38:25    189s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:38:25    189s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:38:25    189s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:38:25    189s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:38:25    189s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:38:25    189s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:38:25    189s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:38:25    189s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:38:25    189s] (I)       --------------------------------------------------------
[12/28 21:38:25    189s] 
[12/28 21:38:25    189s] [NR-eGR] ============ Routing rule table ============
[12/28 21:38:25    189s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:38:25    189s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:38:25    189s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:38:25    189s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:25    189s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:25    189s] [NR-eGR] ========================================
[12/28 21:38:25    189s] [NR-eGR] 
[12/28 21:38:25    189s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:38:25    189s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:38:25    189s] (I)       After initializing Early Global Route syMemory usage = 1597.5 MB
[12/28 21:38:25    189s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Reset routing kernel
[12/28 21:38:25    189s] (I)       Started Global Routing ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       ============= Initialization =============
[12/28 21:38:25    189s] (I)       totalPins=6122  totalGlobalPin=5721 (93.45%)
[12/28 21:38:25    189s] (I)       Started Net group 1 ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Started Build MST ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Generate topology with single threads
[12/28 21:38:25    189s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:38:25    189s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1a Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1a ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Started Pattern routing ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Usage: 11428 = (5394 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:25    189s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1b Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1b ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Usage: 11428 = (5394 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:25    189s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216932e+04um
[12/28 21:38:25    189s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1c Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1c ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Usage: 11428 = (5394 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:25    189s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1d Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1d ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Usage: 11428 = (5394 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:25    189s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1e Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1e ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Started Route legalization ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Usage: 11428 = (5394 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:25    189s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216932e+04um
[12/28 21:38:25    189s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Started Layer assignment ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Running layer assignment with 1 threads
[12/28 21:38:25    189s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] (I)       ============  Phase 1l Route ============
[12/28 21:38:25    189s] (I)       Started Phase 1l ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       
[12/28 21:38:25    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:38:25    189s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:38:25    189s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:38:25    189s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:38:25    189s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:25    189s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:25    189s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:25    189s] [NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:38:25    189s] [NR-eGR] 
[12/28 21:38:25    189s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:38:25    189s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:38:25    189s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:38:25    189s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1597.5M
[12/28 21:38:25    189s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.062, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF: Starting HotSpotCal at level 1, MEM:1597.5M
[12/28 21:38:25    189s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:25    189s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:38:25    189s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:25    189s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:38:25    189s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:25    189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:38:25    189s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:38:25    189s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1597.5M
[12/28 21:38:25    189s] Starting Early Global Route wiring: mem = 1597.5M
[12/28 21:38:25    189s] (I)       ============= track Assignment ============
[12/28 21:38:25    189s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Started Track Assignment ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:38:25    189s] (I)       Running track assignment with 1 threads
[12/28 21:38:25    189s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] (I)       Run Multi-thread track assignment
[12/28 21:38:25    189s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Started Export DB wires ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Started Export all nets ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Started Set wire vias ( Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1597.47 MB )
[12/28 21:38:25    189s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:38:25    189s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6068
[12/28 21:38:25    189s] [NR-eGR] METAL2  (2V) length: 1.497603e+04um, number of vias: 8201
[12/28 21:38:25    189s] [NR-eGR] METAL3  (3H) length: 1.690065e+04um, number of vias: 806
[12/28 21:38:25    189s] [NR-eGR] METAL4  (4V) length: 7.566130e+03um, number of vias: 114
[12/28 21:38:25    189s] [NR-eGR] METAL5  (5H) length: 3.686600e+03um, number of vias: 29
[12/28 21:38:25    189s] [NR-eGR] METAL6  (6V) length: 1.175865e+03um, number of vias: 2
[12/28 21:38:25    189s] [NR-eGR] METAL7  (7H) length: 3.174000e+01um, number of vias: 0
[12/28 21:38:25    189s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:38:25    189s] [NR-eGR] Total length: 4.433701e+04um, number of vias: 15220
[12/28 21:38:25    189s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:38:25    189s] [NR-eGR] Total eGR-routed clock nets wire length: 1.866275e+03um 
[12/28 21:38:25    189s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:38:25    189s] Early Global Route wiring runtime: 0.05 seconds, mem = 1597.5M
[12/28 21:38:25    189s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.049, MEM:1597.5M
[12/28 21:38:25    189s] 0 delay mode for cte disabled.
[12/28 21:38:25    189s] SKP cleared!
[12/28 21:38:25    189s] 
[12/28 21:38:25    189s] *** Finished incrementalPlace (cpu=0:00:06.9, real=0:00:07.0)***
[12/28 21:38:25    189s] All LLGs are deleted
[12/28 21:38:25    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1597.5M
[12/28 21:38:25    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1597.5M
[12/28 21:38:25    189s] Start to check current routing status for nets...
[12/28 21:38:25    189s] All nets are already routed correctly.
[12/28 21:38:25    189s] End to check current routing status for nets (mem=1597.5M)
[12/28 21:38:25    189s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:38:25    189s] PreRoute RC Extraction called for design ipdc.
[12/28 21:38:25    189s] RC Extraction called in multi-corner(1) mode.
[12/28 21:38:25    189s] RCMode: PreRoute
[12/28 21:38:25    189s]       RC Corner Indexes            0   
[12/28 21:38:25    189s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:38:25    189s] Resistance Scaling Factor    : 1.00000 
[12/28 21:38:25    189s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:38:25    189s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:38:25    189s] Shrink Factor                : 1.00000
[12/28 21:38:25    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:38:25    189s] Using capacitance table file ...
[12/28 21:38:25    189s] LayerId::1 widthSet size::4
[12/28 21:38:25    189s] LayerId::2 widthSet size::4
[12/28 21:38:25    189s] LayerId::3 widthSet size::4
[12/28 21:38:25    189s] LayerId::4 widthSet size::4
[12/28 21:38:25    189s] LayerId::5 widthSet size::4
[12/28 21:38:25    189s] LayerId::6 widthSet size::4
[12/28 21:38:25    189s] LayerId::7 widthSet size::5
[12/28 21:38:25    189s] LayerId::8 widthSet size::3
[12/28 21:38:25    189s] Updating RC grid for preRoute extraction ...
[12/28 21:38:25    189s] Initializing multi-corner capacitance tables ... 
[12/28 21:38:25    189s] Initializing multi-corner resistance tables ...
[12/28 21:38:25    189s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:38:25    189s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.214071 ; uaWl: 1.000000 ; uaWlH: 0.281037 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:38:25    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1597.473M)
[12/28 21:38:25    189s] Compute RC Scale Done ...
[12/28 21:38:25    189s] **optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1123.3M, totSessionCpu=0:03:10 **
[12/28 21:38:25    189s] #################################################################################
[12/28 21:38:25    189s] # Design Stage: PreRoute
[12/28 21:38:25    189s] # Design Name: ipdc
[12/28 21:38:25    189s] # Design Mode: 130nm
[12/28 21:38:25    189s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:38:25    189s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:38:25    189s] # Signoff Settings: SI Off 
[12/28 21:38:25    189s] #################################################################################
[12/28 21:38:25    190s] Calculate delays in Single mode...
[12/28 21:38:25    190s] Topological Sorting (REAL = 0:00:00.0, MEM = 1615.7M, InitMEM = 1615.7M)
[12/28 21:38:25    190s] Start delay calculation (fullDC) (1 T). (MEM=1615.69)
[12/28 21:38:25    190s] End AAE Lib Interpolated Model. (MEM=1615.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:38:26    190s] Total number of fetched objects 1864
[12/28 21:38:26    190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:38:26    190s] End delay calculation. (MEM=1631.38 CPU=0:00:00.3 REAL=0:00:01.0)
[12/28 21:38:26    190s] End delay calculation (fullDC). (MEM=1631.38 CPU=0:00:00.4 REAL=0:00:01.0)
[12/28 21:38:26    190s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1631.4M) ***
[12/28 21:38:26    190s] Deleting Lib Analyzer.
[12/28 21:38:26    190s] Begin: GigaOpt DRV Optimization
[12/28 21:38:26    190s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[12/28 21:38:26    190s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:26    190s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:26    190s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:10.5/0:16:38.9 (0.2), mem = 1631.4M
[12/28 21:38:26    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.13
[12/28 21:38:26    190s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:26    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:11 mem=1631.4M
[12/28 21:38:26    190s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:38:26    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.4M
[12/28 21:38:26    190s] #spOpts: N=130 minPadR=1.1 
[12/28 21:38:26    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1631.4M
[12/28 21:38:26    190s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1631.4M
[12/28 21:38:26    190s] Core basic site is TSM13SITE
[12/28 21:38:26    190s] Fast DP-INIT is on for default
[12/28 21:38:26    190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:38:26    190s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1663.4M
[12/28 21:38:26    190s] OPERPROF:     Starting CMU at level 3, MEM:1663.4M
[12/28 21:38:26    190s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1663.4M
[12/28 21:38:26    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1663.4M
[12/28 21:38:26    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1663.4MB).
[12/28 21:38:26    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:1663.4M
[12/28 21:38:26    190s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:26    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:11 mem=1663.4M
[12/28 21:38:26    190s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:38:26    190s] 
[12/28 21:38:26    190s] Creating Lib Analyzer ...
[12/28 21:38:26    190s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:38:26    190s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:38:26    190s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:38:26    190s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:38:26    190s] 
[12/28 21:38:26    190s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:38:27    191s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:12 mem=1663.4M
[12/28 21:38:27    191s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:12 mem=1663.4M
[12/28 21:38:27    191s] Creating Lib Analyzer, finished. 
[12/28 21:38:27    191s] 
[12/28 21:38:27    191s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:38:27    191s] ### Creating LA Mngr. totSessionCpu=0:03:12 mem=1663.4M
[12/28 21:38:27    191s] ### Creating LA Mngr, finished. totSessionCpu=0:03:12 mem=1663.4M
[12/28 21:38:30    194s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1682.5M
[12/28 21:38:30    194s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1682.5M
[12/28 21:38:30    194s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:30    194s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:38:30    194s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:30    194s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:38:30    194s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:30    194s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:30    194s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.35|     0.00|       0|       0|       0|  14.45|          |         |
[12/28 21:38:30    194s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:30    194s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.35|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1682.5M|
[12/28 21:38:30    194s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] ###############################################################################
[12/28 21:38:30    194s] #
[12/28 21:38:30    194s] #  Large fanout net report:  
[12/28 21:38:30    194s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/28 21:38:30    194s] #     - current density: 14.45
[12/28 21:38:30    194s] #
[12/28 21:38:30    194s] #  List of high fanout nets:
[12/28 21:38:30    194s] #        Net(1):  i_rst_n: (fanouts = 198)
[12/28 21:38:30    194s] #
[12/28 21:38:30    194s] ###############################################################################
[12/28 21:38:30    194s] Bottom Preferred Layer:
[12/28 21:38:30    194s]     None
[12/28 21:38:30    194s] Via Pillar Rule:
[12/28 21:38:30    194s]     None
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] =======================================================================
[12/28 21:38:30    194s]                 Reasons for remaining drv violations
[12/28 21:38:30    194s] =======================================================================
[12/28 21:38:30    194s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] MultiBuffering failure reasons
[12/28 21:38:30    194s] ------------------------------------------------
[12/28 21:38:30    194s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1682.5M) ***
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:30    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.13
[12/28 21:38:30    194s] *** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:03:14.8/0:16:43.1 (0.2), mem = 1663.4M
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] =============================================================================================
[12/28 21:38:30    194s]  Step TAT Report for DrvOpt #6
[12/28 21:38:30    194s] =============================================================================================
[12/28 21:38:30    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:30    194s] ---------------------------------------------------------------------------------------------
[12/28 21:38:30    194s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:30    194s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  29.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:38:30    194s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/28 21:38:30    194s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:38:30    194s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.9
[12/28 21:38:30    194s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/28 21:38:30    194s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:30    194s] [ MISC                   ]          0:00:02.9  (  68.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:38:30    194s] ---------------------------------------------------------------------------------------------
[12/28 21:38:30    194s]  DrvOpt #6 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[12/28 21:38:30    194s] ---------------------------------------------------------------------------------------------
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] End: GigaOpt DRV Optimization
[12/28 21:38:30    194s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/28 21:38:30    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.4M
[12/28 21:38:30    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1618.4M
[12/28 21:38:30    194s] 
------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1618.4M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.350  |  0.350  |  1.818  |  0.730  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1155.1M, totSessionCpu=0:03:15 **
[12/28 21:38:30    194s] *** Timing Is met
[12/28 21:38:30    194s] *** Check timing (0:00:00.0)
[12/28 21:38:30    194s] *** Timing Is met
[12/28 21:38:30    194s] *** Check timing (0:00:00.0)
[12/28 21:38:30    194s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/28 21:38:30    194s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:30    194s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:30    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1618.4M
[12/28 21:38:30    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1618.4M
[12/28 21:38:30    194s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:30    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=1637.5M
[12/28 21:38:30    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.5M
[12/28 21:38:30    194s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:30    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.5M
[12/28 21:38:30    194s] OPERPROF:     Starting CMU at level 3, MEM:1637.5M
[12/28 21:38:30    194s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1637.5M
[12/28 21:38:30    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1637.5M
[12/28 21:38:30    194s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1637.5MB).
[12/28 21:38:30    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1637.5M
[12/28 21:38:30    194s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:30    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=1637.5M
[12/28 21:38:30    194s] Begin: Area Reclaim Optimization
[12/28 21:38:30    194s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:14.9/0:16:43.3 (0.2), mem = 1637.5M
[12/28 21:38:30    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.14
[12/28 21:38:30    194s] 
[12/28 21:38:30    194s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:38:30    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1637.5M
[12/28 21:38:30    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1637.5M
[12/28 21:38:31    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1637.5M
[12/28 21:38:31    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1637.5M
[12/28 21:38:31    195s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.45
[12/28 21:38:31    195s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:31    195s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:38:31    195s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:31    195s] |    14.45%|        -|   0.000|   0.000|   0:00:00.0| 1637.5M|
[12/28 21:38:31    195s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:38:31    195s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1637.5M|
[12/28 21:38:31    196s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1656.6M|
[12/28 21:38:32    196s] |    14.45%|        3|   0.000|   0.000|   0:00:01.0| 1680.2M|
[12/28 21:38:32    196s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1680.2M|
[12/28 21:38:32    196s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:38:32    196s] |    14.45%|        0|   0.000|   0.000|   0:00:00.0| 1680.2M|
[12/28 21:38:32    196s] +----------+---------+--------+--------+------------+--------+
[12/28 21:38:32    196s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.45
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[12/28 21:38:32    196s] --------------------------------------------------------------
[12/28 21:38:32    196s] |                                   | Total     | Sequential |
[12/28 21:38:32    196s] --------------------------------------------------------------
[12/28 21:38:32    196s] | Num insts resized                 |       3  |       0    |
[12/28 21:38:32    196s] | Num insts undone                  |       0  |       0    |
[12/28 21:38:32    196s] | Num insts Downsized               |       3  |       0    |
[12/28 21:38:32    196s] | Num insts Samesized               |       0  |       0    |
[12/28 21:38:32    196s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:38:32    196s] | Num multiple commits+uncommits    |       0  |       -    |
[12/28 21:38:32    196s] --------------------------------------------------------------
[12/28 21:38:32    196s] Bottom Preferred Layer:
[12/28 21:38:32    196s]     None
[12/28 21:38:32    196s] Via Pillar Rule:
[12/28 21:38:32    196s]     None
[12/28 21:38:32    196s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[12/28 21:38:32    196s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:       Starting CMU at level 4, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1680.2M
[12/28 21:38:32    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.5
[12/28 21:38:32    196s] OPERPROF: Starting RefinePlace at level 1, MEM:1680.2M
[12/28 21:38:32    196s] *** Starting refinePlace (0:03:16 mem=1680.2M) ***
[12/28 21:38:32    196s] Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
[12/28 21:38:32    196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:38:32    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1680.2M
[12/28 21:38:32    196s] Starting refinePlace ...
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:38:32    196s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:38:32    196s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1680.2MB) @(0:03:16 - 0:03:16).
[12/28 21:38:32    196s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:38:32    196s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1680.2MB
[12/28 21:38:32    196s] Statistics of distance of Instance movement in refine placement:
[12/28 21:38:32    196s]   maximum (X+Y) =         0.00 um
[12/28 21:38:32    196s]   mean    (X+Y) =         0.00 um
[12/28 21:38:32    196s] Summary Report:
[12/28 21:38:32    196s] Instances move: 0 (out of 1536 movable)
[12/28 21:38:32    196s] Instances flipped: 0
[12/28 21:38:32    196s] Mean displacement: 0.00 um
[12/28 21:38:32    196s] Max displacement: 0.00 um 
[12/28 21:38:32    196s] Total instances moved : 0
[12/28 21:38:32    196s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:1680.2M
[12/28 21:38:32    196s] Total net bbox length = 7.645e+04 (3.792e+04 3.853e+04) (ext = 4.068e+04)
[12/28 21:38:32    196s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1680.2MB
[12/28 21:38:32    196s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1680.2MB) @(0:03:16 - 0:03:16).
[12/28 21:38:32    196s] *** Finished refinePlace (0:03:16 mem=1680.2M) ***
[12/28 21:38:32    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.5
[12/28 21:38:32    196s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.030, MEM:1680.2M
[12/28 21:38:32    196s] *** maximum move = 0.00 um ***
[12/28 21:38:32    196s] *** Finished re-routing un-routed nets (1680.2M) ***
[12/28 21:38:32    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Starting CMU at level 3, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1680.2M
[12/28 21:38:32    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1680.2M
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1680.2M) ***
[12/28 21:38:32    196s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.14
[12/28 21:38:32    196s] *** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:16.3/0:16:44.7 (0.2), mem = 1680.2M
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] =============================================================================================
[12/28 21:38:32    196s]  Step TAT Report for AreaOpt #4
[12/28 21:38:32    196s] =============================================================================================
[12/28 21:38:32    196s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:32    196s] ---------------------------------------------------------------------------------------------
[12/28 21:38:32    196s] [ RefinePlace            ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/28 21:38:32    196s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:38:32    196s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:32    196s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:32    196s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:32    196s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:38:32    196s] [ OptGetWeight           ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:32    196s] [ OptEval                ]     54   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:38:32    196s] [ OptCommit              ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:32    196s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[12/28 21:38:32    196s] [ PostCommitDelayCalc    ]     55   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:38:32    196s] [ MISC                   ]          0:00:01.0  (  72.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/28 21:38:32    196s] ---------------------------------------------------------------------------------------------
[12/28 21:38:32    196s]  AreaOpt #4 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/28 21:38:32    196s] ---------------------------------------------------------------------------------------------
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:32    196s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1619.07M, totSessionCpu=0:03:16).
[12/28 21:38:32    196s] **INFO: Flow update: Design timing is met.
[12/28 21:38:32    196s] Begin: GigaOpt postEco DRV Optimization
[12/28 21:38:32    196s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS -max_fanout
[12/28 21:38:32    196s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:38:32    196s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:38:32    196s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:16.4/0:16:44.7 (0.2), mem = 1619.1M
[12/28 21:38:32    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.15
[12/28 21:38:32    196s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:38:32    196s] ### Creating PhyDesignMc. totSessionCpu=0:03:16 mem=1619.1M
[12/28 21:38:32    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:1619.1M
[12/28 21:38:32    196s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:38:32    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1619.1M
[12/28 21:38:32    196s] OPERPROF:     Starting CMU at level 3, MEM:1619.1M
[12/28 21:38:32    196s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1619.1M
[12/28 21:38:32    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1619.1M
[12/28 21:38:32    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1619.1MB).
[12/28 21:38:32    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1619.1M
[12/28 21:38:32    196s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:38:32    196s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:16 mem=1619.1M
[12/28 21:38:32    196s] 
[12/28 21:38:32    196s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:38:32    196s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1619.1M
[12/28 21:38:32    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1619.1M
[12/28 21:38:35    199s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1638.2M
[12/28 21:38:35    199s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1638.2M
[12/28 21:38:35    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:35    199s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:38:35    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:35    199s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:38:35    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:35    199s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:35    199s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.14|     0.00|       0|       0|       0|  14.45|          |         |
[12/28 21:38:35    199s] Info: violation cost 9.900000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:38:35    199s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.14|     0.00|       0|       0|       0|  14.45| 0:00:00.0|  1657.2M|
[12/28 21:38:35    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] ###############################################################################
[12/28 21:38:35    199s] #
[12/28 21:38:35    199s] #  Large fanout net report:  
[12/28 21:38:35    199s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/28 21:38:35    199s] #     - current density: 14.45
[12/28 21:38:35    199s] #
[12/28 21:38:35    199s] #  List of high fanout nets:
[12/28 21:38:35    199s] #        Net(1):  i_rst_n: (fanouts = 198)
[12/28 21:38:35    199s] #
[12/28 21:38:35    199s] ###############################################################################
[12/28 21:38:35    199s] Bottom Preferred Layer:
[12/28 21:38:35    199s]     None
[12/28 21:38:35    199s] Via Pillar Rule:
[12/28 21:38:35    199s]     None
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] =======================================================================
[12/28 21:38:35    199s]                 Reasons for remaining drv violations
[12/28 21:38:35    199s] =======================================================================
[12/28 21:38:35    199s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] MultiBuffering failure reasons
[12/28 21:38:35    199s] ------------------------------------------------
[12/28 21:38:35    199s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1657.2M) ***
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:38:35    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.15
[12/28 21:38:35    199s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:03:19.3/0:16:47.7 (0.2), mem = 1638.2M
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] =============================================================================================
[12/28 21:38:35    199s]  Step TAT Report for DrvOpt #7
[12/28 21:38:35    199s] =============================================================================================
[12/28 21:38:35    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:35    199s] ---------------------------------------------------------------------------------------------
[12/28 21:38:35    199s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:35    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:38:35    199s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:35    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:38:35    199s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:38:35    199s] [ MISC                   ]          0:00:02.9  (  97.8 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:38:35    199s] ---------------------------------------------------------------------------------------------
[12/28 21:38:35    199s]  DrvOpt #7 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[12/28 21:38:35    199s] ---------------------------------------------------------------------------------------------
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] End: GigaOpt postEco DRV Optimization
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] Active setup views:
[12/28 21:38:35    199s]  av_func_mode_max
[12/28 21:38:35    199s]   Dominating endpoints: 0
[12/28 21:38:35    199s]   Dominating TNS: -0.000
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:38:35    199s] PreRoute RC Extraction called for design ipdc.
[12/28 21:38:35    199s] RC Extraction called in multi-corner(1) mode.
[12/28 21:38:35    199s] RCMode: PreRoute
[12/28 21:38:35    199s]       RC Corner Indexes            0   
[12/28 21:38:35    199s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:38:35    199s] Resistance Scaling Factor    : 1.00000 
[12/28 21:38:35    199s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:38:35    199s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:38:35    199s] Shrink Factor                : 1.00000
[12/28 21:38:35    199s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:38:35    199s] Using capacitance table file ...
[12/28 21:38:35    199s] RC Grid backup saved.
[12/28 21:38:35    199s] LayerId::1 widthSet size::4
[12/28 21:38:35    199s] LayerId::2 widthSet size::4
[12/28 21:38:35    199s] LayerId::3 widthSet size::4
[12/28 21:38:35    199s] LayerId::4 widthSet size::4
[12/28 21:38:35    199s] LayerId::5 widthSet size::4
[12/28 21:38:35    199s] LayerId::6 widthSet size::4
[12/28 21:38:35    199s] LayerId::7 widthSet size::5
[12/28 21:38:35    199s] LayerId::8 widthSet size::3
[12/28 21:38:35    199s] Skipped RC grid update for preRoute extraction.
[12/28 21:38:35    199s] Initializing multi-corner capacitance tables ... 
[12/28 21:38:35    199s] Initializing multi-corner resistance tables ...
[12/28 21:38:35    199s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:38:35    199s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.214071 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:38:35    199s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1600.949M)
[12/28 21:38:35    199s] Skewing Data Summary (End_of_FINAL)
[12/28 21:38:35    199s] --------------------------------------------------
[12/28 21:38:35    199s]  Total skewed count:0
[12/28 21:38:35    199s] --------------------------------------------------
[12/28 21:38:35    199s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] (I)       Started Loading and Dumping File ( Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] (I)       Reading DB...
[12/28 21:38:35    199s] (I)       Read data from FE... (mem=1605.0M)
[12/28 21:38:35    199s] (I)       Read nodes and places... (mem=1605.0M)
[12/28 21:38:35    199s] (I)       Done Read nodes and places (cpu=0.000s, mem=1605.0M)
[12/28 21:38:35    199s] (I)       Read nets... (mem=1605.0M)
[12/28 21:38:35    199s] (I)       Done Read nets (cpu=0.000s, mem=1605.0M)
[12/28 21:38:35    199s] (I)       Done Read data from FE (cpu=0.000s, mem=1605.0M)
[12/28 21:38:35    199s] (I)       before initializing RouteDB syMemory usage = 1605.0 MB
[12/28 21:38:35    199s] (I)       == Non-default Options ==
[12/28 21:38:35    199s] (I)       Build term to term wires                           : false
[12/28 21:38:35    199s] (I)       Maximum routing layer                              : 8
[12/28 21:38:35    199s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:38:35    199s] (I)       Use row-based GCell size
[12/28 21:38:35    199s] (I)       GCell unit size  : 7380
[12/28 21:38:35    199s] (I)       GCell multiplier : 1
[12/28 21:38:35    199s] (I)       build grid graph
[12/28 21:38:35    199s] (I)       build grid graph start
[12/28 21:38:35    199s] [NR-eGR] Track table information for default rule: 
[12/28 21:38:35    199s] [NR-eGR] METAL1 has no routable track
[12/28 21:38:35    199s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:38:35    199s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:38:35    199s] (I)       build grid graph end
[12/28 21:38:35    199s] (I)       ===========================================================================
[12/28 21:38:35    199s] (I)       == Report All Rule Vias ==
[12/28 21:38:35    199s] (I)       ===========================================================================
[12/28 21:38:35    199s] (I)        Via Rule : (Default)
[12/28 21:38:35    199s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:38:35    199s] (I)       ---------------------------------------------------------------------------
[12/28 21:38:35    199s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:38:35    199s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:38:35    199s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:38:35    199s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:38:35    199s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:38:35    199s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:38:35    199s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:38:35    199s] (I)       ===========================================================================
[12/28 21:38:35    199s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] (I)       Num PG vias on layer 2 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 3 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 4 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 5 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 6 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 7 : 0
[12/28 21:38:35    199s] (I)       Num PG vias on layer 8 : 0
[12/28 21:38:35    199s] [NR-eGR] Read 4480 PG shapes
[12/28 21:38:35    199s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:38:35    199s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:38:35    199s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:38:35    199s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:38:35    199s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:38:35    199s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:38:35    199s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:38:35    199s] (I)       readDataFromPlaceDB
[12/28 21:38:35    199s] (I)       Read net information..
[12/28 21:38:35    199s] [NR-eGR] Read numTotalNets=1747  numIgnoredNets=0
[12/28 21:38:35    199s] (I)       Read testcase time = 0.000 seconds
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] (I)       early_global_route_priority property id does not exist.
[12/28 21:38:35    199s] (I)       Start initializing grid graph
[12/28 21:38:35    199s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:38:35    199s] (I)       End initializing grid graph
[12/28 21:38:35    199s] (I)       Model blockages into capacity
[12/28 21:38:35    199s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:38:35    199s] (I)       Started Modeling ( Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:38:35    199s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:38:35    199s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1604.96 MB )
[12/28 21:38:35    199s] (I)       -- layer congestion ratio --
[12/28 21:38:35    199s] (I)       Layer 1 : 0.100000
[12/28 21:38:35    199s] (I)       Layer 2 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 3 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 4 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 5 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 6 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 7 : 0.700000
[12/28 21:38:35    199s] (I)       Layer 8 : 0.700000
[12/28 21:38:35    199s] (I)       ----------------------------
[12/28 21:38:35    199s] (I)       Number of ignored nets = 0
[12/28 21:38:35    199s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:38:35    199s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:38:35    199s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:38:35    199s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:38:35    199s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:38:35    199s] (I)       Before initializing Early Global Route syMemory usage = 1605.0 MB
[12/28 21:38:35    199s] (I)       Ndr track 0 does not exist
[12/28 21:38:35    199s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:38:35    199s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:38:35    199s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:38:35    199s] (I)       Site width          :   920  (dbu)
[12/28 21:38:35    199s] (I)       Row height          :  7380  (dbu)
[12/28 21:38:35    199s] (I)       GCell width         :  7380  (dbu)
[12/28 21:38:35    199s] (I)       GCell height        :  7380  (dbu)
[12/28 21:38:35    199s] (I)       Grid                :   177   175     8
[12/28 21:38:35    199s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:38:35    199s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:38:35    199s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:38:35    199s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:38:35    199s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:38:35    199s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:38:35    199s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:38:35    199s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:38:35    199s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:38:35    199s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:38:35    199s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:38:35    199s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:38:35    199s] (I)       --------------------------------------------------------
[12/28 21:38:35    199s] 
[12/28 21:38:35    199s] [NR-eGR] ============ Routing rule table ============
[12/28 21:38:35    199s] [NR-eGR] Rule id: 0  Nets: 1747 
[12/28 21:38:35    199s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:38:35    199s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:38:35    199s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:35    199s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:38:35    199s] [NR-eGR] ========================================
[12/28 21:38:35    199s] [NR-eGR] 
[12/28 21:38:35    199s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:38:35    199s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:38:35    199s] (I)       After initializing Early Global Route syMemory usage = 1606.2 MB
[12/28 21:38:35    199s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Reset routing kernel
[12/28 21:38:35    199s] (I)       Started Global Routing ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       ============= Initialization =============
[12/28 21:38:35    199s] (I)       totalPins=6122  totalGlobalPin=5721 (93.45%)
[12/28 21:38:35    199s] (I)       Started Net group 1 ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Started Build MST ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Generate topology with single threads
[12/28 21:38:35    199s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:38:35    199s] [NR-eGR] Layer group 1: route 1747 net(s) in layer range [2, 8]
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1a Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1a ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Started Pattern routing ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Usage: 11427 = (5393 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:35    199s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1b Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1b ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Usage: 11427 = (5393 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:35    199s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216563e+04um
[12/28 21:38:35    199s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1c Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1c ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Usage: 11427 = (5393 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:35    199s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1d Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1d ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Usage: 11427 = (5393 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:35    199s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1e Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1e ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Started Route legalization ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Usage: 11427 = (5393 H, 6034 V) = (0.74% H, 0.84% V) = (1.990e+04um H, 2.227e+04um V)
[12/28 21:38:35    199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.216563e+04um
[12/28 21:38:35    199s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Started Layer assignment ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Running layer assignment with 1 threads
[12/28 21:38:35    199s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] (I)       ============  Phase 1l Route ============
[12/28 21:38:35    199s] (I)       Started Phase 1l ( Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       
[12/28 21:38:35    199s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:38:35    199s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:38:35    199s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:38:35    199s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:38:35    199s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:35    199s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL2  (2)        12( 0.06%)         3( 0.01%)   ( 0.07%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:38:35    199s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:38:35    199s] [NR-eGR] Total               12( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:38:35    199s] [NR-eGR] 
[12/28 21:38:35    199s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:38:35    199s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:38:35    199s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:38:35    199s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1606.21 MB )
[12/28 21:38:35    199s] OPERPROF: Starting HotSpotCal at level 1, MEM:1606.2M
[12/28 21:38:35    199s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:35    199s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:38:35    199s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:35    199s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:38:35    199s] [hotspot] +------------+---------------+---------------+
[12/28 21:38:35    199s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:38:35    199s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:38:35    199s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1606.2M
[12/28 21:38:35    199s] Starting delay calculation for Setup views
[12/28 21:38:35    199s] #################################################################################
[12/28 21:38:35    199s] # Design Stage: PreRoute
[12/28 21:38:35    199s] # Design Name: ipdc
[12/28 21:38:35    199s] # Design Mode: 130nm
[12/28 21:38:35    199s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:38:35    199s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:38:35    199s] # Signoff Settings: SI Off 
[12/28 21:38:35    199s] #################################################################################
[12/28 21:38:35    199s] Calculate delays in Single mode...
[12/28 21:38:35    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 1620.4M, InitMEM = 1620.4M)
[12/28 21:38:35    199s] Start delay calculation (fullDC) (1 T). (MEM=1620.41)
[12/28 21:38:35    199s] End AAE Lib Interpolated Model. (MEM=1620.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:38:35    200s] Total number of fetched objects 1864
[12/28 21:38:35    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:38:35    200s] End delay calculation. (MEM=1636.1 CPU=0:00:00.3 REAL=0:00:00.0)
[12/28 21:38:35    200s] End delay calculation (fullDC). (MEM=1636.1 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 21:38:35    200s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1636.1M) ***
[12/28 21:38:35    200s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:20 mem=1636.1M)
[12/28 21:38:35    200s] Reported timing to dir ./timingReports
[12/28 21:38:35    200s] **optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1154.1M, totSessionCpu=0:03:20 **
[12/28 21:38:35    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1590.1M
[12/28 21:38:35    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1590.1M
[12/28 21:38:37    200s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.143  |  0.143  |  1.818  |  0.730  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 1154.9M, totSessionCpu=0:03:20 **
[12/28 21:38:37    200s] *** Finished optDesign ***
[12/28 21:38:37    200s] 
[12/28 21:38:37    200s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:47.4 real=0:00:48.7)
[12/28 21:38:37    200s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/28 21:38:37    200s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.3 real=0:00:11.2)
[12/28 21:38:37    200s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.9 real=0:00:03.9)
[12/28 21:38:37    200s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.0 real=0:00:06.9)
[12/28 21:38:37    200s] Info: pop threads available for lower-level modules during optimization.
[12/28 21:38:37    200s] Deleting Lib Analyzer.
[12/28 21:38:37    200s] clean pInstBBox. size 0
[12/28 21:38:37    200s] All LLGs are deleted
[12/28 21:38:37    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1604.4M
[12/28 21:38:37    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1604.4M
[12/28 21:38:37    200s] Deleting Cell Server ...
[12/28 21:38:37    200s] #optDebug: fT-D <X 1 0 0 0>
[12/28 21:38:37    200s] VSMManager cleared!
[12/28 21:38:37    200s] **place_opt_design ... cpu = 0:00:45, real = 0:00:46, mem = 1535.4M **
[12/28 21:38:37    200s] *** Finished GigaPlace ***
[12/28 21:38:37    200s] 
[12/28 21:38:37    200s] *** Summary of all messages that are not suppressed in this session:
[12/28 21:38:37    200s] Severity  ID               Count  Summary                                  
[12/28 21:38:37    200s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/28 21:38:37    200s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/28 21:38:37    200s] WARNING   IMPOPT-665          58  %s : Net has unplaced terms or is connec...
[12/28 21:38:37    200s] *** Message Summary: 60 warning(s), 0 error(s)
[12/28 21:38:37    200s] 
[12/28 21:38:37    200s] 
[12/28 21:38:37    200s] =============================================================================================
[12/28 21:38:37    200s]  Final TAT Report for place_opt_design
[12/28 21:38:37    200s] =============================================================================================
[12/28 21:38:37    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:38:37    200s] ---------------------------------------------------------------------------------------------
[12/28 21:38:37    200s] [ GlobalOpt              ]      1   0:00:11.2  (  24.2 % )     0:00:11.2 /  0:00:11.2    1.0
[12/28 21:38:37    200s] [ DrvOpt                 ]      4   0:00:14.3  (  30.9 % )     0:00:14.3 /  0:00:14.3    1.0
[12/28 21:38:37    200s] [ SimplifyNetlist        ]      1   0:00:02.6  (   5.6 % )     0:00:02.6 /  0:00:02.6    1.0
[12/28 21:38:37    200s] [ AreaOpt                ]      2   0:00:03.7  (   8.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/28 21:38:37    200s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:38:37    200s] [ IncrReplace            ]      1   0:00:06.9  (  15.0 % )     0:00:06.9 /  0:00:07.0    1.0
[12/28 21:38:37    200s] [ RefinePlace            ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/28 21:38:37    200s] [ TimingUpdate           ]      5   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/28 21:38:37    200s] [ FullDelayCalc          ]      2   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:01.0    1.0
[12/28 21:38:37    200s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.2 % )     0:00:02.2 /  0:00:01.0    0.4
[12/28 21:38:37    200s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/28 21:38:37    200s] [ DrvReport              ]      3   0:00:01.4  (   3.0 % )     0:00:01.4 /  0:00:00.2    0.1
[12/28 21:38:37    200s] [ GenerateReports        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.9
[12/28 21:38:37    200s] [ MISC                   ]          0:00:04.6  (  10.0 % )     0:00:04.6 /  0:00:04.7    1.0
[12/28 21:38:37    200s] ---------------------------------------------------------------------------------------------
[12/28 21:38:37    200s]  place_opt_design TOTAL             0:00:46.4  ( 100.0 % )     0:00:46.4 /  0:00:45.2    1.0
[12/28 21:38:37    200s] ---------------------------------------------------------------------------------------------
[12/28 21:38:37    200s] 
[12/28 21:38:54    201s] <CMD> zoomBox -205.89150 -24.08650 527.03350 347.88500
[12/28 21:38:55    201s] <CMD> zoomBox -154.22450 -21.02900 375.31400 247.72050
[12/28 21:38:56    201s] <CMD> zoomBox -70.79350 -12.52700 164.16600 106.71900
[12/28 21:38:57    201s] <CMD> zoomBox -26.88300 -5.83950 61.73300 39.13450
[12/28 21:38:58    201s] <CMD> zoomBox -12.18100 -3.40900 27.13900 16.54650
[12/28 21:38:59    201s] <CMD> zoomBox -4.77400 -1.31800 10.05600 6.20850
[12/28 21:39:00    201s] <CMD> zoomBox -2.27750 -0.60900 4.30350 2.73100
[12/28 21:39:01    201s] <CMD> zoomBox -1.16550 -0.29650 1.75550 1.18600
[12/28 21:39:02    201s] <CMD> zoomBox -0.73850 -0.18000 0.78650 0.59400
[12/28 21:39:02    201s] <CMD> zoomBox -0.45000 -0.10200 0.12750 0.19100
[12/28 21:39:04    201s] <CMD> zoomBox -1.03750 -0.26150 1.45700 1.00450
[12/28 21:39:06    202s] <CMD> zoomBox -85.99600 -23.84350 192.00700 117.24750
[12/28 21:39:10    202s] <CMD> fit
[12/28 21:40:50    210s] <CMD> saveIoFile -byOrder ipdc.io
[12/28 21:40:50    210s] Dumping FTerm of cell ipdc to file
[12/28 21:41:01    211s] <CMD> loadIoFile ipdc.io
[12/28 21:41:01    211s] Reading IO assignment file "ipdc.io" ...
[12/28 21:41:05    211s] <CMD> zoomBox -758.65650 -67.95350 1931.06850 1297.12650
[12/28 21:41:06    211s] <CMD> zoomBox -426.62950 -42.36550 1225.19850 795.96450
[12/28 21:41:07    211s] <CMD> fit
[12/28 21:41:11    211s] <CMD> zoomBox -231.84950 -25.31450 630.41500 412.29900
[12/28 21:41:12    211s] <CMD> zoomBox -122.80100 -19.36650 327.30750 209.07100
[12/28 21:41:13    211s] <CMD> zoomBox -46.94050 -5.20650 122.81950 80.94950
[12/28 21:41:14    211s] <CMD> zoomBox -631.71750 -66.96000 1654.58350 1093.37550
[12/28 21:41:17    212s] <CMD> fit
[12/28 21:41:54    214s] <CMD> saveIoFile -byOrder -temp ipdc.ioc
[12/28 21:41:54    214s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[12/28 21:41:54    214s] Dumping FTerm of cell ipdc to file
[12/28 21:42:03    215s] <CMD> loadIoFile ipdc.ioc
[12/28 21:42:03    215s] Reading IO assignment file "ipdc.ioc" ...
[12/28 21:42:10    216s] <CMD> zoomBox -229.56900 -25.22300 632.69550 412.39050
[12/28 21:42:11    216s] <CMD> zoomBox -194.80400 -23.51200 538.12100 348.45950
[12/28 21:42:11    216s] <CMD> zoomBox -318.58800 -29.60400 874.85800 576.08950
[12/28 21:42:12    216s] <CMD> zoomBox -377.85700 -34.16300 1026.19700 678.41750
[12/28 21:42:13    216s] <CMD> fit
[12/28 21:42:34    218s] <CMD> zoomBox -190.81050 106.77800 823.61850 621.61750
[12/28 21:42:36    218s] <CMD> zoomBox -5.56400 246.59600 617.42250 562.77200
[12/28 21:42:37    218s] <CMD> zoomBox -124.98850 206.96150 737.27750 644.57600
[12/28 21:42:38    218s] <CMD> zoomBox -290.28100 152.70200 903.16700 758.39650
[12/28 21:42:44    218s] <CMD> fit
[12/28 21:43:10    220s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/28 21:43:10    220s] <CMD> optDesign -preCTS
[12/28 21:43:10    220s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1078.0M, totSessionCpu=0:03:41 **
[12/28 21:43:10    220s] Executing: place_opt_design -opt
[12/28 21:43:10    220s] *** Starting GigaPlace ***
[12/28 21:43:10    220s] **INFO: User settings:
[12/28 21:43:10    220s] setDesignMode -process                    130
[12/28 21:43:10    220s] setExtractRCMode -coupling_c_th           0.4
[12/28 21:43:10    220s] setExtractRCMode -engine                  preRoute
[12/28 21:43:10    220s] setExtractRCMode -relative_c_th           1
[12/28 21:43:10    220s] setExtractRCMode -total_c_th              0
[12/28 21:43:10    220s] setDelayCalMode -enable_high_fanout       true
[12/28 21:43:10    220s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/28 21:43:10    220s] setDelayCalMode -engine                   aae
[12/28 21:43:10    220s] setDelayCalMode -ignoreNetLoad            false
[12/28 21:43:10    220s] setOptMode -activeHoldViews               { av_func_mode_max }
[12/28 21:43:10    220s] setOptMode -activeSetupViews              { av_func_mode_max }
[12/28 21:43:10    220s] setOptMode -autoSetupViews                { av_func_mode_max}
[12/28 21:43:10    220s] setOptMode -autoTDGRSetupViews            { av_func_mode_max}
[12/28 21:43:10    220s] setOptMode -drcMargin                     0
[12/28 21:43:10    220s] setOptMode -fixCap                        true
[12/28 21:43:10    220s] setOptMode -fixDrc                        true
[12/28 21:43:10    220s] setOptMode -fixFanoutLoad                 true
[12/28 21:43:10    220s] setOptMode -fixTran                       true
[12/28 21:43:10    220s] setOptMode -optimizeFF                    true
[12/28 21:43:10    220s] setOptMode -setupTargetSlack              0
[12/28 21:43:10    220s] setPlaceMode -MXPBoundaryLevel            7
[12/28 21:43:10    220s] setPlaceMode -MXPConstraintFile           {}
[12/28 21:43:10    220s] setPlaceMode -MXPControlSetting           0
[12/28 21:43:10    220s] setPlaceMode -MXPLogicHierAware           0
[12/28 21:43:10    220s] setPlaceMode -MXPPreplaceSetting          5
[12/28 21:43:10    220s] setPlaceMode -MXPRefineSetting            17
[12/28 21:43:10    220s] setPlaceMode -place_global_place_io_pins  false
[12/28 21:43:10    220s] setPlaceMode -timingDriven                true
[12/28 21:43:10    220s] setAnalysisMode -analysisType             single
[12/28 21:43:10    220s] setAnalysisMode -checkType                setup
[12/28 21:43:10    220s] setAnalysisMode -clkSrcPath               true
[12/28 21:43:10    220s] setAnalysisMode -clockPropagation         forcedIdeal
[12/28 21:43:10    220s] setAnalysisMode -usefulSkew               true
[12/28 21:43:10    220s] setAnalysisMode -virtualIPO               false
[12/28 21:43:10    220s] 
[12/28 21:43:10    220s] #optDebug: fT-E <X 2 3 1 0>
[12/28 21:43:10    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1535.4M
[12/28 21:43:10    220s] #spOpts: N=130 mergeVia=F 
[12/28 21:43:10    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1534.8M
[12/28 21:43:10    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1534.8M
[12/28 21:43:10    220s] Core basic site is TSM13SITE
[12/28 21:43:10    220s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:43:10    220s] SiteArray: use 675,840 bytes
[12/28 21:43:10    220s] SiteArray: current memory after site array memory allocation 1552.2M
[12/28 21:43:10    220s] SiteArray: FP blocked sites are writable
[12/28 21:43:10    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:43:10    220s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Starting CMU at level 3, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1552.2M
[12/28 21:43:10    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1552.2MB).
[12/28 21:43:10    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1552.2M
[12/28 21:43:10    220s] All LLGs are deleted
[12/28 21:43:10    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1552.2M
[12/28 21:43:10    220s] VSMManager cleared!
[12/28 21:43:10    220s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1078.6M, totSessionCpu=0:03:41 **
[12/28 21:43:10    220s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/28 21:43:10    220s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:10    220s] GigaOpt running with 1 threads.
[12/28 21:43:10    220s] Info: 1 threads available for lower-level modules during optimization.
[12/28 21:43:10    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.2M
[12/28 21:43:10    220s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:10    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1552.2M
[12/28 21:43:10    220s] Core basic site is TSM13SITE
[12/28 21:43:10    220s] Fast DP-INIT is on for default
[12/28 21:43:10    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:43:10    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Starting CMU at level 3, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1552.2M
[12/28 21:43:10    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.022, MEM:1552.2M
[12/28 21:43:10    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1552.2MB).
[12/28 21:43:10    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.027, MEM:1552.2M
[12/28 21:43:10    220s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:43:10    220s] Summary for sequential cells identification: 
[12/28 21:43:10    220s]   Identified SBFF number: 112
[12/28 21:43:10    220s]   Identified MBFF number: 0
[12/28 21:43:10    220s]   Identified SB Latch number: 0
[12/28 21:43:10    220s]   Identified MB Latch number: 0
[12/28 21:43:10    220s]   Not identified SBFF number: 8
[12/28 21:43:10    220s]   Not identified MBFF number: 0
[12/28 21:43:10    220s]   Not identified SB Latch number: 0
[12/28 21:43:10    220s]   Not identified MB Latch number: 0
[12/28 21:43:10    220s]   Number of sequential cells which are not FFs: 34
[12/28 21:43:10    220s]  Visiting view : av_func_mode_max
[12/28 21:43:10    220s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:10    220s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:10    220s]  Visiting view : av_func_mode_max
[12/28 21:43:10    220s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:10    220s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:10    220s]  Setting StdDelay to 35.20
[12/28 21:43:10    220s] Creating Cell Server, finished. 
[12/28 21:43:10    220s] 
[12/28 21:43:10    220s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:10    220s] 
[12/28 21:43:10    220s] Creating Lib Analyzer ...
[12/28 21:43:10    220s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:10    220s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:10    220s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:10    220s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:10    220s] 
[12/28 21:43:10    220s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:11    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=1560.2M
[12/28 21:43:11    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=1560.2M
[12/28 21:43:11    222s] Creating Lib Analyzer, finished. 
[12/28 21:43:11    222s] #optDebug: fT-S <1 2 3 1 0>
[12/28 21:43:11    222s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1082.8M, totSessionCpu=0:03:42 **
[12/28 21:43:11    222s] *** optDesign -preCTS ***
[12/28 21:43:11    222s] DRC Margin: user margin 0.0; extra margin 0.2
[12/28 21:43:11    222s] Setup Target Slack: user slack 0; extra slack 0.0
[12/28 21:43:11    222s] Hold Target Slack: user slack 0
[12/28 21:43:11    222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1558.2M
[12/28 21:43:11    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1558.2M
[12/28 21:43:11    222s] Deleting Cell Server ...
[12/28 21:43:11    222s] Deleting Lib Analyzer.
[12/28 21:43:11    222s] Multi-VT timing optimization disabled based on library information.
[12/28 21:43:11    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/28 21:43:11    222s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:43:11    222s] Summary for sequential cells identification: 
[12/28 21:43:11    222s]   Identified SBFF number: 112
[12/28 21:43:11    222s]   Identified MBFF number: 0
[12/28 21:43:11    222s]   Identified SB Latch number: 0
[12/28 21:43:11    222s]   Identified MB Latch number: 0
[12/28 21:43:11    222s]   Not identified SBFF number: 8
[12/28 21:43:11    222s]   Not identified MBFF number: 0
[12/28 21:43:11    222s]   Not identified SB Latch number: 0
[12/28 21:43:11    222s]   Not identified MB Latch number: 0
[12/28 21:43:11    222s]   Number of sequential cells which are not FFs: 34
[12/28 21:43:11    222s]  Visiting view : av_func_mode_max
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:11    222s]  Visiting view : av_func_mode_max
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:11    222s]  Setting StdDelay to 35.20
[12/28 21:43:11    222s] Creating Cell Server, finished. 
[12/28 21:43:11    222s] 
[12/28 21:43:11    222s] Deleting Cell Server ...
[12/28 21:43:11    222s] 
[12/28 21:43:11    222s] Creating Lib Analyzer ...
[12/28 21:43:11    222s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:43:11    222s] Summary for sequential cells identification: 
[12/28 21:43:11    222s]   Identified SBFF number: 112
[12/28 21:43:11    222s]   Identified MBFF number: 0
[12/28 21:43:11    222s]   Identified SB Latch number: 0
[12/28 21:43:11    222s]   Identified MB Latch number: 0
[12/28 21:43:11    222s]   Not identified SBFF number: 8
[12/28 21:43:11    222s]   Not identified MBFF number: 0
[12/28 21:43:11    222s]   Not identified SB Latch number: 0
[12/28 21:43:11    222s]   Not identified MB Latch number: 0
[12/28 21:43:11    222s]   Number of sequential cells which are not FFs: 34
[12/28 21:43:11    222s]  Visiting view : av_func_mode_max
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:11    222s]  Visiting view : av_func_mode_max
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:43:11    222s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:43:11    222s]  Setting StdDelay to 35.20
[12/28 21:43:11    222s] Creating Cell Server, finished. 
[12/28 21:43:11    222s] 
[12/28 21:43:11    222s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:11    222s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:11    222s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:11    222s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:11    222s] 
[12/28 21:43:11    222s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:12    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=1558.2M
[12/28 21:43:12    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=1558.2M
[12/28 21:43:12    223s] Creating Lib Analyzer, finished. 
[12/28 21:43:12    223s] All LLGs are deleted
[12/28 21:43:12    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1558.2M
[12/28 21:43:12    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1558.2M
[12/28 21:43:12    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=1558.2M
[12/28 21:43:12    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=1558.2M
[12/28 21:43:12    223s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Loading and Dumping File ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Reading DB...
[12/28 21:43:12    223s] (I)       Read data from FE... (mem=1558.2M)
[12/28 21:43:12    223s] (I)       Read nodes and places... (mem=1558.2M)
[12/28 21:43:12    223s] (I)       Number of ignored instance 0
[12/28 21:43:12    223s] (I)       Number of inbound cells 3
[12/28 21:43:12    223s] (I)       numMoveCells=1536, numMacros=3  numPads=59  numMultiRowHeightInsts=0
[12/28 21:43:12    223s] (I)       cell height: 7380, count: 1536
[12/28 21:43:12    223s] (I)       Done Read nodes and places (cpu=0.000s, mem=1558.2M)
[12/28 21:43:12    223s] (I)       Read nets... (mem=1558.2M)
[12/28 21:43:12    223s] (I)       Number of nets = 1801 ( 0 ignored )
[12/28 21:43:12    223s] (I)       Done Read nets (cpu=0.010s, mem=1558.2M)
[12/28 21:43:12    223s] (I)       Read rows... (mem=1558.2M)
[12/28 21:43:12    223s] (I)       Done Read rows (cpu=0.000s, mem=1558.2M)
[12/28 21:43:12    223s] (I)       Identified Clock instances: Flop 210, Clock buffer/inverter 0, Gate 0, Logic 0
[12/28 21:43:12    223s] (I)       Read module constraints... (mem=1558.2M)
[12/28 21:43:12    223s] (I)       Done Read module constraints (cpu=0.000s, mem=1558.2M)
[12/28 21:43:12    223s] (I)       Done Read data from FE (cpu=0.010s, mem=1558.2M)
[12/28 21:43:12    223s] (I)       before initializing RouteDB syMemory usage = 1558.2 MB
[12/28 21:43:12    223s] (I)       == Non-default Options ==
[12/28 21:43:12    223s] (I)       Maximum routing layer                              : 8
[12/28 21:43:12    223s] (I)       Buffering-aware routing                            : true
[12/28 21:43:12    223s] (I)       Spread congestion away from blockages              : true
[12/28 21:43:12    223s] (I)       Overflow penalty cost                              : 10
[12/28 21:43:12    223s] (I)       Punch through distance                             : 6074.480000
[12/28 21:43:12    223s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:43:12    223s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:43:12    223s] (I)       Use row-based GCell size
[12/28 21:43:12    223s] (I)       GCell unit size  : 7380
[12/28 21:43:12    223s] (I)       GCell multiplier : 1
[12/28 21:43:12    223s] (I)       build grid graph
[12/28 21:43:12    223s] (I)       build grid graph start
[12/28 21:43:12    223s] [NR-eGR] Track table information for default rule: 
[12/28 21:43:12    223s] [NR-eGR] METAL1 has no routable track
[12/28 21:43:12    223s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:43:12    223s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:43:12    223s] (I)       build grid graph end
[12/28 21:43:12    223s] (I)       ===========================================================================
[12/28 21:43:12    223s] (I)       == Report All Rule Vias ==
[12/28 21:43:12    223s] (I)       ===========================================================================
[12/28 21:43:12    223s] (I)        Via Rule : (Default)
[12/28 21:43:12    223s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:43:12    223s] (I)       ---------------------------------------------------------------------------
[12/28 21:43:12    223s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:43:12    223s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:43:12    223s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:43:12    223s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:43:12    223s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:43:12    223s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:43:12    223s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:43:12    223s] (I)       ===========================================================================
[12/28 21:43:12    223s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Num PG vias on layer 2 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 3 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 4 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 5 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 6 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 7 : 0
[12/28 21:43:12    223s] (I)       Num PG vias on layer 8 : 0
[12/28 21:43:12    223s] [NR-eGR] Read 4480 PG shapes
[12/28 21:43:12    223s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:43:12    223s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:43:12    223s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:43:12    223s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:43:12    223s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:43:12    223s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:43:12    223s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:43:12    223s] (I)       readDataFromPlaceDB
[12/28 21:43:12    223s] (I)       Read net information..
[12/28 21:43:12    223s] [NR-eGR] Read numTotalNets=1801  numIgnoredNets=0
[12/28 21:43:12    223s] (I)       Read testcase time = 0.000 seconds
[12/28 21:43:12    223s] 
[12/28 21:43:12    223s] (I)       early_global_route_priority property id does not exist.
[12/28 21:43:12    223s] (I)       Start initializing grid graph
[12/28 21:43:12    223s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:43:12    223s] (I)       End initializing grid graph
[12/28 21:43:12    223s] (I)       Model blockages into capacity
[12/28 21:43:12    223s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:43:12    223s] (I)       Started Modeling ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:43:12    223s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:12    223s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       -- layer congestion ratio --
[12/28 21:43:12    223s] (I)       Layer 1 : 0.100000
[12/28 21:43:12    223s] (I)       Layer 2 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 3 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 4 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 5 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 6 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 7 : 0.700000
[12/28 21:43:12    223s] (I)       Layer 8 : 0.700000
[12/28 21:43:12    223s] (I)       ----------------------------
[12/28 21:43:12    223s] (I)       Number of ignored nets = 0
[12/28 21:43:12    223s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:43:12    223s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:43:12    223s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:43:12    223s] (I)       Constructing bin map
[12/28 21:43:12    223s] (I)       Initialize bin information with width=14760 height=14760
[12/28 21:43:12    223s] (I)       Done constructing bin map
[12/28 21:43:12    223s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:43:12    223s] (I)       Before initializing Early Global Route syMemory usage = 1558.2 MB
[12/28 21:43:12    223s] (I)       Ndr track 0 does not exist
[12/28 21:43:12    223s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:43:12    223s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:43:12    223s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:43:12    223s] (I)       Site width          :   920  (dbu)
[12/28 21:43:12    223s] (I)       Row height          :  7380  (dbu)
[12/28 21:43:12    223s] (I)       GCell width         :  7380  (dbu)
[12/28 21:43:12    223s] (I)       GCell height        :  7380  (dbu)
[12/28 21:43:12    223s] (I)       Grid                :   177   175     8
[12/28 21:43:12    223s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:43:12    223s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:43:12    223s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:43:12    223s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:43:12    223s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:43:12    223s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:43:12    223s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:43:12    223s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:43:12    223s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:43:12    223s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:43:12    223s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:43:12    223s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:43:12    223s] (I)       --------------------------------------------------------
[12/28 21:43:12    223s] 
[12/28 21:43:12    223s] [NR-eGR] ============ Routing rule table ============
[12/28 21:43:12    223s] [NR-eGR] Rule id: 0  Nets: 1801 
[12/28 21:43:12    223s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:43:12    223s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:43:12    223s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:12    223s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:12    223s] [NR-eGR] ========================================
[12/28 21:43:12    223s] [NR-eGR] 
[12/28 21:43:12    223s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:43:12    223s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:43:12    223s] (I)       After initializing Early Global Route syMemory usage = 1558.2 MB
[12/28 21:43:12    223s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Reset routing kernel
[12/28 21:43:12    223s] (I)       Started Global Routing ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       ============= Initialization =============
[12/28 21:43:12    223s] (I)       totalPins=6234  totalGlobalPin=5833 (93.57%)
[12/28 21:43:12    223s] (I)       Started Net group 1 ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Build MST ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Generate topology with single threads
[12/28 21:43:12    223s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:43:12    223s] (I)       #blocked areas for congestion spreading : 5
[12/28 21:43:12    223s] [NR-eGR] Layer group 1: route 1801 net(s) in layer range [2, 8]
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1a Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1a ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Pattern routing ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Usage: 19403 = (9103 H, 10300 V) = (1.25% H, 1.43% V) = (3.359e+04um H, 3.801e+04um V)
[12/28 21:43:12    223s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1b Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1b ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Usage: 19403 = (9103 H, 10300 V) = (1.25% H, 1.43% V) = (3.359e+04um H, 3.801e+04um V)
[12/28 21:43:12    223s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.159707e+04um
[12/28 21:43:12    223s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1c Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1c ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Usage: 19403 = (9103 H, 10300 V) = (1.25% H, 1.43% V) = (3.359e+04um H, 3.801e+04um V)
[12/28 21:43:12    223s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1d Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1d ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Usage: 19403 = (9103 H, 10300 V) = (1.25% H, 1.43% V) = (3.359e+04um H, 3.801e+04um V)
[12/28 21:43:12    223s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1e Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1e ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Route legalization ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Usage: 19403 = (9103 H, 10300 V) = (1.25% H, 1.43% V) = (3.359e+04um H, 3.801e+04um V)
[12/28 21:43:12    223s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.159707e+04um
[12/28 21:43:12    223s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Layer assignment ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Running layer assignment with 1 threads
[12/28 21:43:12    223s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] (I)       ============  Phase 1l Route ============
[12/28 21:43:12    223s] (I)       Started Phase 1l ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       
[12/28 21:43:12    223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:43:12    223s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:43:12    223s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:43:12    223s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:43:12    223s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:12    223s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL2  (2)         8( 0.04%)         1( 0.00%)   ( 0.04%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:12    223s] [NR-eGR] Total                8( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/28 21:43:12    223s] [NR-eGR] 
[12/28 21:43:12    223s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:43:12    223s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:43:12    223s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:43:12    223s] (I)       ============= track Assignment ============
[12/28 21:43:12    223s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Started Track Assignment ( Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:43:12    223s] (I)       Running track assignment with 1 threads
[12/28 21:43:12    223s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:12    223s] (I)       Run Multi-thread track assignment
[12/28 21:43:13    223s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Started Export DB wires ( Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Started Export all nets ( Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Started Set wire vias ( Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.20 MB )
[12/28 21:43:13    223s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:13    223s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6098
[12/28 21:43:13    223s] [NR-eGR] METAL2  (2V) length: 1.692184e+04um, number of vias: 8266
[12/28 21:43:13    223s] [NR-eGR] METAL3  (3H) length: 2.067099e+04um, number of vias: 899
[12/28 21:43:13    223s] [NR-eGR] METAL4  (4V) length: 1.598011e+04um, number of vias: 188
[12/28 21:43:13    223s] [NR-eGR] METAL5  (5H) length: 1.362308e+04um, number of vias: 61
[12/28 21:43:13    223s] [NR-eGR] METAL6  (6V) length: 6.708245e+03um, number of vias: 2
[12/28 21:43:13    223s] [NR-eGR] METAL7  (7H) length: 3.358000e+01um, number of vias: 0
[12/28 21:43:13    223s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:43:13    223s] [NR-eGR] Total length: 7.393784e+04um, number of vias: 15514
[12/28 21:43:13    223s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:13    223s] [NR-eGR] Total eGR-routed clock nets wire length: 2.350840e+03um 
[12/28 21:43:13    223s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:13    223s] Saved RC grid cleaned up.
[12/28 21:43:13    223s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1540.00 MB )
[12/28 21:43:13    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=1540.0M
[12/28 21:43:13    223s] LayerId::1 widthSet size::4
[12/28 21:43:13    223s] LayerId::2 widthSet size::4
[12/28 21:43:13    223s] LayerId::3 widthSet size::4
[12/28 21:43:13    223s] LayerId::4 widthSet size::4
[12/28 21:43:13    223s] LayerId::5 widthSet size::4
[12/28 21:43:13    223s] LayerId::6 widthSet size::4
[12/28 21:43:13    223s] LayerId::7 widthSet size::5
[12/28 21:43:13    223s] LayerId::8 widthSet size::3
[12/28 21:43:13    223s] Updating RC grid for preRoute extraction ...
[12/28 21:43:13    223s] Initializing multi-corner capacitance tables ... 
[12/28 21:43:13    223s] Initializing multi-corner resistance tables ...
[12/28 21:43:13    223s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:13    223s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249378 ; uaWl: 1.000000 ; uaWlH: 0.491562 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:43:13    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=1540.0M
[12/28 21:43:13    223s] Extraction called for design 'ipdc' of instances=1539 and nets=1820 using extraction engine 'preRoute' .
[12/28 21:43:13    223s] PreRoute RC Extraction called for design ipdc.
[12/28 21:43:13    223s] RC Extraction called in multi-corner(1) mode.
[12/28 21:43:13    223s] RCMode: PreRoute
[12/28 21:43:13    223s]       RC Corner Indexes            0   
[12/28 21:43:13    223s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:43:13    223s] Resistance Scaling Factor    : 1.00000 
[12/28 21:43:13    223s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:43:13    223s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:43:13    223s] Shrink Factor                : 1.00000
[12/28 21:43:13    223s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:43:13    223s] Using capacitance table file ...
[12/28 21:43:13    223s] LayerId::1 widthSet size::4
[12/28 21:43:13    223s] LayerId::2 widthSet size::4
[12/28 21:43:13    223s] LayerId::3 widthSet size::4
[12/28 21:43:13    223s] LayerId::4 widthSet size::4
[12/28 21:43:13    223s] LayerId::5 widthSet size::4
[12/28 21:43:13    223s] LayerId::6 widthSet size::4
[12/28 21:43:13    223s] LayerId::7 widthSet size::5
[12/28 21:43:13    223s] LayerId::8 widthSet size::3
[12/28 21:43:13    223s] Updating RC grid for preRoute extraction ...
[12/28 21:43:13    223s] Initializing multi-corner capacitance tables ... 
[12/28 21:43:13    223s] Initializing multi-corner resistance tables ...
[12/28 21:43:13    223s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:13    223s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249378 ; uaWl: 1.000000 ; uaWlH: 0.491562 ; aWlH: 0.000000 ; Pmax: 0.881500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:43:13    223s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1539.996M)
[12/28 21:43:13    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1540.0M
[12/28 21:43:13    223s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1540.0M
[12/28 21:43:13    223s] Fast DP-INIT is on for default
[12/28 21:43:13    223s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1540.0M
[12/28 21:43:13    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.022, MEM:1540.0M
[12/28 21:43:13    223s] Starting delay calculation for Setup views
[12/28 21:43:13    223s] #################################################################################
[12/28 21:43:13    223s] # Design Stage: PreRoute
[12/28 21:43:13    223s] # Design Name: ipdc
[12/28 21:43:13    223s] # Design Mode: 130nm
[12/28 21:43:13    223s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:43:13    223s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:43:13    223s] # Signoff Settings: SI Off 
[12/28 21:43:13    223s] #################################################################################
[12/28 21:43:13    223s] Calculate delays in Single mode...
[12/28 21:43:13    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 1558.2M, InitMEM = 1558.2M)
[12/28 21:43:13    223s] Start delay calculation (fullDC) (1 T). (MEM=1558.21)
[12/28 21:43:13    223s] End AAE Lib Interpolated Model. (MEM=1558.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:13    224s] Total number of fetched objects 1864
[12/28 21:43:13    224s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:13    224s] End delay calculation. (MEM=1573.9 CPU=0:00:00.3 REAL=0:00:00.0)
[12/28 21:43:13    224s] End delay calculation (fullDC). (MEM=1573.9 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 21:43:13    224s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1573.9M) ***
[12/28 21:43:13    224s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:44 mem=1573.9M)
[12/28 21:43:13    224s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.094  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   481   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     26 (26)      |   -0.063   |     26 (26)      |
|   max_tran     |      2 (2)       |   -0.052   |      2 (2)       |
|   max_fanout   |      1 (1)       |    -178    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.446%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1087.4M, totSessionCpu=0:03:44 **
[12/28 21:43:13    224s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/28 21:43:13    224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:13    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:1542.2M
[12/28 21:43:13    224s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:13    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:     Starting CMU at level 3, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1542.2M
[12/28 21:43:13    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1542.2MB).
[12/28 21:43:13    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1542.2M
[12/28 21:43:13    224s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:43:13    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:43:13    224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:13    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:1542.2M
[12/28 21:43:13    224s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:13    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:     Starting CMU at level 3, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1542.2M
[12/28 21:43:13    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1542.2M
[12/28 21:43:13    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1542.2MB).
[12/28 21:43:13    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1542.2M
[12/28 21:43:13    224s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:43:13    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:43:13    224s] *** Starting optimizing excluded clock nets MEM= 1542.2M) ***
[12/28 21:43:13    224s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1542.2M) ***
[12/28 21:43:13    224s] The useful skew maximum allowed delay is: 0.3
[12/28 21:43:13    224s] Deleting Lib Analyzer.
[12/28 21:43:13    224s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:13    224s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:13    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=1542.2M
[12/28 21:43:13    224s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:43:13    224s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:44.4/0:21:26.4 (0.2), mem = 1542.2M
[12/28 21:43:13    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.16
[12/28 21:43:13    224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:13    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=1550.2M
[12/28 21:43:13    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:1550.2M
[12/28 21:43:13    224s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:13    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1550.2M
[12/28 21:43:13    224s] OPERPROF:     Starting CMU at level 3, MEM:1550.2M
[12/28 21:43:13    224s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1550.2M
[12/28 21:43:13    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1550.2M
[12/28 21:43:13    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1550.2MB).
[12/28 21:43:13    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1550.2M
[12/28 21:43:13    224s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:43:13    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=1550.2M
[12/28 21:43:13    224s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:13    224s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:14    224s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:14    224s] 
[12/28 21:43:14    224s] Creating Lib Analyzer ...
[12/28 21:43:14    224s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:14    224s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:14    224s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:14    224s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:14    224s] 
[12/28 21:43:14    224s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:15    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=1691.2M
[12/28 21:43:15    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=1691.2M
[12/28 21:43:15    225s] Creating Lib Analyzer, finished. 
[12/28 21:43:15    225s] 
[12/28 21:43:15    225s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:43:16    226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1710.2M
[12/28 21:43:16    226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1710.2M
[12/28 21:43:16    226s] 
[12/28 21:43:16    226s] Netlist preparation processing... 
[12/28 21:43:16    226s] Removed 0 instance
[12/28 21:43:16    226s] *info: Marking 0 isolation instances dont touch
[12/28 21:43:16    226s] *info: Marking 0 level shifter instances dont touch
[12/28 21:43:16    226s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:43:16    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.16
[12/28 21:43:16    226s] *** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:03:46.9/0:21:28.9 (0.2), mem = 1691.2M
[12/28 21:43:16    226s] 
[12/28 21:43:16    226s] =============================================================================================
[12/28 21:43:16    226s]  Step TAT Report for SimplifyNetlist #3
[12/28 21:43:16    226s] =============================================================================================
[12/28 21:43:16    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:16    226s] ---------------------------------------------------------------------------------------------
[12/28 21:43:16    226s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  49.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:43:16    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:16    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:16    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:43:16    226s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    1.0
[12/28 21:43:16    226s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:16    226s] [ MISC                   ]          0:00:01.1  (  43.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:43:16    226s] ---------------------------------------------------------------------------------------------
[12/28 21:43:16    226s]  SimplifyNetlist #3 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/28 21:43:16    226s] ---------------------------------------------------------------------------------------------
[12/28 21:43:16    226s] 
[12/28 21:43:16    226s] Deleting Lib Analyzer.
[12/28 21:43:16    226s] Begin: GigaOpt high fanout net optimization
[12/28 21:43:16    226s] GigaOpt HFN: use maxLocalDensity 1.2
[12/28 21:43:16    226s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:43:16    226s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:16    226s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:16    226s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:47.0/0:21:29.0 (0.2), mem = 1625.2M
[12/28 21:43:16    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.17
[12/28 21:43:16    226s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:16    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:47 mem=1625.2M
[12/28 21:43:16    226s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:43:16    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:1625.2M
[12/28 21:43:16    226s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:16    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1625.2M
[12/28 21:43:16    227s] OPERPROF:     Starting CMU at level 3, MEM:1625.2M
[12/28 21:43:16    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1625.2M
[12/28 21:43:16    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1625.2M
[12/28 21:43:16    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1625.2MB).
[12/28 21:43:16    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1625.2M
[12/28 21:43:16    227s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:43:16    227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=1625.2M
[12/28 21:43:16    227s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:16    227s] 
[12/28 21:43:16    227s] Creating Lib Analyzer ...
[12/28 21:43:16    227s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:16    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:16    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:16    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:16    227s] 
[12/28 21:43:16    227s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:17    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=1625.2M
[12/28 21:43:17    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=1625.2M
[12/28 21:43:17    228s] Creating Lib Analyzer, finished. 
[12/28 21:43:17    228s] 
[12/28 21:43:17    228s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:43:20    231s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:20    231s] TotalInstCnt at PhyDesignMc Destruction: 1,536
[12/28 21:43:20    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.17
[12/28 21:43:20    231s] *** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:51.2/0:21:33.2 (0.2), mem = 1625.2M
[12/28 21:43:20    231s] 
[12/28 21:43:20    231s] =============================================================================================
[12/28 21:43:20    231s]  Step TAT Report for DrvOpt #8
[12/28 21:43:20    231s] =============================================================================================
[12/28 21:43:20    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:20    231s] ---------------------------------------------------------------------------------------------
[12/28 21:43:20    231s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  30.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:43:20    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:20    231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:43:20    231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:43:20    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:20    231s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:20    231s] [ MISC                   ]          0:00:02.9  (  68.3 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:43:20    231s] ---------------------------------------------------------------------------------------------
[12/28 21:43:20    231s]  DrvOpt #8 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/28 21:43:20    231s] ---------------------------------------------------------------------------------------------
[12/28 21:43:20    231s] 
[12/28 21:43:20    231s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/28 21:43:20    231s] End: GigaOpt high fanout net optimization
[12/28 21:43:20    231s] Begin: GigaOpt DRV Optimization
[12/28 21:43:20    231s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/28 21:43:20    231s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:20    231s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:20    231s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:51.2/0:21:33.2 (0.2), mem = 1625.2M
[12/28 21:43:20    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.18
[12/28 21:43:20    231s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:20    231s] ### Creating PhyDesignMc. totSessionCpu=0:03:51 mem=1625.2M
[12/28 21:43:20    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:1625.2M
[12/28 21:43:20    231s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:20    231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1625.2M
[12/28 21:43:20    231s] OPERPROF:     Starting CMU at level 3, MEM:1625.2M
[12/28 21:43:20    231s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1625.2M
[12/28 21:43:20    231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1625.2M
[12/28 21:43:20    231s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1625.2MB).
[12/28 21:43:20    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1625.2M
[12/28 21:43:20    231s] TotalInstCnt at PhyDesignMc Initialization: 1,536
[12/28 21:43:20    231s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:51 mem=1625.2M
[12/28 21:43:20    231s] 
[12/28 21:43:20    231s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:43:23    234s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1644.2M
[12/28 21:43:23    234s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1644.2M
[12/28 21:43:23    234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:23    234s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:43:23    234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:23    234s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:43:23    234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:23    234s] Info: violation cost 31.426817 (cap = 19.029818, tran = 2.497000, len = 0.000000, fanout load = 8.900000, fanout count = 1.000000, glitch 0.000000)
[12/28 21:43:23    234s] |    12|    12|    -0.35|    29|    29|    -0.08|     1|     1|     0|     0|     0.09|     0.00|       0|       0|       0|  14.45|          |         |
[12/28 21:43:23    234s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:23    234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.32|     0.00|       4|       0|      28|  14.52| 0:00:00.0|  1698.0M|
[12/28 21:43:23    234s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:23    234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.32|     0.00|       0|       0|       0|  14.52| 0:00:00.0|  1698.0M|
[12/28 21:43:23    234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:23    234s] Bottom Preferred Layer:
[12/28 21:43:23    234s]     None
[12/28 21:43:23    234s] Via Pillar Rule:
[12/28 21:43:23    234s]     None
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1698.0M) ***
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] TotalInstCnt at PhyDesignMc Destruction: 1,540
[12/28 21:43:23    234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.18
[12/28 21:43:23    234s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:03:54.3/0:21:36.4 (0.2), mem = 1678.9M
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] =============================================================================================
[12/28 21:43:23    234s]  Step TAT Report for DrvOpt #9
[12/28 21:43:23    234s] =============================================================================================
[12/28 21:43:23    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:23    234s] ---------------------------------------------------------------------------------------------
[12/28 21:43:23    234s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:43:23    234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:23    234s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/28 21:43:23    234s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:23    234s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:23    234s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:43:23    234s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:23    234s] [ OptEval                ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 21:43:23    234s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:23    234s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:23    234s] [ PostCommitDelayCalc    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/28 21:43:23    234s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/28 21:43:23    234s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.1
[12/28 21:43:23    234s] [ MISC                   ]          0:00:02.9  (  91.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:43:23    234s] ---------------------------------------------------------------------------------------------
[12/28 21:43:23    234s]  DrvOpt #9 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[12/28 21:43:23    234s] ---------------------------------------------------------------------------------------------
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] End: GigaOpt DRV Optimization
[12/28 21:43:23    234s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/28 21:43:23    234s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1165.5M, totSessionCpu=0:03:54 **
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] Active setup views:
[12/28 21:43:23    234s]  av_func_mode_max
[12/28 21:43:23    234s]   Dominating endpoints: 0
[12/28 21:43:23    234s]   Dominating TNS: -0.000
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] Deleting Lib Analyzer.
[12/28 21:43:23    234s] Begin: GigaOpt Global Optimization
[12/28 21:43:23    234s] *info: use new DP (enabled)
[12/28 21:43:23    234s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/28 21:43:23    234s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:23    234s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:23    234s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:54.4/0:21:36.4 (0.2), mem = 1633.9M
[12/28 21:43:23    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.19
[12/28 21:43:23    234s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:23    234s] ### Creating PhyDesignMc. totSessionCpu=0:03:54 mem=1633.9M
[12/28 21:43:23    234s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/28 21:43:23    234s] OPERPROF: Starting DPlace-Init at level 1, MEM:1633.9M
[12/28 21:43:23    234s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:23    234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1633.9M
[12/28 21:43:23    234s] OPERPROF:     Starting CMU at level 3, MEM:1633.9M
[12/28 21:43:23    234s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1633.9M
[12/28 21:43:23    234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1633.9M
[12/28 21:43:23    234s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1633.9MB).
[12/28 21:43:23    234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1633.9M
[12/28 21:43:23    234s] TotalInstCnt at PhyDesignMc Initialization: 1,540
[12/28 21:43:23    234s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:54 mem=1633.9M
[12/28 21:43:23    234s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:23    234s] 
[12/28 21:43:23    234s] Creating Lib Analyzer ...
[12/28 21:43:23    234s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:24    234s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:24    234s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:24    234s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:24    234s] 
[12/28 21:43:24    234s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:25    235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=1633.9M
[12/28 21:43:25    235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=1633.9M
[12/28 21:43:25    235s] Creating Lib Analyzer, finished. 
[12/28 21:43:25    235s] 
[12/28 21:43:25    235s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:43:32    243s] *info: 1 clock net excluded
[12/28 21:43:32    243s] *info: 2 special nets excluded.
[12/28 21:43:32    243s] *info: 1 ideal net excluded from IPO operation.
[12/28 21:43:32    243s] *info: 19 no-driver nets excluded.
[12/28 21:43:34    245s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1653.0M
[12/28 21:43:34    245s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1653.0M
[12/28 21:43:35    245s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:43:35    245s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:43:35    245s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
[12/28 21:43:35    245s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:43:35    245s] |   0.000|   0.000|    14.52%|   0:00:00.0| 1653.0M|av_func_mode_max|       NA| NA                     |
[12/28 21:43:35    245s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1653.0M) ***
[12/28 21:43:35    245s] Bottom Preferred Layer:
[12/28 21:43:35    245s]     None
[12/28 21:43:35    245s] Via Pillar Rule:
[12/28 21:43:35    245s]     None
[12/28 21:43:35    245s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/28 21:43:35    245s] TotalInstCnt at PhyDesignMc Destruction: 1,540
[12/28 21:43:35    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.19
[12/28 21:43:35    245s] *** SetupOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 0:04:05.5/0:21:47.5 (0.2), mem = 1633.9M
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] =============================================================================================
[12/28 21:43:35    245s]  Step TAT Report for GlobalOpt #3
[12/28 21:43:35    245s] =============================================================================================
[12/28 21:43:35    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:35    245s] ---------------------------------------------------------------------------------------------
[12/28 21:43:35    245s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:35    245s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  10.7 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:43:35    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:35    245s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:35    245s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/28 21:43:35    245s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:35    245s] [ TransformInit          ]      1   0:00:09.6  (  87.0 % )     0:00:09.6 /  0:00:09.7    1.0
[12/28 21:43:35    245s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:43:35    245s] ---------------------------------------------------------------------------------------------
[12/28 21:43:35    245s]  GlobalOpt #3 TOTAL                 0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:11.1    1.0
[12/28 21:43:35    245s] ---------------------------------------------------------------------------------------------
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] End: GigaOpt Global Optimization
[12/28 21:43:35    245s] *** Timing Is met
[12/28 21:43:35    245s] *** Check timing (0:00:00.0)
[12/28 21:43:35    245s] Deleting Lib Analyzer.
[12/28 21:43:35    245s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/28 21:43:35    245s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:35    245s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:35    245s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=1631.9M
[12/28 21:43:35    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=1631.9M
[12/28 21:43:35    245s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/28 21:43:35    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:35    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:05 mem=1651.0M
[12/28 21:43:35    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1651.0M
[12/28 21:43:35    245s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:35    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1651.0M
[12/28 21:43:35    245s] OPERPROF:     Starting CMU at level 3, MEM:1651.0M
[12/28 21:43:35    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1651.0M
[12/28 21:43:35    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1651.0M
[12/28 21:43:35    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1651.0MB).
[12/28 21:43:35    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1651.0M
[12/28 21:43:35    245s] TotalInstCnt at PhyDesignMc Initialization: 1,540
[12/28 21:43:35    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1651.0M
[12/28 21:43:35    245s] Begin: Area Reclaim Optimization
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] Creating Lib Analyzer ...
[12/28 21:43:35    245s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:43:35    245s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/28 21:43:35    245s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/28 21:43:35    245s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/28 21:43:35    245s] 
[12/28 21:43:35    245s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:36    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=1653.0M
[12/28 21:43:36    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=1653.0M
[12/28 21:43:36    246s] Creating Lib Analyzer, finished. 
[12/28 21:43:36    246s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.6/0:21:48.7 (0.2), mem = 1653.0M
[12/28 21:43:36    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.20
[12/28 21:43:36    246s] 
[12/28 21:43:36    246s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:43:37    247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1653.0M
[12/28 21:43:37    247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1653.0M
[12/28 21:43:37    247s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.52
[12/28 21:43:37    247s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:37    247s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:43:37    247s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:37    247s] |    14.52%|        -|   0.000|   0.000|   0:00:00.0| 1653.0M|
[12/28 21:43:37    247s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:43:37    247s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1653.0M|
[12/28 21:43:37    247s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1672.1M|
[12/28 21:43:37    247s] |    14.52%|        1|   0.000|   0.000|   0:00:00.0| 1695.7M|
[12/28 21:43:37    247s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[12/28 21:43:37    247s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:43:37    247s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[12/28 21:43:37    247s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:37    247s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.52
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[12/28 21:43:37    247s] --------------------------------------------------------------
[12/28 21:43:37    247s] |                                   | Total     | Sequential |
[12/28 21:43:37    247s] --------------------------------------------------------------
[12/28 21:43:37    247s] | Num insts resized                 |       1  |       0    |
[12/28 21:43:37    247s] | Num insts undone                  |       0  |       0    |
[12/28 21:43:37    247s] | Num insts Downsized               |       1  |       0    |
[12/28 21:43:37    247s] | Num insts Samesized               |       0  |       0    |
[12/28 21:43:37    247s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:43:37    247s] | Num multiple commits+uncommits    |       0  |       -    |
[12/28 21:43:37    247s] --------------------------------------------------------------
[12/28 21:43:37    247s] Bottom Preferred Layer:
[12/28 21:43:37    247s]     None
[12/28 21:43:37    247s] Via Pillar Rule:
[12/28 21:43:37    247s]     None
[12/28 21:43:37    247s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/28 21:43:37    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.20
[12/28 21:43:37    247s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:04:07.8/0:21:49.9 (0.2), mem = 1695.7M
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] =============================================================================================
[12/28 21:43:37    247s]  Step TAT Report for AreaOpt #5
[12/28 21:43:37    247s] =============================================================================================
[12/28 21:43:37    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:37    247s] ---------------------------------------------------------------------------------------------
[12/28 21:43:37    247s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:43:37    247s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  48.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:43:37    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:37    247s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:37    247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:37    247s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.1
[12/28 21:43:37    247s] [ OptGetWeight           ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:37    247s] [ OptEval                ]     54   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.4
[12/28 21:43:37    247s] [ OptCommit              ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:37    247s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 21:43:37    247s] [ PostCommitDelayCalc    ]     54   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/28 21:43:37    247s] [ MISC                   ]          0:00:01.0  (  44.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/28 21:43:37    247s] ---------------------------------------------------------------------------------------------
[12/28 21:43:37    247s]  AreaOpt #5 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/28 21:43:37    247s] ---------------------------------------------------------------------------------------------
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] Executing incremental physical updates
[12/28 21:43:37    247s] Executing incremental physical updates
[12/28 21:43:37    247s] TotalInstCnt at PhyDesignMc Destruction: 1,540
[12/28 21:43:37    247s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1634.59M, totSessionCpu=0:04:08).
[12/28 21:43:37    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1634.6M
[12/28 21:43:37    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1634.6M
[12/28 21:43:37    247s] **INFO: Flow update: Design is easy to close.
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] *** Start incrementalPlace ***
[12/28 21:43:37    247s] User Input Parameters:
[12/28 21:43:37    247s] - Congestion Driven    : On
[12/28 21:43:37    247s] - Timing Driven        : On
[12/28 21:43:37    247s] - Area-Violation Based : On
[12/28 21:43:37    247s] - Start Rollback Level : -5
[12/28 21:43:37    247s] - Legalized            : On
[12/28 21:43:37    247s] - Window Based         : Off
[12/28 21:43:37    247s] - eDen incr mode       : Off
[12/28 21:43:37    247s] - Small incr mode      : Off
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] no activity file in design. spp won't run.
[12/28 21:43:37    247s] Collecting buffer chain nets ...
[12/28 21:43:37    247s] No Views given, use default active views for adaptive view pruning
[12/28 21:43:37    247s] SKP will enable view:
[12/28 21:43:37    247s]   av_func_mode_max
[12/28 21:43:37    247s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1634.6M
[12/28 21:43:37    247s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1634.6M
[12/28 21:43:37    247s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1634.6M
[12/28 21:43:37    247s] Starting Early Global Route congestion estimation: mem = 1634.6M
[12/28 21:43:37    247s] (I)       Started Loading and Dumping File ( Curr Mem: 1634.59 MB )
[12/28 21:43:37    247s] (I)       Reading DB...
[12/28 21:43:37    247s] (I)       Read data from FE... (mem=1634.6M)
[12/28 21:43:37    247s] (I)       Read nodes and places... (mem=1634.6M)
[12/28 21:43:37    247s] (I)       Done Read nodes and places (cpu=0.000s, mem=1634.6M)
[12/28 21:43:37    247s] (I)       Read nets... (mem=1634.6M)
[12/28 21:43:37    247s] (I)       Done Read nets (cpu=0.010s, mem=1634.6M)
[12/28 21:43:37    247s] (I)       Done Read data from FE (cpu=0.010s, mem=1634.6M)
[12/28 21:43:37    247s] (I)       before initializing RouteDB syMemory usage = 1634.6 MB
[12/28 21:43:37    247s] (I)       == Non-default Options ==
[12/28 21:43:37    247s] (I)       Maximum routing layer                              : 8
[12/28 21:43:37    247s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:43:37    247s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:43:37    247s] (I)       Use row-based GCell size
[12/28 21:43:37    247s] (I)       GCell unit size  : 7380
[12/28 21:43:37    247s] (I)       GCell multiplier : 1
[12/28 21:43:37    247s] (I)       build grid graph
[12/28 21:43:37    247s] (I)       build grid graph start
[12/28 21:43:37    247s] [NR-eGR] Track table information for default rule: 
[12/28 21:43:37    247s] [NR-eGR] METAL1 has no routable track
[12/28 21:43:37    247s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:43:37    247s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:43:37    247s] (I)       build grid graph end
[12/28 21:43:37    247s] (I)       ===========================================================================
[12/28 21:43:37    247s] (I)       == Report All Rule Vias ==
[12/28 21:43:37    247s] (I)       ===========================================================================
[12/28 21:43:37    247s] (I)        Via Rule : (Default)
[12/28 21:43:37    247s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:43:37    247s] (I)       ---------------------------------------------------------------------------
[12/28 21:43:37    247s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:43:37    247s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:43:37    247s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:43:37    247s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:43:37    247s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:43:37    247s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:43:37    247s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:43:37    247s] (I)       ===========================================================================
[12/28 21:43:37    247s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1634.59 MB )
[12/28 21:43:37    247s] (I)       Num PG vias on layer 2 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 3 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 4 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 5 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 6 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 7 : 0
[12/28 21:43:37    247s] (I)       Num PG vias on layer 8 : 0
[12/28 21:43:37    247s] [NR-eGR] Read 4480 PG shapes
[12/28 21:43:37    247s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.59 MB )
[12/28 21:43:37    247s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:43:37    247s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:43:37    247s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:43:37    247s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:43:37    247s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:43:37    247s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:43:37    247s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:43:37    247s] (I)       readDataFromPlaceDB
[12/28 21:43:37    247s] (I)       Read net information..
[12/28 21:43:37    247s] [NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[12/28 21:43:37    247s] (I)       Read testcase time = 0.000 seconds
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] (I)       early_global_route_priority property id does not exist.
[12/28 21:43:37    247s] (I)       Start initializing grid graph
[12/28 21:43:37    247s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:43:37    247s] (I)       End initializing grid graph
[12/28 21:43:37    247s] (I)       Model blockages into capacity
[12/28 21:43:37    247s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:43:37    247s] (I)       Started Modeling ( Curr Mem: 1634.59 MB )
[12/28 21:43:37    247s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:43:37    247s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:37    247s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1634.59 MB )
[12/28 21:43:37    247s] (I)       -- layer congestion ratio --
[12/28 21:43:37    247s] (I)       Layer 1 : 0.100000
[12/28 21:43:37    247s] (I)       Layer 2 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 3 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 4 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 5 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 6 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 7 : 0.700000
[12/28 21:43:37    247s] (I)       Layer 8 : 0.700000
[12/28 21:43:37    247s] (I)       ----------------------------
[12/28 21:43:37    247s] (I)       Number of ignored nets = 0
[12/28 21:43:37    247s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:43:37    247s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:43:37    247s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:43:37    247s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:43:37    247s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:43:37    247s] (I)       Before initializing Early Global Route syMemory usage = 1634.6 MB
[12/28 21:43:37    247s] (I)       Ndr track 0 does not exist
[12/28 21:43:37    247s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:43:37    247s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:43:37    247s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:43:37    247s] (I)       Site width          :   920  (dbu)
[12/28 21:43:37    247s] (I)       Row height          :  7380  (dbu)
[12/28 21:43:37    247s] (I)       GCell width         :  7380  (dbu)
[12/28 21:43:37    247s] (I)       GCell height        :  7380  (dbu)
[12/28 21:43:37    247s] (I)       Grid                :   177   175     8
[12/28 21:43:37    247s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:43:37    247s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:43:37    247s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:43:37    247s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:43:37    247s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:43:37    247s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:43:37    247s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:43:37    247s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:43:37    247s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:43:37    247s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:43:37    247s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:43:37    247s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:43:37    247s] (I)       --------------------------------------------------------
[12/28 21:43:37    247s] 
[12/28 21:43:37    247s] [NR-eGR] ============ Routing rule table ============
[12/28 21:43:37    247s] [NR-eGR] Rule id: 0  Nets: 1805 
[12/28 21:43:37    247s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:43:37    247s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:43:37    247s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:37    247s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:37    247s] [NR-eGR] ========================================
[12/28 21:43:37    247s] [NR-eGR] 
[12/28 21:43:37    247s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:43:37    247s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:43:37    247s] (I)       After initializing Early Global Route syMemory usage = 1635.8 MB
[12/28 21:43:37    247s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Reset routing kernel
[12/28 21:43:37    247s] (I)       Started Global Routing ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       ============= Initialization =============
[12/28 21:43:37    247s] (I)       totalPins=6242  totalGlobalPin=5835 (93.48%)
[12/28 21:43:37    247s] (I)       Started Net group 1 ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Started Build MST ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Generate topology with single threads
[12/28 21:43:37    247s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:43:37    247s] [NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[12/28 21:43:37    247s] (I)       
[12/28 21:43:37    247s] (I)       ============  Phase 1a Route ============
[12/28 21:43:37    247s] (I)       Started Phase 1a ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Started Pattern routing ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Usage: 19327 = (9109 H, 10218 V) = (1.25% H, 1.42% V) = (3.361e+04um H, 3.770e+04um V)
[12/28 21:43:37    247s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       
[12/28 21:43:37    247s] (I)       ============  Phase 1b Route ============
[12/28 21:43:37    247s] (I)       Started Phase 1b ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Usage: 19327 = (9109 H, 10218 V) = (1.25% H, 1.42% V) = (3.361e+04um H, 3.770e+04um V)
[12/28 21:43:37    247s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.131663e+04um
[12/28 21:43:37    247s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       
[12/28 21:43:37    247s] (I)       ============  Phase 1c Route ============
[12/28 21:43:37    247s] (I)       Started Phase 1c ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Usage: 19327 = (9109 H, 10218 V) = (1.25% H, 1.42% V) = (3.361e+04um H, 3.770e+04um V)
[12/28 21:43:37    247s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       
[12/28 21:43:37    247s] (I)       ============  Phase 1d Route ============
[12/28 21:43:37    247s] (I)       Started Phase 1d ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Usage: 19327 = (9109 H, 10218 V) = (1.25% H, 1.42% V) = (3.361e+04um H, 3.770e+04um V)
[12/28 21:43:37    247s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       
[12/28 21:43:37    247s] (I)       ============  Phase 1e Route ============
[12/28 21:43:37    247s] (I)       Started Phase 1e ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Started Route legalization ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Usage: 19327 = (9109 H, 10218 V) = (1.25% H, 1.42% V) = (3.361e+04um H, 3.770e+04um V)
[12/28 21:43:37    247s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.131663e+04um
[12/28 21:43:37    247s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    247s] (I)       Started Layer assignment ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       Running layer assignment with 1 threads
[12/28 21:43:37    248s] (I)       Finished Layer assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       
[12/28 21:43:37    248s] (I)       ============  Phase 1l Route ============
[12/28 21:43:37    248s] (I)       Started Phase 1l ( Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       
[12/28 21:43:37    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:43:37    248s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:43:37    248s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:43:37    248s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:43:37    248s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:37    248s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL2  (2)        13( 0.06%)         3( 0.01%)   ( 0.08%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:37    248s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:37    248s] [NR-eGR] Total               13( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/28 21:43:37    248s] [NR-eGR] 
[12/28 21:43:37    248s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1635.83 MB )
[12/28 21:43:37    248s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:43:37    248s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:43:37    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:43:37    248s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1635.8M
[12/28 21:43:37    248s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.068, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF: Starting HotSpotCal at level 1, MEM:1635.8M
[12/28 21:43:37    248s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:37    248s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:43:37    248s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:37    248s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:43:37    248s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:37    248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:43:37    248s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:43:37    248s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1635.8M
[12/28 21:43:37    248s] 
[12/28 21:43:37    248s] === incrementalPlace Internal Loop 1 ===
[12/28 21:43:37    248s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/28 21:43:37    248s] OPERPROF: Starting IPInitSPData at level 1, MEM:1635.8M
[12/28 21:43:37    248s] #spOpts: N=130 minPadR=1.1 
[12/28 21:43:37    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:   Starting post-place ADS at level 2, MEM:1635.8M
[12/28 21:43:37    248s] ADSU 0.151 -> 0.151. GS 29.520
[12/28 21:43:37    248s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.009, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:   Starting spMPad at level 2, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:     Starting spContextMPad at level 3, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1635.8M
[12/28 21:43:37    248s] no activity file in design. spp won't run.
[12/28 21:43:37    248s] [spp] 0
[12/28 21:43:37    248s] [adp] 0:1:1:3
[12/28 21:43:37    248s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1635.8M
[12/28 21:43:37    248s] SP #FI/SF FL/PI 0/0 1540/0
[12/28 21:43:37    248s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.053, MEM:1635.8M
[12/28 21:43:37    248s] PP off. flexM 0
[12/28 21:43:37    248s] OPERPROF: Starting CDPad at level 1, MEM:1635.8M
[12/28 21:43:37    248s] 3DP is on.
[12/28 21:43:37    248s] 3DP OF M2 0.001, M4 0.000. Diff 0
[12/28 21:43:37    248s] design sh 0.028.
[12/28 21:43:37    248s] design sh 0.028.
[12/28 21:43:37    248s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/28 21:43:37    248s] design sh 0.028.
[12/28 21:43:37    248s] CDPadU 0.194 -> 0.169. R=0.151, N=1540, GS=3.690
[12/28 21:43:37    248s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.070, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF: Starting InitSKP at level 1, MEM:1635.8M
[12/28 21:43:37    248s] no activity file in design. spp won't run.
[12/28 21:43:37    248s] no activity file in design. spp won't run.
[12/28 21:43:37    248s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/28 21:43:37    248s] OPERPROF: Finished InitSKP at level 1, CPU:0.230, REAL:0.234, MEM:1635.8M
[12/28 21:43:37    248s] NP #FI/FS/SF FL/PI: 3/0/0 1540/0
[12/28 21:43:37    248s] no activity file in design. spp won't run.
[12/28 21:43:37    248s] 
[12/28 21:43:37    248s] AB Est...
[12/28 21:43:37    248s] OPERPROF: Starting npPlace at level 1, MEM:1635.8M
[12/28 21:43:37    248s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:1640.5M
[12/28 21:43:37    248s] Iteration  4: Skipped, with CDP Off
[12/28 21:43:37    248s] 
[12/28 21:43:37    248s] AB Est...
[12/28 21:43:37    248s] OPERPROF: Starting npPlace at level 1, MEM:1640.5M
[12/28 21:43:37    248s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.013, MEM:1640.5M
[12/28 21:43:37    248s] Iteration  5: Skipped, with CDP Off
[12/28 21:43:37    248s] OPERPROF: Starting npPlace at level 1, MEM:1640.5M
[12/28 21:43:38    248s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/28 21:43:38    248s] No instances found in the vector
[12/28 21:43:38    248s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1640.5M, DRC: 0)
[12/28 21:43:38    248s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:43:38    249s] Iteration  6: Total net bbox = 3.909e+04 (2.06e+04 1.85e+04)
[12/28 21:43:38    249s]               Est.  stn bbox = 4.619e+04 (2.48e+04 2.14e+04)
[12/28 21:43:38    249s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1629.6M
[12/28 21:43:38    249s] OPERPROF: Finished npPlace at level 1, CPU:0.660, REAL:0.651, MEM:1629.6M
[12/28 21:43:38    249s] no activity file in design. spp won't run.
[12/28 21:43:38    249s] NP #FI/FS/SF FL/PI: 3/0/0 1540/0
[12/28 21:43:38    249s] no activity file in design. spp won't run.
[12/28 21:43:38    249s] OPERPROF: Starting npPlace at level 1, MEM:1629.6M
[12/28 21:43:38    249s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/28 21:43:38    249s] No instances found in the vector
[12/28 21:43:38    249s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1629.6M, DRC: 0)
[12/28 21:43:38    249s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:43:39    250s] Iteration  7: Total net bbox = 4.503e+04 (2.22e+04 2.28e+04)
[12/28 21:43:39    250s]               Est.  stn bbox = 5.369e+04 (2.71e+04 2.65e+04)
[12/28 21:43:39    250s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1626.6M
[12/28 21:43:39    250s] OPERPROF: Finished npPlace at level 1, CPU:1.120, REAL:1.105, MEM:1626.6M
[12/28 21:43:39    250s] no activity file in design. spp won't run.
[12/28 21:43:39    250s] NP #FI/FS/SF FL/PI: 3/0/0 1540/0
[12/28 21:43:39    250s] no activity file in design. spp won't run.
[12/28 21:43:39    250s] OPERPROF: Starting npPlace at level 1, MEM:1626.6M
[12/28 21:43:39    250s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/28 21:43:39    250s] No instances found in the vector
[12/28 21:43:39    250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1626.6M, DRC: 0)
[12/28 21:43:39    250s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:43:40    251s] Iteration  8: Total net bbox = 4.667e+04 (2.29e+04 2.38e+04)
[12/28 21:43:40    251s]               Est.  stn bbox = 5.567e+04 (2.80e+04 2.77e+04)
[12/28 21:43:40    251s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1626.6M
[12/28 21:43:40    251s] OPERPROF: Finished npPlace at level 1, CPU:0.890, REAL:0.886, MEM:1626.6M
[12/28 21:43:40    251s] no activity file in design. spp won't run.
[12/28 21:43:40    251s] NP #FI/FS/SF FL/PI: 3/0/0 1540/0
[12/28 21:43:40    251s] no activity file in design. spp won't run.
[12/28 21:43:40    251s] OPERPROF: Starting npPlace at level 1, MEM:1626.6M
[12/28 21:43:40    251s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/28 21:43:40    251s] No instances found in the vector
[12/28 21:43:40    251s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1626.6M, DRC: 0)
[12/28 21:43:40    251s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:43:41    252s] Iteration  9: Total net bbox = 4.954e+04 (2.44e+04 2.52e+04)
[12/28 21:43:41    252s]               Est.  stn bbox = 5.862e+04 (2.95e+04 2.91e+04)
[12/28 21:43:41    252s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1626.6M
[12/28 21:43:41    252s] OPERPROF: Finished npPlace at level 1, CPU:1.010, REAL:1.000, MEM:1626.6M
[12/28 21:43:41    252s] no activity file in design. spp won't run.
[12/28 21:43:41    252s] NP #FI/FS/SF FL/PI: 3/0/0 1540/0
[12/28 21:43:41    252s] no activity file in design. spp won't run.
[12/28 21:43:41    252s] OPERPROF: Starting npPlace at level 1, MEM:1626.6M
[12/28 21:43:41    252s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/28 21:43:41    252s] No instances found in the vector
[12/28 21:43:41    252s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1626.6M, DRC: 0)
[12/28 21:43:41    252s] 0 (out of 0) MH cells were successfully legalized.
[12/28 21:43:43    253s] Iteration 10: Total net bbox = 5.177e+04 (2.52e+04 2.66e+04)
[12/28 21:43:43    253s]               Est.  stn bbox = 6.091e+04 (3.04e+04 3.06e+04)
[12/28 21:43:43    253s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1626.6M
[12/28 21:43:43    253s] OPERPROF: Finished npPlace at level 1, CPU:1.320, REAL:1.309, MEM:1626.6M
[12/28 21:43:43    253s] Move report: Timing Driven Placement moves 1540 insts, mean move: 59.17 um, max move: 135.85 um
[12/28 21:43:43    253s] 	Max move on inst (U2026): (316.02, 342.35) --> (408.07, 298.55)
[12/28 21:43:43    253s] no activity file in design. spp won't run.
[12/28 21:43:43    253s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.007, MEM:1626.6M
[12/28 21:43:43    253s] 
[12/28 21:43:43    253s] Finished Incremental Placement (cpu=0:00:05.5, real=0:00:06.0, mem=1626.6M)
[12/28 21:43:43    253s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/28 21:43:43    253s] Type 'man IMPSP-9025' for more detail.
[12/28 21:43:43    253s] CongRepair sets shifter mode to gplace
[12/28 21:43:43    253s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1626.6M
[12/28 21:43:43    253s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:43    253s] All LLGs are deleted
[12/28 21:43:43    253s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1626.6M
[12/28 21:43:43    253s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1626.6M
[12/28 21:43:43    253s] Core basic site is TSM13SITE
[12/28 21:43:43    253s] Fast DP-INIT is on for default
[12/28 21:43:43    253s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:43:43    253s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.020, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:         Starting CMU at level 5, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.022, MEM:1627.3M
[12/28 21:43:43    253s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1627.3MB).
[12/28 21:43:43    253s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.027, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.027, MEM:1627.3M
[12/28 21:43:43    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.6
[12/28 21:43:43    253s] OPERPROF:   Starting RefinePlace at level 2, MEM:1627.3M
[12/28 21:43:43    253s] *** Starting refinePlace (0:04:14 mem=1627.3M) ***
[12/28 21:43:43    253s] Total net bbox length = 6.596e+04 (3.272e+04 3.324e+04) (ext = 2.662e+04)
[12/28 21:43:43    253s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:43    253s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1627.3M
[12/28 21:43:43    253s] Starting refinePlace ...
[12/28 21:43:43    253s] ** Cut row section cpu time 0:00:00.0.
[12/28 21:43:43    253s]    Spread Effort: high, pre-route mode, useDDP on.
[12/28 21:43:43    253s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1627.3MB) @(0:04:14 - 0:04:14).
[12/28 21:43:43    253s] Move report: preRPlace moves 1540 insts, mean move: 1.08 um, max move: 3.96 um
[12/28 21:43:43    253s] 	Max move on inst (U1077): (469.05, 329.77) --> (471.50, 331.28)
[12/28 21:43:43    253s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[12/28 21:43:43    253s] wireLenOptFixPriorityInst 0 inst fixed
[12/28 21:43:43    253s] Placement tweakage begins.
[12/28 21:43:43    253s] wire length = 7.535e+04
[12/28 21:43:43    253s] wire length = 7.346e+04
[12/28 21:43:43    253s] Placement tweakage ends.
[12/28 21:43:43    253s] Move report: tweak moves 289 insts, mean move: 3.49 um, max move: 20.70 um
[12/28 21:43:43    253s] 	Max move on inst (U1285): (332.58, 312.83) --> (353.28, 312.83)
[12/28 21:43:43    253s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1627.3MB) @(0:04:14 - 0:04:14).
[12/28 21:43:43    253s] 
[12/28 21:43:43    253s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:43:43    253s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:43    253s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1627.3MB) @(0:04:14 - 0:04:14).
[12/28 21:43:43    253s] Move report: Detail placement moves 1540 insts, mean move: 1.66 um, max move: 22.92 um
[12/28 21:43:43    253s] 	Max move on inst (U1285): (331.87, 311.32) --> (353.28, 312.83)
[12/28 21:43:43    253s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.3MB
[12/28 21:43:43    253s] Statistics of distance of Instance movement in refine placement:
[12/28 21:43:43    253s]   maximum (X+Y) =        22.92 um
[12/28 21:43:43    253s]   inst (U1285) with max move: (331.867, 311.322) -> (353.28, 312.83)
[12/28 21:43:43    253s]   mean    (X+Y) =         1.66 um
[12/28 21:43:43    253s] Summary Report:
[12/28 21:43:43    253s] Instances move: 1540 (out of 1540 movable)
[12/28 21:43:43    253s] Instances flipped: 0
[12/28 21:43:43    253s] Mean displacement: 1.66 um
[12/28 21:43:43    253s] Max displacement: 22.92 um (Instance: U1285) (331.867, 311.322) -> (353.28, 312.83)
[12/28 21:43:43    253s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
[12/28 21:43:43    253s] Total instances moved : 1540
[12/28 21:43:43    253s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.170, REAL:0.165, MEM:1627.3M
[12/28 21:43:43    253s] Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
[12/28 21:43:43    253s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.3MB
[12/28 21:43:43    253s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1627.3MB) @(0:04:14 - 0:04:14).
[12/28 21:43:43    253s] *** Finished refinePlace (0:04:14 mem=1627.3M) ***
[12/28 21:43:43    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.6
[12/28 21:43:43    253s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.173, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.205, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1627.3M
[12/28 21:43:43    253s] Starting Early Global Route congestion estimation: mem = 1627.3M
[12/28 21:43:43    253s] (I)       Started Loading and Dumping File ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Reading DB...
[12/28 21:43:43    253s] (I)       Read data from FE... (mem=1627.3M)
[12/28 21:43:43    253s] (I)       Read nodes and places... (mem=1627.3M)
[12/28 21:43:43    253s] (I)       Done Read nodes and places (cpu=0.000s, mem=1627.3M)
[12/28 21:43:43    253s] (I)       Read nets... (mem=1627.3M)
[12/28 21:43:43    253s] (I)       Done Read nets (cpu=0.010s, mem=1627.3M)
[12/28 21:43:43    253s] (I)       Done Read data from FE (cpu=0.010s, mem=1627.3M)
[12/28 21:43:43    253s] (I)       before initializing RouteDB syMemory usage = 1627.3 MB
[12/28 21:43:43    253s] (I)       == Non-default Options ==
[12/28 21:43:43    253s] (I)       Maximum routing layer                              : 8
[12/28 21:43:43    253s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:43:43    253s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:43:43    253s] (I)       Use row-based GCell size
[12/28 21:43:43    253s] (I)       GCell unit size  : 7380
[12/28 21:43:43    253s] (I)       GCell multiplier : 1
[12/28 21:43:43    253s] (I)       build grid graph
[12/28 21:43:43    253s] (I)       build grid graph start
[12/28 21:43:43    253s] [NR-eGR] Track table information for default rule: 
[12/28 21:43:43    253s] [NR-eGR] METAL1 has no routable track
[12/28 21:43:43    253s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:43:43    253s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:43:43    253s] (I)       build grid graph end
[12/28 21:43:43    253s] (I)       ===========================================================================
[12/28 21:43:43    253s] (I)       == Report All Rule Vias ==
[12/28 21:43:43    253s] (I)       ===========================================================================
[12/28 21:43:43    253s] (I)        Via Rule : (Default)
[12/28 21:43:43    253s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:43:43    253s] (I)       ---------------------------------------------------------------------------
[12/28 21:43:43    253s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:43:43    253s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:43:43    253s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:43:43    253s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:43:43    253s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:43:43    253s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:43:43    253s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:43:43    253s] (I)       ===========================================================================
[12/28 21:43:43    253s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Num PG vias on layer 2 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 3 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 4 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 5 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 6 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 7 : 0
[12/28 21:43:43    253s] (I)       Num PG vias on layer 8 : 0
[12/28 21:43:43    253s] [NR-eGR] Read 4480 PG shapes
[12/28 21:43:43    253s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:43:43    253s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:43:43    253s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:43:43    253s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:43:43    253s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:43:43    253s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:43:43    253s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:43:43    253s] (I)       readDataFromPlaceDB
[12/28 21:43:43    253s] (I)       Read net information..
[12/28 21:43:43    253s] [NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[12/28 21:43:43    253s] (I)       Read testcase time = 0.000 seconds
[12/28 21:43:43    253s] 
[12/28 21:43:43    253s] (I)       early_global_route_priority property id does not exist.
[12/28 21:43:43    253s] (I)       Start initializing grid graph
[12/28 21:43:43    253s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:43:43    253s] (I)       End initializing grid graph
[12/28 21:43:43    253s] (I)       Model blockages into capacity
[12/28 21:43:43    253s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:43:43    253s] (I)       Started Modeling ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:43:43    253s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:43    253s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       -- layer congestion ratio --
[12/28 21:43:43    253s] (I)       Layer 1 : 0.100000
[12/28 21:43:43    253s] (I)       Layer 2 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 3 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 4 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 5 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 6 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 7 : 0.700000
[12/28 21:43:43    253s] (I)       Layer 8 : 0.700000
[12/28 21:43:43    253s] (I)       ----------------------------
[12/28 21:43:43    253s] (I)       Number of ignored nets = 0
[12/28 21:43:43    253s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:43:43    253s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:43:43    253s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:43:43    253s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:43:43    253s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:43:43    253s] (I)       Before initializing Early Global Route syMemory usage = 1627.3 MB
[12/28 21:43:43    253s] (I)       Ndr track 0 does not exist
[12/28 21:43:43    253s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:43:43    253s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:43:43    253s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:43:43    253s] (I)       Site width          :   920  (dbu)
[12/28 21:43:43    253s] (I)       Row height          :  7380  (dbu)
[12/28 21:43:43    253s] (I)       GCell width         :  7380  (dbu)
[12/28 21:43:43    253s] (I)       GCell height        :  7380  (dbu)
[12/28 21:43:43    253s] (I)       Grid                :   177   175     8
[12/28 21:43:43    253s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:43:43    253s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:43:43    253s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:43:43    253s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:43:43    253s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:43:43    253s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:43:43    253s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:43:43    253s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:43:43    253s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:43:43    253s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:43:43    253s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:43:43    253s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:43:43    253s] (I)       --------------------------------------------------------
[12/28 21:43:43    253s] 
[12/28 21:43:43    253s] [NR-eGR] ============ Routing rule table ============
[12/28 21:43:43    253s] [NR-eGR] Rule id: 0  Nets: 1805 
[12/28 21:43:43    253s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:43:43    253s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:43:43    253s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:43    253s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:43    253s] [NR-eGR] ========================================
[12/28 21:43:43    253s] [NR-eGR] 
[12/28 21:43:43    253s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:43:43    253s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:43:43    253s] (I)       After initializing Early Global Route syMemory usage = 1627.3 MB
[12/28 21:43:43    253s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Reset routing kernel
[12/28 21:43:43    253s] (I)       Started Global Routing ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       ============= Initialization =============
[12/28 21:43:43    253s] (I)       totalPins=6242  totalGlobalPin=5897 (94.47%)
[12/28 21:43:43    253s] (I)       Started Net group 1 ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Started Build MST ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Generate topology with single threads
[12/28 21:43:43    253s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:43:43    253s] [NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1a Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1a ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Started Pattern routing ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:43    253s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1b Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1b ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:43    253s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:43:43    253s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1c Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1c ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:43    253s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1d Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1d ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:43    253s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1e Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1e ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Started Route legalization ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:43    253s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:43:43    253s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Started Layer assignment ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Running layer assignment with 1 threads
[12/28 21:43:43    253s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] (I)       ============  Phase 1l Route ============
[12/28 21:43:43    253s] (I)       Started Phase 1l ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       
[12/28 21:43:43    253s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:43:43    253s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:43:43    253s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:43:43    253s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:43:43    253s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:43    253s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:43    253s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:43    253s] [NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[12/28 21:43:43    253s] [NR-eGR] 
[12/28 21:43:43    253s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:43:43    253s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:43:43    253s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:43:43    253s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1627.3M
[12/28 21:43:43    253s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.067, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF: Starting HotSpotCal at level 1, MEM:1627.3M
[12/28 21:43:43    253s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:43    253s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:43:43    253s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:43    253s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:43:43    253s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:43    253s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:43:43    253s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:43:43    253s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1627.3M
[12/28 21:43:43    253s] Starting Early Global Route wiring: mem = 1627.3M
[12/28 21:43:43    253s] (I)       ============= track Assignment ============
[12/28 21:43:43    253s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Started Track Assignment ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:43:43    253s] (I)       Running track assignment with 1 threads
[12/28 21:43:43    253s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] (I)       Run Multi-thread track assignment
[12/28 21:43:43    253s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Started Export DB wires ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Started Export all nets ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Started Set wire vias ( Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1627.30 MB )
[12/28 21:43:43    253s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:43    253s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6106
[12/28 21:43:43    253s] [NR-eGR] METAL2  (2V) length: 1.740762e+04um, number of vias: 8507
[12/28 21:43:43    253s] [NR-eGR] METAL3  (3H) length: 2.106383e+04um, number of vias: 769
[12/28 21:43:43    253s] [NR-eGR] METAL4  (4V) length: 1.402556e+04um, number of vias: 177
[12/28 21:43:43    253s] [NR-eGR] METAL5  (5H) length: 1.262349e+04um, number of vias: 75
[12/28 21:43:43    253s] [NR-eGR] METAL6  (6V) length: 7.861420e+03um, number of vias: 5
[12/28 21:43:43    253s] [NR-eGR] METAL7  (7H) length: 4.705800e+02um, number of vias: 0
[12/28 21:43:43    253s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:43:43    253s] [NR-eGR] Total length: 7.345250e+04um, number of vias: 15639
[12/28 21:43:43    253s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:43    253s] [NR-eGR] Total eGR-routed clock nets wire length: 2.357690e+03um 
[12/28 21:43:43    253s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:43:43    253s] Early Global Route wiring runtime: 0.06 seconds, mem = 1627.3M
[12/28 21:43:43    253s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.051, MEM:1627.3M
[12/28 21:43:43    253s] 0 delay mode for cte disabled.
[12/28 21:43:43    253s] SKP cleared!
[12/28 21:43:43    253s] 
[12/28 21:43:43    253s] *** Finished incrementalPlace (cpu=0:00:06.0, real=0:00:06.0)***
[12/28 21:43:43    253s] All LLGs are deleted
[12/28 21:43:43    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1627.3M
[12/28 21:43:43    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1627.3M
[12/28 21:43:43    253s] Start to check current routing status for nets...
[12/28 21:43:43    253s] All nets are already routed correctly.
[12/28 21:43:43    253s] End to check current routing status for nets (mem=1627.3M)
[12/28 21:43:43    253s] Extraction called for design 'ipdc' of instances=1543 and nets=1824 using extraction engine 'preRoute' .
[12/28 21:43:43    253s] PreRoute RC Extraction called for design ipdc.
[12/28 21:43:43    253s] RC Extraction called in multi-corner(1) mode.
[12/28 21:43:43    253s] RCMode: PreRoute
[12/28 21:43:43    253s]       RC Corner Indexes            0   
[12/28 21:43:43    253s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:43:43    253s] Resistance Scaling Factor    : 1.00000 
[12/28 21:43:43    253s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:43:43    253s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:43:43    253s] Shrink Factor                : 1.00000
[12/28 21:43:43    253s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:43:43    253s] Using capacitance table file ...
[12/28 21:43:43    253s] LayerId::1 widthSet size::4
[12/28 21:43:43    253s] LayerId::2 widthSet size::4
[12/28 21:43:43    253s] LayerId::3 widthSet size::4
[12/28 21:43:43    253s] LayerId::4 widthSet size::4
[12/28 21:43:43    253s] LayerId::5 widthSet size::4
[12/28 21:43:43    253s] LayerId::6 widthSet size::4
[12/28 21:43:43    253s] LayerId::7 widthSet size::5
[12/28 21:43:43    253s] LayerId::8 widthSet size::3
[12/28 21:43:43    253s] Updating RC grid for preRoute extraction ...
[12/28 21:43:43    253s] Initializing multi-corner capacitance tables ... 
[12/28 21:43:43    253s] Initializing multi-corner resistance tables ...
[12/28 21:43:43    253s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:43    253s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.205830 ; uaWl: 1.000000 ; uaWlH: 0.476240 ; aWlH: 0.000000 ; Pmax: 0.877500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:43:43    253s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1627.301M)
[12/28 21:43:43    253s] Compute RC Scale Done ...
[12/28 21:43:43    253s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1140.6M, totSessionCpu=0:04:14 **
[12/28 21:43:43    253s] #################################################################################
[12/28 21:43:43    253s] # Design Stage: PreRoute
[12/28 21:43:43    253s] # Design Name: ipdc
[12/28 21:43:43    253s] # Design Mode: 130nm
[12/28 21:43:43    253s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:43:43    253s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:43:43    253s] # Signoff Settings: SI Off 
[12/28 21:43:43    253s] #################################################################################
[12/28 21:43:43    254s] Calculate delays in Single mode...
[12/28 21:43:43    254s] Topological Sorting (REAL = 0:00:00.0, MEM = 1637.5M, InitMEM = 1637.5M)
[12/28 21:43:43    254s] Start delay calculation (fullDC) (1 T). (MEM=1637.52)
[12/28 21:43:43    254s] End AAE Lib Interpolated Model. (MEM=1637.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:43    254s] Total number of fetched objects 1868
[12/28 21:43:43    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:43    254s] End delay calculation. (MEM=1653.21 CPU=0:00:00.3 REAL=0:00:00.0)
[12/28 21:43:43    254s] End delay calculation (fullDC). (MEM=1653.21 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 21:43:43    254s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1653.2M) ***
[12/28 21:43:44    254s] *** Timing Is met
[12/28 21:43:44    254s] *** Check timing (0:00:00.0)
[12/28 21:43:44    254s] *** Timing Is met
[12/28 21:43:44    254s] *** Check timing (0:00:00.0)
[12/28 21:43:44    254s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/28 21:43:44    254s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:44    254s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:44    254s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=1669.2M
[12/28 21:43:44    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=1669.2M
[12/28 21:43:44    254s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:44    254s] ### Creating PhyDesignMc. totSessionCpu=0:04:15 mem=1688.3M
[12/28 21:43:44    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:1688.3M
[12/28 21:43:44    254s] #spOpts: N=130 minPadR=1.1 
[12/28 21:43:44    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1688.3M
[12/28 21:43:44    254s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1688.3M
[12/28 21:43:44    254s] Core basic site is TSM13SITE
[12/28 21:43:44    254s] Fast DP-INIT is on for default
[12/28 21:43:44    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:43:44    254s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.021, MEM:1720.3M
[12/28 21:43:44    254s] OPERPROF:     Starting CMU at level 3, MEM:1720.3M
[12/28 21:43:44    254s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:44    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1720.3M
[12/28 21:43:44    254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1720.3MB).
[12/28 21:43:44    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.028, MEM:1720.3M
[12/28 21:43:44    254s] TotalInstCnt at PhyDesignMc Initialization: 1,540
[12/28 21:43:44    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:15 mem=1720.3M
[12/28 21:43:44    254s] Begin: Area Reclaim Optimization
[12/28 21:43:44    254s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:14.6/0:21:56.6 (0.2), mem = 1720.3M
[12/28 21:43:44    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.21
[12/28 21:43:44    254s] 
[12/28 21:43:44    254s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/28 21:43:44    254s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=1720.3M
[12/28 21:43:44    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=1720.3M
[12/28 21:43:45    255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.52
[12/28 21:43:45    255s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:45    255s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/28 21:43:45    255s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:45    255s] |    14.52%|        -|   0.000|   0.000|   0:00:00.0| 1720.3M|
[12/28 21:43:45    255s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:43:45    255s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
[12/28 21:43:45    255s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
[12/28 21:43:45    255s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
[12/28 21:43:45    255s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/28 21:43:45    255s] |    14.52%|        0|   0.000|   0.000|   0:00:00.0| 1720.3M|
[12/28 21:43:45    255s] +----------+---------+--------+--------+------------+--------+
[12/28 21:43:45    255s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.52
[12/28 21:43:45    255s] 
[12/28 21:43:45    255s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/28 21:43:45    255s] --------------------------------------------------------------
[12/28 21:43:45    255s] |                                   | Total     | Sequential |
[12/28 21:43:45    255s] --------------------------------------------------------------
[12/28 21:43:45    255s] | Num insts resized                 |       0  |       0    |
[12/28 21:43:45    255s] | Num insts undone                  |       0  |       0    |
[12/28 21:43:45    255s] | Num insts Downsized               |       0  |       0    |
[12/28 21:43:45    255s] | Num insts Samesized               |       0  |       0    |
[12/28 21:43:45    255s] | Num insts Upsized                 |       0  |       0    |
[12/28 21:43:45    255s] | Num multiple commits+uncommits    |       0  |       -    |
[12/28 21:43:45    255s] --------------------------------------------------------------
[12/28 21:43:45    255s] Bottom Preferred Layer:
[12/28 21:43:45    255s]     None
[12/28 21:43:45    255s] Via Pillar Rule:
[12/28 21:43:45    255s]     None
[12/28 21:43:45    255s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[12/28 21:43:45    255s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:       Starting CMU at level 4, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.022, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:1720.3M
[12/28 21:43:45    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.7
[12/28 21:43:45    255s] OPERPROF: Starting RefinePlace at level 1, MEM:1720.3M
[12/28 21:43:45    255s] *** Starting refinePlace (0:04:16 mem=1720.3M) ***
[12/28 21:43:45    255s] Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
[12/28 21:43:45    255s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:45    255s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1720.3M
[12/28 21:43:45    255s] Starting refinePlace ...
[12/28 21:43:45    255s] 
[12/28 21:43:45    255s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:43:45    255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:45    255s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1720.3MB) @(0:04:16 - 0:04:16).
[12/28 21:43:45    255s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:45    255s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.3MB
[12/28 21:43:45    255s] Statistics of distance of Instance movement in refine placement:
[12/28 21:43:45    255s]   maximum (X+Y) =         0.00 um
[12/28 21:43:45    255s]   mean    (X+Y) =         0.00 um
[12/28 21:43:45    255s] Summary Report:
[12/28 21:43:45    255s] Instances move: 0 (out of 1540 movable)
[12/28 21:43:45    255s] Instances flipped: 0
[12/28 21:43:45    255s] Mean displacement: 0.00 um
[12/28 21:43:45    255s] Max displacement: 0.00 um 
[12/28 21:43:45    255s] Total instances moved : 0
[12/28 21:43:45    255s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.024, MEM:1720.3M
[12/28 21:43:45    255s] Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
[12/28 21:43:45    255s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.3MB
[12/28 21:43:45    255s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1720.3MB) @(0:04:16 - 0:04:16).
[12/28 21:43:45    255s] *** Finished refinePlace (0:04:16 mem=1720.3M) ***
[12/28 21:43:45    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.7
[12/28 21:43:45    255s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.032, MEM:1720.3M
[12/28 21:43:45    255s] *** maximum move = 0.00 um ***
[12/28 21:43:45    255s] *** Finished re-routing un-routed nets (1720.3M) ***
[12/28 21:43:45    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Starting CMU at level 3, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1720.3M
[12/28 21:43:45    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1720.3M
[12/28 21:43:45    255s] 
[12/28 21:43:45    255s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1720.3M) ***
[12/28 21:43:45    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.21
[12/28 21:43:45    255s] *** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:15.9/0:21:57.9 (0.2), mem = 1720.3M
[12/28 21:43:45    255s] 
[12/28 21:43:45    255s] =============================================================================================
[12/28 21:43:45    255s]  Step TAT Report for AreaOpt #6
[12/28 21:43:45    255s] =============================================================================================
[12/28 21:43:45    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:45    255s] ---------------------------------------------------------------------------------------------
[12/28 21:43:45    255s] [ RefinePlace            ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/28 21:43:45    255s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:45    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:45    255s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:45    255s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:45    255s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 21:43:45    255s] [ OptGetWeight           ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:45    255s] [ OptEval                ]     36   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/28 21:43:45    255s] [ OptCommit              ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:45    255s] [ PostCommitDelayCalc    ]     37   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:45    255s] [ MISC                   ]          0:00:01.1  (  82.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/28 21:43:45    255s] ---------------------------------------------------------------------------------------------
[12/28 21:43:45    255s]  AreaOpt #6 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/28 21:43:45    255s] ---------------------------------------------------------------------------------------------
[12/28 21:43:45    255s] 
[12/28 21:43:45    255s] TotalInstCnt at PhyDesignMc Destruction: 1,540
[12/28 21:43:45    255s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1639.21M, totSessionCpu=0:04:16).
[12/28 21:43:45    255s] **INFO: Flow update: Design timing is met.
[12/28 21:43:45    255s] Begin: GigaOpt postEco DRV Optimization
[12/28 21:43:45    255s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS -max_fanout
[12/28 21:43:45    255s] Info: 1 ideal net excluded from IPO operation.
[12/28 21:43:45    255s] Info: 1 clock net  excluded from IPO operation.
[12/28 21:43:45    255s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:16.0/0:21:57.9 (0.2), mem = 1639.2M
[12/28 21:43:45    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.147172.22
[12/28 21:43:45    255s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/28 21:43:45    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:16 mem=1639.2M
[12/28 21:43:45    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1639.2M
[12/28 21:43:45    255s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/28 21:43:45    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.2M
[12/28 21:43:45    255s] OPERPROF:     Starting CMU at level 3, MEM:1639.2M
[12/28 21:43:45    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1639.2M
[12/28 21:43:45    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1639.2M
[12/28 21:43:45    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1639.2MB).
[12/28 21:43:45    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1639.2M
[12/28 21:43:45    256s] TotalInstCnt at PhyDesignMc Initialization: 1,540
[12/28 21:43:45    256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=1639.2M
[12/28 21:43:45    256s] 
[12/28 21:43:45    256s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/28 21:43:45    256s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=1639.2M
[12/28 21:43:45    256s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=1639.2M
[12/28 21:43:48    258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1658.3M
[12/28 21:43:48    258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1658.3M
[12/28 21:43:48    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:48    258s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/28 21:43:48    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:48    258s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/28 21:43:48    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:48    258s] Info: violation cost 0.116624 (cap = 0.116624, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:48    258s] |     0|     0|     0.00|     1|     1|    -0.02|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0|  14.52|          |         |
[12/28 21:43:48    258s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:48    258s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       1|  14.52| 0:00:00.0|  1701.0M|
[12/28 21:43:48    258s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/28 21:43:48    258s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       0|  14.52| 0:00:00.0|  1701.0M|
[12/28 21:43:48    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/28 21:43:48    258s] Bottom Preferred Layer:
[12/28 21:43:48    258s]     None
[12/28 21:43:48    258s] Via Pillar Rule:
[12/28 21:43:48    258s]     None
[12/28 21:43:48    258s] 
[12/28 21:43:48    258s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1701.0M) ***
[12/28 21:43:48    258s] 
[12/28 21:43:48    258s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1701.0M
[12/28 21:43:48    258s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1701.0M
[12/28 21:43:48    258s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1701.0M
[12/28 21:43:48    258s] OPERPROF:       Starting CMU at level 4, MEM:1701.0M
[12/28 21:43:48    258s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.022, MEM:1701.0M
[12/28 21:43:48    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.8
[12/28 21:43:48    259s] OPERPROF: Starting RefinePlace at level 1, MEM:1701.0M
[12/28 21:43:48    259s] *** Starting refinePlace (0:04:19 mem=1701.0M) ***
[12/28 21:43:48    259s] Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
[12/28 21:43:48    259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:48    259s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1701.0M
[12/28 21:43:48    259s] Starting refinePlace ...
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:43:48    259s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:48    259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1701.0MB) @(0:04:19 - 0:04:19).
[12/28 21:43:48    259s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:43:48    259s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1701.0MB
[12/28 21:43:48    259s] Statistics of distance of Instance movement in refine placement:
[12/28 21:43:48    259s]   maximum (X+Y) =         0.00 um
[12/28 21:43:48    259s]   mean    (X+Y) =         0.00 um
[12/28 21:43:48    259s] Summary Report:
[12/28 21:43:48    259s] Instances move: 0 (out of 1540 movable)
[12/28 21:43:48    259s] Instances flipped: 0
[12/28 21:43:48    259s] Mean displacement: 0.00 um
[12/28 21:43:48    259s] Max displacement: 0.00 um 
[12/28 21:43:48    259s] Total instances moved : 0
[12/28 21:43:48    259s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.024, MEM:1701.0M
[12/28 21:43:48    259s] Total net bbox length = 6.475e+04 (3.122e+04 3.353e+04) (ext = 2.655e+04)
[12/28 21:43:48    259s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1701.0MB
[12/28 21:43:48    259s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1701.0MB) @(0:04:19 - 0:04:19).
[12/28 21:43:48    259s] *** Finished refinePlace (0:04:19 mem=1701.0M) ***
[12/28 21:43:48    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.8
[12/28 21:43:48    259s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.031, MEM:1701.0M
[12/28 21:43:48    259s] *** maximum move = 0.00 um ***
[12/28 21:43:48    259s] *** Finished re-routing un-routed nets (1701.0M) ***
[12/28 21:43:48    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:     Starting CMU at level 3, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1701.0M
[12/28 21:43:48    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1701.0M
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1701.0M) ***
[12/28 21:43:48    259s] TotalInstCnt at PhyDesignMc Destruction: 1,540
[12/28 21:43:48    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.147172.22
[12/28 21:43:48    259s] *** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:04:19.1/0:22:01.1 (0.2), mem = 1681.9M
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] =============================================================================================
[12/28 21:43:48    259s]  Step TAT Report for DrvOpt #10
[12/28 21:43:48    259s] =============================================================================================
[12/28 21:43:48    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:48    259s] ---------------------------------------------------------------------------------------------
[12/28 21:43:48    259s] [ RefinePlace            ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 21:43:48    259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 21:43:48    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:48    259s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:48    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 21:43:48    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:48    259s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 21:43:48    259s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:48    259s] [ OptEval                ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:48    259s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:43:48    259s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/28 21:43:48    259s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:48    259s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/28 21:43:48    259s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.3
[12/28 21:43:48    259s] [ MISC                   ]          0:00:02.9  (  91.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/28 21:43:48    259s] ---------------------------------------------------------------------------------------------
[12/28 21:43:48    259s]  DrvOpt #10 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[12/28 21:43:48    259s] ---------------------------------------------------------------------------------------------
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] End: GigaOpt postEco DRV Optimization
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] Active setup views:
[12/28 21:43:48    259s]  av_func_mode_max
[12/28 21:43:48    259s]   Dominating endpoints: 0
[12/28 21:43:48    259s]   Dominating TNS: -0.000
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] Extraction called for design 'ipdc' of instances=1543 and nets=1824 using extraction engine 'preRoute' .
[12/28 21:43:48    259s] PreRoute RC Extraction called for design ipdc.
[12/28 21:43:48    259s] RC Extraction called in multi-corner(1) mode.
[12/28 21:43:48    259s] RCMode: PreRoute
[12/28 21:43:48    259s]       RC Corner Indexes            0   
[12/28 21:43:48    259s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:43:48    259s] Resistance Scaling Factor    : 1.00000 
[12/28 21:43:48    259s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:43:48    259s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:43:48    259s] Shrink Factor                : 1.00000
[12/28 21:43:48    259s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:43:48    259s] Using capacitance table file ...
[12/28 21:43:48    259s] RC Grid backup saved.
[12/28 21:43:48    259s] LayerId::1 widthSet size::4
[12/28 21:43:48    259s] LayerId::2 widthSet size::4
[12/28 21:43:48    259s] LayerId::3 widthSet size::4
[12/28 21:43:48    259s] LayerId::4 widthSet size::4
[12/28 21:43:48    259s] LayerId::5 widthSet size::4
[12/28 21:43:48    259s] LayerId::6 widthSet size::4
[12/28 21:43:48    259s] LayerId::7 widthSet size::5
[12/28 21:43:48    259s] LayerId::8 widthSet size::3
[12/28 21:43:48    259s] Skipped RC grid update for preRoute extraction.
[12/28 21:43:48    259s] Initializing multi-corner capacitance tables ... 
[12/28 21:43:48    259s] Initializing multi-corner resistance tables ...
[12/28 21:43:48    259s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:43:48    259s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.205830 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.877500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:43:48    259s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1621.691M)
[12/28 21:43:48    259s] Skewing Data Summary (End_of_FINAL)
[12/28 21:43:48    259s] --------------------------------------------------
[12/28 21:43:48    259s]  Total skewed count:0
[12/28 21:43:48    259s] --------------------------------------------------
[12/28 21:43:48    259s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] (I)       Started Loading and Dumping File ( Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] (I)       Reading DB...
[12/28 21:43:48    259s] (I)       Read data from FE... (mem=1625.7M)
[12/28 21:43:48    259s] (I)       Read nodes and places... (mem=1625.7M)
[12/28 21:43:48    259s] (I)       Done Read nodes and places (cpu=0.010s, mem=1625.7M)
[12/28 21:43:48    259s] (I)       Read nets... (mem=1625.7M)
[12/28 21:43:48    259s] (I)       Done Read nets (cpu=0.000s, mem=1625.7M)
[12/28 21:43:48    259s] (I)       Done Read data from FE (cpu=0.010s, mem=1625.7M)
[12/28 21:43:48    259s] (I)       before initializing RouteDB syMemory usage = 1625.7 MB
[12/28 21:43:48    259s] (I)       == Non-default Options ==
[12/28 21:43:48    259s] (I)       Build term to term wires                           : false
[12/28 21:43:48    259s] (I)       Maximum routing layer                              : 8
[12/28 21:43:48    259s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:43:48    259s] (I)       Use row-based GCell size
[12/28 21:43:48    259s] (I)       GCell unit size  : 7380
[12/28 21:43:48    259s] (I)       GCell multiplier : 1
[12/28 21:43:48    259s] (I)       build grid graph
[12/28 21:43:48    259s] (I)       build grid graph start
[12/28 21:43:48    259s] [NR-eGR] Track table information for default rule: 
[12/28 21:43:48    259s] [NR-eGR] METAL1 has no routable track
[12/28 21:43:48    259s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:43:48    259s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:43:48    259s] (I)       build grid graph end
[12/28 21:43:48    259s] (I)       ===========================================================================
[12/28 21:43:48    259s] (I)       == Report All Rule Vias ==
[12/28 21:43:48    259s] (I)       ===========================================================================
[12/28 21:43:48    259s] (I)        Via Rule : (Default)
[12/28 21:43:48    259s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:43:48    259s] (I)       ---------------------------------------------------------------------------
[12/28 21:43:48    259s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:43:48    259s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:43:48    259s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:43:48    259s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:43:48    259s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:43:48    259s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:43:48    259s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:43:48    259s] (I)       ===========================================================================
[12/28 21:43:48    259s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] (I)       Num PG vias on layer 2 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 3 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 4 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 5 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 6 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 7 : 0
[12/28 21:43:48    259s] (I)       Num PG vias on layer 8 : 0
[12/28 21:43:48    259s] [NR-eGR] Read 4480 PG shapes
[12/28 21:43:48    259s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:43:48    259s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:43:48    259s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:43:48    259s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:43:48    259s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:43:48    259s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:43:48    259s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:43:48    259s] (I)       readDataFromPlaceDB
[12/28 21:43:48    259s] (I)       Read net information..
[12/28 21:43:48    259s] [NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[12/28 21:43:48    259s] (I)       Read testcase time = 0.000 seconds
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] (I)       early_global_route_priority property id does not exist.
[12/28 21:43:48    259s] (I)       Start initializing grid graph
[12/28 21:43:48    259s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:43:48    259s] (I)       End initializing grid graph
[12/28 21:43:48    259s] (I)       Model blockages into capacity
[12/28 21:43:48    259s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:43:48    259s] (I)       Started Modeling ( Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:43:48    259s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:43:48    259s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1625.71 MB )
[12/28 21:43:48    259s] (I)       -- layer congestion ratio --
[12/28 21:43:48    259s] (I)       Layer 1 : 0.100000
[12/28 21:43:48    259s] (I)       Layer 2 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 3 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 4 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 5 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 6 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 7 : 0.700000
[12/28 21:43:48    259s] (I)       Layer 8 : 0.700000
[12/28 21:43:48    259s] (I)       ----------------------------
[12/28 21:43:48    259s] (I)       Number of ignored nets = 0
[12/28 21:43:48    259s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:43:48    259s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:43:48    259s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:43:48    259s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:43:48    259s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:43:48    259s] (I)       Before initializing Early Global Route syMemory usage = 1625.7 MB
[12/28 21:43:48    259s] (I)       Ndr track 0 does not exist
[12/28 21:43:48    259s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:43:48    259s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:43:48    259s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:43:48    259s] (I)       Site width          :   920  (dbu)
[12/28 21:43:48    259s] (I)       Row height          :  7380  (dbu)
[12/28 21:43:48    259s] (I)       GCell width         :  7380  (dbu)
[12/28 21:43:48    259s] (I)       GCell height        :  7380  (dbu)
[12/28 21:43:48    259s] (I)       Grid                :   177   175     8
[12/28 21:43:48    259s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:43:48    259s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:43:48    259s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:43:48    259s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:43:48    259s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:43:48    259s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:43:48    259s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:43:48    259s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:43:48    259s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:43:48    259s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:43:48    259s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:43:48    259s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:43:48    259s] (I)       --------------------------------------------------------
[12/28 21:43:48    259s] 
[12/28 21:43:48    259s] [NR-eGR] ============ Routing rule table ============
[12/28 21:43:48    259s] [NR-eGR] Rule id: 0  Nets: 1805 
[12/28 21:43:48    259s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:43:48    259s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:43:48    259s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:48    259s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:43:48    259s] [NR-eGR] ========================================
[12/28 21:43:48    259s] [NR-eGR] 
[12/28 21:43:48    259s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:43:48    259s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:43:48    259s] (I)       After initializing Early Global Route syMemory usage = 1626.9 MB
[12/28 21:43:48    259s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Reset routing kernel
[12/28 21:43:48    259s] (I)       Started Global Routing ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       ============= Initialization =============
[12/28 21:43:48    259s] (I)       totalPins=6242  totalGlobalPin=5897 (94.47%)
[12/28 21:43:48    259s] (I)       Started Net group 1 ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Started Build MST ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Generate topology with single threads
[12/28 21:43:48    259s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:43:48    259s] [NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1a Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1a ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Started Pattern routing ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:48    259s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1b Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1b ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:48    259s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:43:48    259s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1c Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1c ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:48    259s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1d Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1d ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:48    259s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1e Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1e ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Started Route legalization ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:43:48    259s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:43:48    259s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Started Layer assignment ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Running layer assignment with 1 threads
[12/28 21:43:48    259s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] (I)       ============  Phase 1l Route ============
[12/28 21:43:48    259s] (I)       Started Phase 1l ( Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       
[12/28 21:43:48    259s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:43:48    259s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:43:48    259s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:43:48    259s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:43:48    259s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:48    259s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:43:48    259s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:43:48    259s] [NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[12/28 21:43:48    259s] [NR-eGR] 
[12/28 21:43:48    259s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:43:48    259s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:43:48    259s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:43:48    259s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1626.95 MB )
[12/28 21:43:48    259s] OPERPROF: Starting HotSpotCal at level 1, MEM:1626.9M
[12/28 21:43:48    259s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:48    259s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:43:48    259s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:48    259s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:43:48    259s] [hotspot] +------------+---------------+---------------+
[12/28 21:43:48    259s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:43:48    259s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:43:48    259s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1626.9M
[12/28 21:43:48    259s] Starting delay calculation for Setup views
[12/28 21:43:48    259s] #################################################################################
[12/28 21:43:48    259s] # Design Stage: PreRoute
[12/28 21:43:48    259s] # Design Name: ipdc
[12/28 21:43:48    259s] # Design Mode: 130nm
[12/28 21:43:48    259s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:43:48    259s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:43:48    259s] # Signoff Settings: SI Off 
[12/28 21:43:48    259s] #################################################################################
[12/28 21:43:48    259s] Calculate delays in Single mode...
[12/28 21:43:48    259s] Topological Sorting (REAL = 0:00:00.0, MEM = 1641.2M, InitMEM = 1641.2M)
[12/28 21:43:48    259s] Start delay calculation (fullDC) (1 T). (MEM=1641.15)
[12/28 21:43:48    259s] End AAE Lib Interpolated Model. (MEM=1641.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:49    259s] Total number of fetched objects 1868
[12/28 21:43:49    259s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:43:49    259s] End delay calculation. (MEM=1656.84 CPU=0:00:00.3 REAL=0:00:01.0)
[12/28 21:43:49    259s] End delay calculation (fullDC). (MEM=1656.84 CPU=0:00:00.4 REAL=0:00:01.0)
[12/28 21:43:49    259s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1656.8M) ***
[12/28 21:43:49    259s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:04:20 mem=1656.8M)
[12/28 21:43:49    259s] Reported timing to dir ./timingReports
[12/28 21:43:49    259s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1176.4M, totSessionCpu=0:04:20 **
[12/28 21:43:49    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1610.8M
[12/28 21:43:49    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1610.8M
[12/28 21:43:50    260s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.397  |  0.397  |  1.642  |  0.565  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.520%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1177.2M, totSessionCpu=0:04:20 **
[12/28 21:43:50    260s] *** Finished optDesign ***
[12/28 21:43:50    260s] 
[12/28 21:43:50    260s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:41.7 real=0:00:42.9)
[12/28 21:43:50    260s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/28 21:43:50    260s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.1 real=0:00:11.1)
[12/28 21:43:50    260s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:03.7)
[12/28 21:43:50    260s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.1 real=0:00:06.0)
[12/28 21:43:50    260s] Info: pop threads available for lower-level modules during optimization.
[12/28 21:43:50    260s] Deleting Lib Analyzer.
[12/28 21:43:50    260s] clean pInstBBox. size 0
[12/28 21:43:50    260s] All LLGs are deleted
[12/28 21:43:50    260s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1625.1M
[12/28 21:43:50    260s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1625.1M
[12/28 21:43:50    260s] Deleting Cell Server ...
[12/28 21:43:50    260s] #optDebug: fT-D <X 1 0 0 0>
[12/28 21:43:50    260s] VSMManager cleared!
[12/28 21:43:50    260s] **place_opt_design ... cpu = 0:00:40, real = 0:00:40, mem = 1558.1M **
[12/28 21:43:50    260s] *** Finished GigaPlace ***
[12/28 21:43:50    260s] 
[12/28 21:43:50    260s] *** Summary of all messages that are not suppressed in this session:
[12/28 21:43:50    260s] Severity  ID               Count  Summary                                  
[12/28 21:43:50    260s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/28 21:43:50    260s] *** Message Summary: 1 warning(s), 0 error(s)
[12/28 21:43:50    260s] 
[12/28 21:43:50    260s] 
[12/28 21:43:50    260s] =============================================================================================
[12/28 21:43:50    260s]  Final TAT Report for place_opt_design
[12/28 21:43:50    260s] =============================================================================================
[12/28 21:43:50    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:43:50    260s] ---------------------------------------------------------------------------------------------
[12/28 21:43:50    260s] [ GlobalOpt              ]      1   0:00:11.1  (  27.2 % )     0:00:11.1 /  0:00:11.1    1.0
[12/28 21:43:50    260s] [ DrvOpt                 ]      3   0:00:10.4  (  25.4 % )     0:00:10.5 /  0:00:10.5    1.0
[12/28 21:43:50    260s] [ SimplifyNetlist        ]      1   0:00:02.6  (   6.4 % )     0:00:02.6 /  0:00:02.6    1.0
[12/28 21:43:50    260s] [ AreaOpt                ]      2   0:00:03.5  (   8.6 % )     0:00:03.6 /  0:00:03.6    1.0
[12/28 21:43:50    260s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/28 21:43:50    260s] [ IncrReplace            ]      1   0:00:06.0  (  14.7 % )     0:00:06.0 /  0:00:06.1    1.0
[12/28 21:43:50    260s] [ RefinePlace            ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:43:50    260s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.1    1.0
[12/28 21:43:50    260s] [ FullDelayCalc          ]      2   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/28 21:43:50    260s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:00.9    0.4
[12/28 21:43:50    260s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 21:43:50    260s] [ DrvReport              ]      2   0:00:01.4  (   3.3 % )     0:00:01.4 /  0:00:00.1    0.1
[12/28 21:43:50    260s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 21:43:50    260s] [ MISC                   ]          0:00:04.3  (  10.5 % )     0:00:04.3 /  0:00:04.3    1.0
[12/28 21:43:50    260s] ---------------------------------------------------------------------------------------------
[12/28 21:43:50    260s]  place_opt_design TOTAL             0:00:40.8  ( 100.0 % )     0:00:40.8 /  0:00:39.6    1.0
[12/28 21:43:50    260s] ---------------------------------------------------------------------------------------------
[12/28 21:43:50    260s] 
[12/28 21:43:54    260s] invalid command name "ff"
[12/28 21:44:11    261s] <CMD> saveDesign ipdc/place
[12/28 21:44:11    261s] #% Begin save design ... (date=12/28 21:44:11, mem=1100.4M)
[12/28 21:44:11    261s] % Begin Save ccopt configuration ... (date=12/28 21:44:11, mem=1100.4M)
[12/28 21:44:11    261s] % End Save ccopt configuration ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
[12/28 21:44:11    261s] % Begin Save netlist data ... (date=12/28 21:44:11, mem=1100.4M)
[12/28 21:44:11    261s] Writing Binary DB to ipdc/place.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 21:44:11    261s] % End Save netlist data ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
[12/28 21:44:11    261s] Saving symbol-table file ...
[12/28 21:44:11    261s] Saving congestion map file ipdc/place.dat.tmp/ipdc.route.congmap.gz ...
[12/28 21:44:11    261s] % Begin Save AAE data ... (date=12/28 21:44:11, mem=1100.4M)
[12/28 21:44:11    261s] Saving AAE Data ...
[12/28 21:44:11    261s] % End Save AAE data ... (date=12/28 21:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.4M, current mem=1100.4M)
[12/28 21:44:11    261s] Saving preference file ipdc/place.dat.tmp/gui.pref.tcl ...
[12/28 21:44:11    261s] Saving mode setting ...
[12/28 21:44:11    261s] Saving global file ...
[12/28 21:44:12    261s] % Begin Save floorplan data ... (date=12/28 21:44:12, mem=1100.9M)
[12/28 21:44:12    261s] Saving floorplan file ...
[12/28 21:44:12    262s] % End Save floorplan data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.9M, current mem=1100.9M)
[12/28 21:44:12    262s] Saving PG file ipdc/place.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:44:12 2021)
[12/28 21:44:12    262s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1561.4M) ***
[12/28 21:44:12    262s] Saving Drc markers ...
[12/28 21:44:12    262s] ... No Drc file written since there is no markers found.
[12/28 21:44:12    262s] % Begin Save placement data ... (date=12/28 21:44:12, mem=1100.9M)
[12/28 21:44:12    262s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:44:12    262s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:44:12    262s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1564.4M) ***
[12/28 21:44:12    262s] % End Save placement data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1100.9M, current mem=1100.9M)
[12/28 21:44:12    262s] % Begin Save routing data ... (date=12/28 21:44:12, mem=1100.9M)
[12/28 21:44:12    262s] Saving route file ...
[12/28 21:44:12    262s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1561.4M) ***
[12/28 21:44:12    262s] % End Save routing data ... (date=12/28 21:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
[12/28 21:44:12    262s] Saving property file ipdc/place.dat.tmp/ipdc.prop
[12/28 21:44:12    262s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1564.4M) ***
[12/28 21:44:12    262s] Saving rc congestion map ipdc/place.dat.tmp/ipdc.congmap.gz ...
[12/28 21:44:13    262s] % Begin Save power constraints data ... (date=12/28 21:44:13, mem=1101.0M)
[12/28 21:44:13    262s] % End Save power constraints data ... (date=12/28 21:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
[12/28 21:44:17    266s] Generated self-contained design place.dat.tmp
[12/28 21:44:17    266s] #% End save design ... (date=12/28 21:44:17, total cpu=0:00:04.5, real=0:00:06.0, peak res=1101.0M, current mem=1097.2M)
[12/28 21:44:17    266s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:44:17    266s] 
[12/28 21:47:33    282s] <CMD> update_constraint_mode -name func_mode -sdc_files ipdc_syn_cts.sdc
[12/28 21:47:33    282s] Reading timing constraints file 'ipdc_syn_cts.sdc' ...
[12/28 21:47:33    282s] Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1090.3M)
[12/28 21:47:33    282s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ipdc_syn_cts.sdc, Line 9).
[12/28 21:47:33    282s] 
[12/28 21:47:33    282s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ipdc_syn_cts.sdc, Line 10).
[12/28 21:47:33    282s] 
[12/28 21:47:33    282s] **WARN: (TCLNL-330):	set_input_delay on clock root 'i_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ipdc_syn_cts.sdc, Line 76).
[12/28 21:47:33    282s] 
[12/28 21:47:33    282s] INFO (CTE): Reading of timing constraints file ipdc_syn_cts.sdc completed, with 3 WARNING
[12/28 21:47:33    282s] WARNING (CTE-25): Line: 12 of File ipdc_syn_cts.sdc : Skipped unsupported command: set_max_area
[12/28 21:47:33    282s] 
[12/28 21:47:33    282s] 
[12/28 21:47:33    282s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1101.0M, current mem=1101.0M)
[12/28 21:47:33    282s] Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1101.0M)
[12/28 21:47:33    282s] Current (total cpu=0:04:42, real=0:25:57, peak res=1198.7M, current mem=1101.0M)
[12/28 21:47:33    282s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1105.1M, current mem=1105.1M)
[12/28 21:47:33    282s] Current (total cpu=0:04:43, real=0:25:57, peak res=1198.7M, current mem=1105.1M)
[12/28 21:48:50    288s] invalid command name ":q"
[12/28 21:49:06    290s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/28 21:49:09    290s] <CMD> update_constraint_mode -name scan_mode -sdc_files design_data/CHIP_scan_cts.sdc
[12/28 21:49:09    290s] **ERROR: (TCLCMD-994):	Can not find 'constraint mode' object with the name 'scan_mode'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.

[12/28 21:49:33    292s] <CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
[12/28 21:49:33    292s] Creating clock tree spec for modes (timing configs): func_mode
[12/28 21:49:33    292s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/28 21:49:33    292s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:49:33    292s] Summary for sequential cells identification: 
[12/28 21:49:33    292s]   Identified SBFF number: 112
[12/28 21:49:33    292s]   Identified MBFF number: 0
[12/28 21:49:33    292s]   Identified SB Latch number: 0
[12/28 21:49:33    292s]   Identified MB Latch number: 0
[12/28 21:49:33    292s]   Not identified SBFF number: 8
[12/28 21:49:33    292s]   Not identified MBFF number: 0
[12/28 21:49:33    292s]   Not identified SB Latch number: 0
[12/28 21:49:33    292s]   Not identified MB Latch number: 0
[12/28 21:49:33    292s]   Number of sequential cells which are not FFs: 34
[12/28 21:49:33    292s]  Visiting view : av_func_mode_max
[12/28 21:49:33    292s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:49:33    292s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:49:33    292s]  Visiting view : av_func_mode_max
[12/28 21:49:33    292s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:49:33    292s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:49:33    292s]  Setting StdDelay to 35.20
[12/28 21:49:33    292s] Creating Cell Server, finished. 
[12/28 21:49:33    292s] 
[12/28 21:49:33    292s] Reset timing graph...
[12/28 21:49:33    292s] Ignoring AAE DB Resetting ...
[12/28 21:49:33    292s] Reset timing graph done.
[12/28 21:49:33    292s] Ignoring AAE DB Resetting ...
[12/28 21:49:33    292s] Analyzing clock structure...
[12/28 21:49:33    292s] Analyzing clock structure done.
[12/28 21:49:33    292s] Reset timing graph...
[12/28 21:49:33    292s] Ignoring AAE DB Resetting ...
[12/28 21:49:33    292s] Reset timing graph done.
[12/28 21:49:33    292s] Wrote: ./ccopt.spec
[12/28 21:50:07    295s] <CMD> get_ccopt_clock_trees
[12/28 21:50:07    295s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/28 21:50:07    295s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin i_clk true
[12/28 21:50:07    295s] <CMD> create_ccopt_clock_tree -name i_clk -source i_clk -no_skew_group
[12/28 21:50:07    295s] Extracting original clock gating for i_clk...
[12/28 21:50:07    295s]   clock_tree i_clk contains 210 sinks and 0 clock gates.
[12/28 21:50:07    295s]   Extraction for i_clk complete.
[12/28 21:50:07    295s] Extracting original clock gating for i_clk done.
[12/28 21:50:07    295s] <CMD> set_ccopt_property clock_period -pin i_clk 6.8
[12/28 21:50:07    295s] <CMD> create_ccopt_skew_group -name i_clk/func_mode -sources i_clk -auto_sinks
[12/28 21:50:07    295s] The skew group i_clk/func_mode was created. It contains 210 sinks and 1 sources.
[12/28 21:50:07    295s] <CMD> set_ccopt_property include_source_latency -skew_group i_clk/func_mode true
[12/28 21:50:07    295s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group i_clk/func_mode i_clk
[12/28 21:50:07    295s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group i_clk/func_mode func_mode
[12/28 21:50:07    295s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group i_clk/func_mode Delay_Corner_max
[12/28 21:50:07    295s] <CMD> check_ccopt_clock_tree_convergence
[12/28 21:50:07    295s] Checking clock tree convergence...
[12/28 21:50:07    295s] Checking clock tree convergence done.
[12/28 21:50:07    295s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/28 21:50:14    295s] <CMD> ccopt_design -cts
[12/28 21:50:14    295s] #% Begin ccopt_design (date=12/28 21:50:14, mem=1064.2M)
[12/28 21:50:14    295s] Turning off fast DC mode./nRuntime...
[12/28 21:50:14    295s] **INFO: User's settings:
[12/28 21:50:14    295s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/28 21:50:14    295s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/28 21:50:14    295s] setNanoRouteMode -grouteExpTdStdDelay               35.2
[12/28 21:50:14    295s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/28 21:50:14    295s] setDesignMode -process                              130
[12/28 21:50:14    295s] setExtractRCMode -coupling_c_th                     0.4
[12/28 21:50:14    295s] setExtractRCMode -engine                            preRoute
[12/28 21:50:14    295s] setExtractRCMode -relative_c_th                     1
[12/28 21:50:14    295s] setExtractRCMode -total_c_th                        0
[12/28 21:50:14    295s] setDelayCalMode -enable_high_fanout                 true
[12/28 21:50:14    295s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/28 21:50:14    295s] setDelayCalMode -engine                             aae
[12/28 21:50:14    295s] setDelayCalMode -ignoreNetLoad                      false
[12/28 21:50:14    295s] setPlaceMode -MXPBoundaryLevel                      7
[12/28 21:50:14    295s] setPlaceMode -MXPConstraintFile                     {}
[12/28 21:50:14    295s] setPlaceMode -MXPControlSetting                     0
[12/28 21:50:14    295s] setPlaceMode -MXPLogicHierAware                     0
[12/28 21:50:14    295s] setPlaceMode -MXPPreplaceSetting                    5
[12/28 21:50:14    295s] setPlaceMode -MXPRefineSetting                      17
[12/28 21:50:14    295s] setPlaceMode -place_global_place_io_pins            false
[12/28 21:50:14    295s] setPlaceMode -timingDriven                          true
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/28 21:50:14    295s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/28 21:50:14    295s] Set place::cacheFPlanSiteMark to 1
[12/28 21:50:14    295s] CCOpt::Phase::Initialization...
[12/28 21:50:14    295s] Check Prerequisites...
[12/28 21:50:14    295s] Leaving CCOpt scope - CheckPlace...
[12/28 21:50:14    295s] OPERPROF: Starting checkPlace at level 1, MEM:1532.9M
[12/28 21:50:14    295s] #spOpts: N=130 
[12/28 21:50:14    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.9M
[12/28 21:50:14    295s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1532.9M
[12/28 21:50:14    295s] Core basic site is TSM13SITE
[12/28 21:50:14    295s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:50:14    295s] SiteArray: use 675,840 bytes
[12/28 21:50:14    295s] SiteArray: current memory after site array memory allocation 1549.6M
[12/28 21:50:14    295s] SiteArray: FP blocked sites are writable
[12/28 21:50:14    295s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1549.6M
[12/28 21:50:14    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1549.6M
[12/28 21:50:14    295s] Begin checking placement ... (start mem=1532.9M, init mem=1549.6M)
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Running CheckPlace using 1 thread in normal mode...
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] ...checkPlace normal is done!
[12/28 21:50:14    295s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1549.6M
[12/28 21:50:14    295s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1549.6M
[12/28 21:50:14    295s] *info: Placed = 1543           (Fixed = 3)
[12/28 21:50:14    295s] *info: Unplaced = 0           
[12/28 21:50:14    295s] Placement Density:14.52%(18220/125485)
[12/28 21:50:14    295s] Placement Density (including fixed std cells):14.52%(18220/125485)
[12/28 21:50:14    295s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1549.6M
[12/28 21:50:14    295s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1549.6M
[12/28 21:50:14    295s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1549.6M)
[12/28 21:50:14    295s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.037, MEM:1549.6M
[12/28 21:50:14    295s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:14    295s] Innovus will update I/O latencies
[12/28 21:50:14    295s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:14    295s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:14    295s] Executing ccopt post-processing.
[12/28 21:50:14    295s] Synthesizing clock trees with CCOpt...
[12/28 21:50:14    295s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 21:50:14    295s] CCOpt::Phase::PreparingToBalance...
[12/28 21:50:14    295s] Leaving CCOpt scope - Initializing power interface...
[12/28 21:50:14    295s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Positive (advancing) pin insertion delays
[12/28 21:50:14    295s] =========================================
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Found 0 advancing pin insertion delay (0.000% of 210 clock tree sinks)
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Negative (delaying) pin insertion delays
[12/28 21:50:14    295s] ========================================
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] Found 0 delaying pin insertion delay (0.000% of 210 clock tree sinks)
[12/28 21:50:14    295s] Notify start of optimization...
[12/28 21:50:14    295s] Notify start of optimization done.
[12/28 21:50:14    295s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/28 21:50:14    295s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:14    295s] All LLGs are deleted
[12/28 21:50:14    295s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1549.6M
[12/28 21:50:14    295s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1549.6M
[12/28 21:50:14    295s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:14    295s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=1549.6M
[12/28 21:50:14    295s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=1549.6M
[12/28 21:50:14    295s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Loading and Dumping File ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Reading DB...
[12/28 21:50:14    295s] (I)       Read data from FE... (mem=1549.6M)
[12/28 21:50:14    295s] (I)       Read nodes and places... (mem=1549.6M)
[12/28 21:50:14    295s] (I)       Done Read nodes and places (cpu=0.000s, mem=1549.6M)
[12/28 21:50:14    295s] (I)       Read nets... (mem=1549.6M)
[12/28 21:50:14    295s] (I)       Done Read nets (cpu=0.010s, mem=1549.6M)
[12/28 21:50:14    295s] (I)       Done Read data from FE (cpu=0.010s, mem=1549.6M)
[12/28 21:50:14    295s] (I)       before initializing RouteDB syMemory usage = 1549.6 MB
[12/28 21:50:14    295s] (I)       == Non-default Options ==
[12/28 21:50:14    295s] (I)       Maximum routing layer                              : 8
[12/28 21:50:14    295s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:14    295s] (I)       Use row-based GCell size
[12/28 21:50:14    295s] (I)       GCell unit size  : 7380
[12/28 21:50:14    295s] (I)       GCell multiplier : 1
[12/28 21:50:14    295s] (I)       build grid graph
[12/28 21:50:14    295s] (I)       build grid graph start
[12/28 21:50:14    295s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:14    295s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:14    295s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:14    295s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:14    295s] (I)       build grid graph end
[12/28 21:50:14    295s] (I)       ===========================================================================
[12/28 21:50:14    295s] (I)       == Report All Rule Vias ==
[12/28 21:50:14    295s] (I)       ===========================================================================
[12/28 21:50:14    295s] (I)        Via Rule : (Default)
[12/28 21:50:14    295s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:14    295s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:14    295s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:50:14    295s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:14    295s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:14    295s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:14    295s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:14    295s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:50:14    295s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:50:14    295s] (I)       ===========================================================================
[12/28 21:50:14    295s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Num PG vias on layer 2 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 3 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 4 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 5 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:14    295s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:14    295s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:14    295s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:14    295s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:14    295s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:14    295s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:14    295s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:14    295s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:14    295s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:50:14    295s] (I)       readDataFromPlaceDB
[12/28 21:50:14    295s] (I)       Read net information..
[12/28 21:50:14    295s] [NR-eGR] Read numTotalNets=1805  numIgnoredNets=0
[12/28 21:50:14    295s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:14    295s] (I)       Start initializing grid graph
[12/28 21:50:14    295s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:14    295s] (I)       End initializing grid graph
[12/28 21:50:14    295s] (I)       Model blockages into capacity
[12/28 21:50:14    295s] (I)       Read Num Blocks=5998  Num Prerouted Wires=0  Num CS=0
[12/28 21:50:14    295s] (I)       Started Modeling ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:14    295s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:14    295s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       -- layer congestion ratio --
[12/28 21:50:14    295s] (I)       Layer 1 : 0.100000
[12/28 21:50:14    295s] (I)       Layer 2 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 3 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 4 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 5 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 6 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 7 : 0.700000
[12/28 21:50:14    295s] (I)       Layer 8 : 0.700000
[12/28 21:50:14    295s] (I)       ----------------------------
[12/28 21:50:14    295s] (I)       Number of ignored nets = 0
[12/28 21:50:14    295s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of clock nets = 1.  Ignored: No
[12/28 21:50:14    295s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:14    295s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:14    295s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:14    295s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/28 21:50:14    295s] (I)       Before initializing Early Global Route syMemory usage = 1549.6 MB
[12/28 21:50:14    295s] (I)       Ndr track 0 does not exist
[12/28 21:50:14    295s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:14    295s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:14    295s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:14    295s] (I)       Site width          :   920  (dbu)
[12/28 21:50:14    295s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:14    295s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:14    295s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:14    295s] (I)       Grid                :   177   175     8
[12/28 21:50:14    295s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:14    295s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:14    295s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:14    295s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:14    295s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:14    295s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:14    295s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:14    295s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:14    295s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:14    295s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:14    295s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:14    295s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:14    295s] (I)       --------------------------------------------------------
[12/28 21:50:14    295s] 
[12/28 21:50:14    295s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:14    295s] [NR-eGR] Rule id: 0  Nets: 1805 
[12/28 21:50:14    295s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:14    295s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:14    295s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:14    295s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:14    295s] [NR-eGR] ========================================
[12/28 21:50:14    295s] [NR-eGR] 
[12/28 21:50:14    295s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:14    295s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:14    295s] (I)       After initializing Early Global Route syMemory usage = 1549.6 MB
[12/28 21:50:14    295s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Reset routing kernel
[12/28 21:50:14    295s] (I)       Started Global Routing ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       ============= Initialization =============
[12/28 21:50:14    295s] (I)       totalPins=6242  totalGlobalPin=5897 (94.47%)
[12/28 21:50:14    295s] (I)       Started Net group 1 ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Build MST ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Generate topology with single threads
[12/28 21:50:14    295s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:50:14    295s] [NR-eGR] Layer group 1: route 1805 net(s) in layer range [2, 8]
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1a Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1a ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Pattern routing ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:50:14    295s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1b Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1b ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:50:14    295s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:50:14    295s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1c Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1c ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:50:14    295s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1d Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1d ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:50:14    295s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1e Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1e ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Route legalization ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Usage: 19259 = (9060 H, 10199 V) = (1.25% H, 1.42% V) = (3.343e+04um H, 3.763e+04um V)
[12/28 21:50:14    295s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.106571e+04um
[12/28 21:50:14    295s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Layer assignment ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Running layer assignment with 1 threads
[12/28 21:50:14    295s] (I)       Finished Layer assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] (I)       ============  Phase 1l Route ============
[12/28 21:50:14    295s] (I)       Started Phase 1l ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       
[12/28 21:50:14    295s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:14    295s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:50:14    295s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:50:14    295s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:50:14    295s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:14    295s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL2  (2)         9( 0.04%)         2( 0.01%)   ( 0.05%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:14    295s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:14    295s] [NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.01%) 
[12/28 21:50:14    295s] [NR-eGR] 
[12/28 21:50:14    295s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:50:14    295s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:14    295s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:14    295s] (I)       ============= track Assignment ============
[12/28 21:50:14    295s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Started Track Assignment ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:14    295s] (I)       Running track assignment with 1 threads
[12/28 21:50:14    295s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] (I)       Run Multi-thread track assignment
[12/28 21:50:14    295s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Started Export DB wires ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Started Export all nets ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Started Set wire vias ( Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:14    295s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6106
[12/28 21:50:14    295s] [NR-eGR] METAL2  (2V) length: 1.740762e+04um, number of vias: 8507
[12/28 21:50:14    295s] [NR-eGR] METAL3  (3H) length: 2.106428e+04um, number of vias: 769
[12/28 21:50:14    295s] [NR-eGR] METAL4  (4V) length: 1.402556e+04um, number of vias: 177
[12/28 21:50:14    295s] [NR-eGR] METAL5  (5H) length: 1.262349e+04um, number of vias: 75
[12/28 21:50:14    295s] [NR-eGR] METAL6  (6V) length: 7.861420e+03um, number of vias: 5
[12/28 21:50:14    295s] [NR-eGR] METAL7  (7H) length: 4.705800e+02um, number of vias: 0
[12/28 21:50:14    295s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:14    295s] [NR-eGR] Total length: 7.345296e+04um, number of vias: 15639
[12/28 21:50:14    295s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:14    295s] [NR-eGR] Total eGR-routed clock nets wire length: 2.357690e+03um 
[12/28 21:50:14    295s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:14    295s] Saved RC grid cleaned up.
[12/28 21:50:14    295s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1549.61 MB )
[12/28 21:50:14    295s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:14    295s] Rebuilding timing graph...
[12/28 21:50:14    296s] Rebuilding timing graph done.
[12/28 21:50:14    296s] Legalization setup...
[12/28 21:50:14    296s] Using cell based legalization.
[12/28 21:50:14    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:1557.1M
[12/28 21:50:14    296s] #spOpts: N=130 
[12/28 21:50:14    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1557.1M
[12/28 21:50:14    296s] Core basic site is TSM13SITE
[12/28 21:50:14    296s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 21:50:14    296s] SiteArray: use 675,840 bytes
[12/28 21:50:14    296s] SiteArray: current memory after site array memory allocation 1557.1M
[12/28 21:50:14    296s] SiteArray: FP blocked sites are writable
[12/28 21:50:14    296s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:50:14    296s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.027, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:     Starting CMU at level 3, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1557.1M
[12/28 21:50:14    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:1557.1M
[12/28 21:50:14    296s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1557.1MB).
[12/28 21:50:14    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.035, MEM:1557.1M
[12/28 21:50:14    296s] (I)       Load db... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Read data from FE... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Read nodes and places... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Number of ignored instance 0
[12/28 21:50:14    296s] (I)       Number of inbound cells 0
[12/28 21:50:14    296s] (I)       numMoveCells=1540, numMacros=3  numPads=59  numMultiRowHeightInsts=0
[12/28 21:50:14    296s] (I)       cell height: 7380, count: 1540
[12/28 21:50:14    296s] (I)       Done Read nodes and places (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] (I)       Read rows... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Done Read rows (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] (I)       Done Read data from FE (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] (I)       Done Load db (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] (I)       Constructing placeable region... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Constructing bin map
[12/28 21:50:14    296s] (I)       Initialize bin information with width=73800 height=73800
[12/28 21:50:14    296s] (I)       Done constructing bin map
[12/28 21:50:14    296s] (I)       Removing 65 blocked bin with high fixed inst density
[12/28 21:50:14    296s] (I)       Compute region effective width... (mem=1557.1M)
[12/28 21:50:14    296s] (I)       Done Compute region effective width (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1557.1M)
[12/28 21:50:14    296s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/28 21:50:14    296s] Validating CTS configuration...
[12/28 21:50:14    296s] Checking module port directions...
[12/28 21:50:14    296s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:14    296s] Non-default CCOpt properties:
[12/28 21:50:14    296s] route_type is set for at least one object
[12/28 21:50:14    296s] Route type trimming info:
[12/28 21:50:14    296s]   No route type modifications were made.
[12/28 21:50:14    296s] Accumulated time to calculate placeable region: 0
[12/28 21:50:14    296s] (I)       Initializing Steiner engine. 
[12/28 21:50:14    296s] LayerId::1 widthSet size::4
[12/28 21:50:14    296s] LayerId::2 widthSet size::4
[12/28 21:50:14    296s] LayerId::3 widthSet size::4
[12/28 21:50:14    296s] LayerId::4 widthSet size::4
[12/28 21:50:14    296s] LayerId::5 widthSet size::4
[12/28 21:50:14    296s] LayerId::6 widthSet size::4
[12/28 21:50:14    296s] LayerId::7 widthSet size::5
[12/28 21:50:14    296s] LayerId::8 widthSet size::3
[12/28 21:50:14    296s] Updating RC grid for preRoute extraction ...
[12/28 21:50:14    296s] Initializing multi-corner capacitance tables ... 
[12/28 21:50:14    296s] Initializing multi-corner resistance tables ...
[12/28 21:50:14    296s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:14    296s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:50:14    296s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268662 ; uaWl: 1.000000 ; uaWlH: 0.476237 ; aWlH: 0.000000 ; Pmax: 0.877500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:50:14    296s] End AAE Lib Interpolated Model. (MEM=1557.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:14    296s] Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:both.late removed 0 of 8 cells
[12/28 21:50:14    296s] Original list had 8 cells:
[12/28 21:50:14    296s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/28 21:50:14    296s] Library trimming was not able to trim any cells:
[12/28 21:50:14    296s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/28 21:50:14    296s] Accumulated time to calculate placeable region: 0
[12/28 21:50:14    296s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:both.late removed 1 of 8 cells
[12/28 21:50:14    296s] Original list had 8 cells:
[12/28 21:50:14    296s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[12/28 21:50:14    296s] New trimmed list has 7 cells:
[12/28 21:50:14    296s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[12/28 21:50:14    296s] Accumulated time to calculate placeable region: 0
[12/28 21:50:14    296s] Accumulated time to calculate placeable region: 0
[12/28 21:50:15    297s] Clock tree balancer configuration for clock_tree i_clk:
[12/28 21:50:15    297s] Non-default CCOpt properties:
[12/28 21:50:15    297s]   route_type (leaf): default_route_type_leaf (default: default)
[12/28 21:50:15    297s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/28 21:50:15    297s]   route_type (top): default_route_type_nonleaf (default: default)
[12/28 21:50:15    297s] For power domain auto-default:
[12/28 21:50:15    297s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/28 21:50:15    297s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[12/28 21:50:15    297s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/28 21:50:15    297s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/28 21:50:15    297s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 122535.306um^2
[12/28 21:50:15    297s] Top Routing info:
[12/28 21:50:15    297s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/28 21:50:15    297s] Trunk Routing info:
[12/28 21:50:15    297s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/28 21:50:15    297s] Leaf Routing info:
[12/28 21:50:15    297s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/28 21:50:15    297s] For timing_corner Delay_Corner_max:both, late and power domain auto-default:
[12/28 21:50:15    297s]   Slew time target (leaf):    0.234ns
[12/28 21:50:15    297s]   Slew time target (trunk):   0.234ns
[12/28 21:50:15    297s]   Slew time target (top):     0.234ns (Note: no nets are considered top nets in this clock tree)
[12/28 21:50:15    297s]   Buffer unit delay: 0.143ns
[12/28 21:50:15    297s]   Buffer max distance: 1688.116um
[12/28 21:50:15    297s] Fastest wire driving cells and distances:
[12/28 21:50:15    297s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1688.116um, saturatedSlew=0.207ns, speed=6413.815um per ns, cellArea=29.159um^2 per 1000um}
[12/28 21:50:15    297s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1492.500um, saturatedSlew=0.209ns, speed=8243.579um per ns, cellArea=21.608um^2 per 1000um}
[12/28 21:50:15    297s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1724.507um, saturatedSlew=0.206ns, speed=3453.158um per ns, cellArea=43.308um^2 per 1000um}
[12/28 21:50:15    297s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=Delay_Corner_max:both.late, optimalDrivingDistance=1688.000um, saturatedSlew=0.206ns, speed=3390.239um per ns, cellArea=40.223um^2 per 1000um}
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Logic Sizing Table:
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] ----------------------------------------------------------
[12/28 21:50:15    297s] Cell    Instance count    Source    Eligible library cells
[12/28 21:50:15    297s] ----------------------------------------------------------
[12/28 21:50:15    297s]   (empty table)
[12/28 21:50:15    297s] ----------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Clock tree balancer configuration for skew_group i_clk/func_mode:
[12/28 21:50:15    297s]   Sources:                     pin i_clk
[12/28 21:50:15    297s]   Total number of sinks:       210
[12/28 21:50:15    297s]   Delay constrained sinks:     210
[12/28 21:50:15    297s]   Non-leaf sinks:              0
[12/28 21:50:15    297s]   Ignore pins:                 0
[12/28 21:50:15    297s]  Timing corner Delay_Corner_max:both.late:
[12/28 21:50:15    297s]   Skew target:                 0.143ns
[12/28 21:50:15    297s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/28 21:50:15    297s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/28 21:50:15    297s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree i_clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/28 21:50:15    297s] Primary reporting skew groups are:
[12/28 21:50:15    297s] skew_group i_clk/func_mode with 210 clock sinks
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Clock DAG stats initial state:
[12/28 21:50:15    297s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/28 21:50:15    297s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/28 21:50:15    297s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/28 21:50:15    297s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Layer information for route type default_route_type_leaf:
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] Layer     Preferred    Route    Res.          Cap.          RC
[12/28 21:50:15    297s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] METAL1    N            H          0.544         0.167         0.091
[12/28 21:50:15    297s] METAL2    N            V          0.285         0.197         0.056
[12/28 21:50:15    297s] METAL3    Y            H          0.285         0.204         0.058
[12/28 21:50:15    297s] METAL4    Y            V          0.285         0.196         0.056
[12/28 21:50:15    297s] METAL5    N            H          0.285         0.204         0.058
[12/28 21:50:15    297s] METAL6    N            V          0.285         0.176         0.050
[12/28 21:50:15    297s] METAL7    N            H          0.100         0.258         0.026
[12/28 21:50:15    297s] METAL8    N            V          0.045         0.177         0.008
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Layer information for route type default_route_type_nonleaf:
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] Layer     Preferred    Route    Res.          Cap.          RC
[12/28 21:50:15    297s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] METAL1    N            H          0.544         0.234         0.127
[12/28 21:50:15    297s] METAL2    N            V          0.285         0.270         0.077
[12/28 21:50:15    297s] METAL3    Y            H          0.285         0.288         0.082
[12/28 21:50:15    297s] METAL4    Y            V          0.285         0.270         0.077
[12/28 21:50:15    297s] METAL5    N            H          0.285         0.288         0.082
[12/28 21:50:15    297s] METAL6    N            V          0.285         0.252         0.072
[12/28 21:50:15    297s] METAL7    N            H          0.100         0.480         0.048
[12/28 21:50:15    297s] METAL8    N            V          0.045         0.259         0.012
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/28 21:50:15    297s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Layer information for route type default_route_type_nonleaf:
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] Layer     Preferred    Route    Res.          Cap.          RC
[12/28 21:50:15    297s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] METAL1    N            H          0.544         0.167         0.091
[12/28 21:50:15    297s] METAL2    N            V          0.285         0.197         0.056
[12/28 21:50:15    297s] METAL3    Y            H          0.285         0.204         0.058
[12/28 21:50:15    297s] METAL4    Y            V          0.285         0.196         0.056
[12/28 21:50:15    297s] METAL5    N            H          0.285         0.204         0.058
[12/28 21:50:15    297s] METAL6    N            V          0.285         0.176         0.050
[12/28 21:50:15    297s] METAL7    N            H          0.100         0.258         0.026
[12/28 21:50:15    297s] METAL8    N            V          0.045         0.177         0.008
[12/28 21:50:15    297s] ---------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Via selection for estimated routes (rule default):
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] -----------------------------------------------------------------------
[12/28 21:50:15    297s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[12/28 21:50:15    297s] Range                           (Ohm)    (fF)     (fs)     Only
[12/28 21:50:15    297s] -----------------------------------------------------------------------
[12/28 21:50:15    297s] METAL1-METAL2    VIA12_XR       0.680    0.034    0.023    false
[12/28 21:50:15    297s] METAL2-METAL3    VIA23_V        0.680    0.027    0.018    false
[12/28 21:50:15    297s] METAL2-METAL3    VIA23_TOS      0.680    0.041    0.028    true
[12/28 21:50:15    297s] METAL3-METAL4    VIA34_H        0.680    0.027    0.018    false
[12/28 21:50:15    297s] METAL3-METAL4    VIA34_TOS_E    0.680    0.058    0.039    true
[12/28 21:50:15    297s] METAL4-METAL5    VIA45_V        0.680    0.027    0.018    false
[12/28 21:50:15    297s] METAL4-METAL5    VIA45_TOS      0.680    0.041    0.028    true
[12/28 21:50:15    297s] METAL5-METAL6    VIA56_H        0.680    0.026    0.018    false
[12/28 21:50:15    297s] METAL5-METAL6    VIA56_TOS_E    0.680    0.057    0.039    true
[12/28 21:50:15    297s] METAL6-METAL7    VIA67_V        0.420    0.032    0.014    false
[12/28 21:50:15    297s] METAL6-METAL7    VIA67_TOS      0.420    0.046    0.019    true
[12/28 21:50:15    297s] METAL7-METAL8    VIA78_V        0.420    0.085    0.036    false
[12/28 21:50:15    297s] -----------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] No ideal or dont_touch nets found in the clock tree
[12/28 21:50:15    297s] No dont_touch hnets found in the clock tree
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Filtering reasons for cell type: buffer
[12/28 21:50:15    297s] =======================================
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] --------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] Clock trees    Power domain    Reason                         Library cells
[12/28 21:50:15    297s] --------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[12/28 21:50:15    297s] --------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Filtering reasons for cell type: inverter
[12/28 21:50:15    297s] =========================================
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] Clock trees    Power domain    Reason                         Library cells
[12/28 21:50:15    297s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] all            auto-default    Library trimming               { CLKINVX2 }
[12/28 21:50:15    297s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[12/28 21:50:15    297s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] 
[12/28 21:50:15    297s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/28 21:50:15    297s] CCOpt configuration status: all checks passed.
[12/28 21:50:15    297s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/28 21:50:15    297s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/28 21:50:15    297s]   No exclusion drivers are needed.
[12/28 21:50:15    297s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/28 21:50:15    297s] Antenna diode management...
[12/28 21:50:15    297s]   Found 0 antenna diodes in the clock trees.
[12/28 21:50:15    297s]   
[12/28 21:50:15    297s] Antenna diode management done.
[12/28 21:50:15    297s] Adding driver cells for primary IOs...
[12/28 21:50:15    297s]   
[12/28 21:50:15    297s]   ----------------------------------------------------------------------------------------------
[12/28 21:50:15    297s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/28 21:50:15    297s]   ----------------------------------------------------------------------------------------------
[12/28 21:50:15    297s]     (empty table)
[12/28 21:50:15    297s]   ----------------------------------------------------------------------------------------------
[12/28 21:50:15    297s]   
[12/28 21:50:15    297s]   
[12/28 21:50:15    297s] Adding driver cells for primary IOs done.
[12/28 21:50:15    297s] Adding driver cell for primary IO roots...
[12/28 21:50:15    297s] Adding driver cell for primary IO roots done.
[12/28 21:50:15    297s] Maximizing clock DAG abstraction...
[12/28 21:50:15    297s] Maximizing clock DAG abstraction done.
[12/28 21:50:16    297s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/28 21:50:16    297s] Synthesizing clock trees...
[12/28 21:50:16    297s]   Preparing To Balance...
[12/28 21:50:16    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.4M
[12/28 21:50:16    297s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:16    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.4M
[12/28 21:50:16    297s] OPERPROF:     Starting CMU at level 3, MEM:1609.4M
[12/28 21:50:16    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1609.4M
[12/28 21:50:16    297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1609.4M
[12/28 21:50:16    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1609.4MB).
[12/28 21:50:16    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1609.4M
[12/28 21:50:16    297s]   Merging duplicate siblings in DAG...
[12/28 21:50:16    297s]     Clock DAG stats before merging:
[12/28 21:50:16    297s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/28 21:50:16    297s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/28 21:50:16    297s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/28 21:50:16    297s]     Resynthesising clock tree into netlist...
[12/28 21:50:16    297s]       Reset timing graph...
[12/28 21:50:16    297s] Ignoring AAE DB Resetting ...
[12/28 21:50:16    297s]       Reset timing graph done.
[12/28 21:50:16    297s]     Resynthesising clock tree into netlist done.
[12/28 21:50:16    297s]     
[12/28 21:50:16    297s]     Disconnecting clock tree from netlist...
[12/28 21:50:16    297s]     Disconnecting clock tree from netlist done.
[12/28 21:50:16    297s]   Merging duplicate siblings in DAG done.
[12/28 21:50:16    297s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:16    297s]   CCOpt::Phase::Construction...
[12/28 21:50:16    297s]   Stage::Clustering...
[12/28 21:50:16    297s]   Clustering...
[12/28 21:50:16    297s]     Initialize for clustering...
[12/28 21:50:16    297s]     Clock DAG stats before clustering:
[12/28 21:50:16    297s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/28 21:50:16    297s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/28 21:50:16    297s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/28 21:50:16    297s]     Computing max distances from locked parents...
[12/28 21:50:16    297s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/28 21:50:16    297s]     Computing max distances from locked parents done.
[12/28 21:50:16    297s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    297s]     Bottom-up phase...
[12/28 21:50:16    297s]     Clustering clock_tree i_clk...
[12/28 21:50:16    297s] End AAE Lib Interpolated Model. (MEM=1599.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:16    297s] Accumulated time to calculate placeable region: 0
[12/28 21:50:16    297s] Accumulated time to calculate placeable region: 0
[12/28 21:50:16    297s]       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:16    297s]       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    297s]     Clustering clock_tree i_clk done.
[12/28 21:50:16    297s]     Clock DAG stats after bottom-up phase:
[12/28 21:50:16    297s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[12/28 21:50:16    297s]       cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
[12/28 21:50:16    297s]       hp wire lengths  : top=0.000um, trunk=635.040um, leaf=898.340um, total=1533.380um
[12/28 21:50:16    297s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/28 21:50:16    297s]        Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
[12/28 21:50:16    297s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/28 21:50:16    297s]     Legalizing clock trees...
[12/28 21:50:16    297s]     Resynthesising clock tree into netlist...
[12/28 21:50:16    297s]       Reset timing graph...
[12/28 21:50:16    297s] Ignoring AAE DB Resetting ...
[12/28 21:50:16    297s]       Reset timing graph done.
[12/28 21:50:16    297s]     Resynthesising clock tree into netlist done.
[12/28 21:50:16    297s]     Commiting net attributes....
[12/28 21:50:16    297s]     Commiting net attributes. done.
[12/28 21:50:16    297s]     Leaving CCOpt scope - ClockRefiner...
[12/28 21:50:16    297s] Assigned high priority to 215 instances.
[12/28 21:50:16    297s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/28 21:50:16    297s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/28 21:50:16    297s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1599.8M
[12/28 21:50:16    297s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1599.8M
[12/28 21:50:16    297s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:16    297s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:       Starting CMU at level 4, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1599.8M
[12/28 21:50:16    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB).
[12/28 21:50:16    298s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.024, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:1599.8M
[12/28 21:50:16    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.9
[12/28 21:50:16    298s] OPERPROF: Starting RefinePlace at level 1, MEM:1599.8M
[12/28 21:50:16    298s] *** Starting refinePlace (0:04:58 mem=1599.8M) ***
[12/28 21:50:16    298s] Total net bbox length = 6.554e+04 (3.167e+04 3.387e+04) (ext = 2.633e+04)
[12/28 21:50:16    298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:16    298s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1599.8M
[12/28 21:50:16    298s] Starting refinePlace ...
[12/28 21:50:16    298s]   Spread Effort: high, standalone mode, useDDP on.
[12/28 21:50:16    298s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB) @(0:04:58 - 0:04:58).
[12/28 21:50:16    298s] Move report: preRPlace moves 2 insts, mean move: 7.38 um, max move: 7.38 um
[12/28 21:50:16    298s] 	Max move on inst (CTS_ccl_a_buf_00017): (400.66, 327.59) --> (400.66, 334.97)
[12/28 21:50:16    298s] 	Length: 23 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX16
[12/28 21:50:16    298s] wireLenOptFixPriorityInst 207 inst fixed
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:50:16    298s] Move report: legalization moves 36 insts, mean move: 4.67 um, max move: 16.12 um
[12/28 21:50:16    298s] 	Max move on inst (U1197): (415.84, 323.90) --> (424.58, 331.28)
[12/28 21:50:16    298s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB) @(0:04:58 - 0:04:58).
[12/28 21:50:16    298s] Move report: Detail placement moves 38 insts, mean move: 4.81 um, max move: 16.12 um
[12/28 21:50:16    298s] 	Max move on inst (U1197): (415.84, 323.90) --> (424.58, 331.28)
[12/28 21:50:16    298s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1599.8MB
[12/28 21:50:16    298s] Statistics of distance of Instance movement in refine placement:
[12/28 21:50:16    298s]   maximum (X+Y) =        16.12 um
[12/28 21:50:16    298s]   inst (U1197) with max move: (415.84, 323.9) -> (424.58, 331.28)
[12/28 21:50:16    298s]   mean    (X+Y) =         4.81 um
[12/28 21:50:16    298s] Summary Report:
[12/28 21:50:16    298s] Instances move: 38 (out of 1545 movable)
[12/28 21:50:16    298s] Instances flipped: 0
[12/28 21:50:16    298s] Mean displacement: 4.81 um
[12/28 21:50:16    298s] Max displacement: 16.12 um (Instance: U1197) (415.84, 323.9) -> (424.58, 331.28)
[12/28 21:50:16    298s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX1
[12/28 21:50:16    298s] Total instances moved : 38
[12/28 21:50:16    298s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.038, MEM:1599.8M
[12/28 21:50:16    298s] Total net bbox length = 6.570e+04 (3.174e+04 3.396e+04) (ext = 2.633e+04)
[12/28 21:50:16    298s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1599.8MB
[12/28 21:50:16    298s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB) @(0:04:58 - 0:04:58).
[12/28 21:50:16    298s] *** Finished refinePlace (0:04:58 mem=1599.8M) ***
[12/28 21:50:16    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.9
[12/28 21:50:16    298s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.047, MEM:1599.8M
[12/28 21:50:16    298s]     ClockRefiner summary
[12/28 21:50:16    298s]     All clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 215).
[12/28 21:50:16    298s]     The largest move was 7.38 um for CTS_ccl_a_buf_00024.
[12/28 21:50:16    298s] Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 5).
[12/28 21:50:16    298s] The largest move was 7.38 um for CTS_ccl_a_buf_00024.
[12/28 21:50:16    298s] Clock sinks: Moved 2, flipped 0 and cell swapped 0 (out of a total of 210).
[12/28 21:50:16    298s] The largest move was 3.68 um for m_reg_b_reg_2__2_.
[12/28 21:50:16    298s] Revert refine place priority changes on 0 instances.
[12/28 21:50:16    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:1599.8M
[12/28 21:50:16    298s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:16    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:     Starting CMU at level 3, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1599.8M
[12/28 21:50:16    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB).
[12/28 21:50:16    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1599.8M
[12/28 21:50:16    298s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:16    298s]     Disconnecting clock tree from netlist...
[12/28 21:50:16    298s]     Disconnecting clock tree from netlist done.
[12/28 21:50:16    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:1599.8M
[12/28 21:50:16    298s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:16    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:     Starting CMU at level 3, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1599.8M
[12/28 21:50:16    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1599.8MB).
[12/28 21:50:16    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1599.8M
[12/28 21:50:16    298s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:16    298s] End AAE Lib Interpolated Model. (MEM=1599.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:16    298s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     Clock tree legalization - Histogram:
[12/28 21:50:16    298s]     ====================================
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     ----------------------------------
[12/28 21:50:16    298s]     Movement (um)      Number of cells
[12/28 21:50:16    298s]     ----------------------------------
[12/28 21:50:16    298s]     [7.38,7.4538)             2
[12/28 21:50:16    298s]     [7.4538,7.5276)           0
[12/28 21:50:16    298s]     [7.5276,7.6014)           0
[12/28 21:50:16    298s]     [7.6014,7.6752)           0
[12/28 21:50:16    298s]     [7.6752,7.749)            0
[12/28 21:50:16    298s]     [7.749,7.8228)            0
[12/28 21:50:16    298s]     [7.8228,7.8966)           0
[12/28 21:50:16    298s]     [7.8966,7.9704)           0
[12/28 21:50:16    298s]     [7.9704,8.0442)           0
[12/28 21:50:16    298s]     [8.0442,8.118)            0
[12/28 21:50:16    298s]     ----------------------------------
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     Clock tree legalization - Top 10 Movements:
[12/28 21:50:16    298s]     ===========================================
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:16    298s]     Movement (um)    Desired              Achieved             Node
[12/28 21:50:16    298s]                      location             location             
[12/28 21:50:16    298s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:16    298s]         7.38         (400.660,327.590)    (400.660,334.970)    ccl_a clock buffer, uid:A385c (a lib_cell CLKBUFX16) at (400.660,334.970), in power domain auto-default
[12/28 21:50:16    298s]         7.38         (405.720,327.590)    (405.720,320.210)    ccl_a clock buffer, uid:A3860 (a lib_cell CLKBUFX20) at (405.720,320.210), in power domain auto-default
[12/28 21:50:16    298s]         0            (406.905,336.180)    (406.905,336.180)    ccl_a clock buffer, uid:A385c (a lib_cell CLKBUFX16) at (400.660,334.970), in power domain auto-default
[12/28 21:50:16    298s]         0            (413.515,328.800)    (413.515,328.800)    ccl_a clock buffer, uid:A385d (a lib_cell CLKBUFX20) at (405.720,327.590), in power domain auto-default
[12/28 21:50:16    298s]         0            (459.515,306.660)    (459.515,306.660)    ccl_a clock buffer, uid:A385e (a lib_cell CLKBUFX20) at (451.720,305.450), in power domain auto-default
[12/28 21:50:16    298s]         0            (413.515,321.420)    (413.515,321.420)    ccl_a clock buffer, uid:A3860 (a lib_cell CLKBUFX20) at (405.720,320.210), in power domain auto-default
[12/28 21:50:16    298s]         0            (87.835,564.960)     (87.835,564.960)     ccl_a clock buffer, uid:A3862 (a lib_cell CLKBUFX20) at (80.040,563.750), in power domain auto-default
[12/28 21:50:16    298s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:16    298s]     
[12/28 21:50:16    298s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/28 21:50:16    298s]     Clock DAG stats after 'Clustering':
[12/28 21:50:16    298s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[12/28 21:50:16    298s]       cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
[12/28 21:50:16    298s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
[12/28 21:50:16    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:16    298s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.483pF
[12/28 21:50:16    298s]       wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
[12/28 21:50:16    298s]       hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
[12/28 21:50:16    298s]     Clock DAG net violations after 'Clustering': none
[12/28 21:50:16    298s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/28 21:50:16    298s]       Trunk : target=0.234ns count=3 avg=0.043ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:16    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:16    298s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/28 21:50:16    298s]        Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
[12/28 21:50:16    298s]     Primary reporting skew groups after 'Clustering':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.435, avg=0.417, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.435} (wid=0.036 ws=0.023) (gid=0.414 gs=0.021)
[12/28 21:50:16    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:16    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:16    298s]     Skew group summary after 'Clustering':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.435, avg=0.417, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.435} (wid=0.036 ws=0.023) (gid=0.414 gs=0.021)
[12/28 21:50:16    298s]     Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:16    298s]   Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Post-Clustering Statistics Report
[12/28 21:50:16    298s] =================================
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Fanout Statistics:
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] --------------------------------------------------------------------------------------------
[12/28 21:50:16    298s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/28 21:50:16    298s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[12/28 21:50:16    298s] --------------------------------------------------------------------------------------------
[12/28 21:50:16    298s] Trunk         4       1.500       1         3        1.000      {3 <= 1, 1 <= 3}
[12/28 21:50:16    298s] Leaf          3      70.000      43       100       28.618      {1 <= 54, 1 <= 78, 1 <= 102}
[12/28 21:50:16    298s] --------------------------------------------------------------------------------------------
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Clustering Failure Statistics:
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] ----------------------------------------------
[12/28 21:50:16    298s] Net Type    Clusters    Clusters    Transition
[12/28 21:50:16    298s]             Tried       Failed      Failures
[12/28 21:50:16    298s] ----------------------------------------------
[12/28 21:50:16    298s] Trunk           2          0            0
[12/28 21:50:16    298s] Leaf           24          7            7
[12/28 21:50:16    298s] ----------------------------------------------
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Clustering Partition Statistics:
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] -------------------------------------------------------------------------------------
[12/28 21:50:16    298s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[12/28 21:50:16    298s]             Fraction    Fraction    Count        Size       Size    Size    Size
[12/28 21:50:16    298s] -------------------------------------------------------------------------------------
[12/28 21:50:16    298s] Trunk        0.000       1.000          2          2.000      1       3       1.414
[12/28 21:50:16    298s] Leaf         0.000       1.000          1        210.000    210     210       0.000
[12/28 21:50:16    298s] -------------------------------------------------------------------------------------
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s]   Looking for fanout violations...
[12/28 21:50:16    298s]   Looking for fanout violations done.
[12/28 21:50:16    298s]   CongRepair After Initial Clustering...
[12/28 21:50:16    298s]   Reset timing graph...
[12/28 21:50:16    298s] Ignoring AAE DB Resetting ...
[12/28 21:50:16    298s]   Reset timing graph done.
[12/28 21:50:16    298s]   Leaving CCOpt scope - Early Global Route...
[12/28 21:50:16    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1599.8M
[12/28 21:50:16    298s] All LLGs are deleted
[12/28 21:50:16    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1599.8M
[12/28 21:50:16    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1599.8M
[12/28 21:50:16    298s]   Clock implementation routing...
[12/28 21:50:16    298s] Net route status summary:
[12/28 21:50:16    298s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:16    298s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:16    298s]     Routing using eGR only...
[12/28 21:50:16    298s]       Early Global Route - eGR only step...
[12/28 21:50:16    298s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[12/28 21:50:16    298s] (ccopt eGR): Start to route 6 all nets
[12/28 21:50:16    298s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Loading and Dumping File ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Reading DB...
[12/28 21:50:16    298s] (I)       Read data from FE... (mem=1599.8M)
[12/28 21:50:16    298s] (I)       Read nodes and places... (mem=1599.8M)
[12/28 21:50:16    298s] (I)       Done Read nodes and places (cpu=0.000s, mem=1599.8M)
[12/28 21:50:16    298s] (I)       Read nets... (mem=1599.8M)
[12/28 21:50:16    298s] (I)       Done Read nets (cpu=0.000s, mem=1599.8M)
[12/28 21:50:16    298s] (I)       Done Read data from FE (cpu=0.000s, mem=1599.8M)
[12/28 21:50:16    298s] (I)       before initializing RouteDB syMemory usage = 1599.8 MB
[12/28 21:50:16    298s] (I)       == Non-default Options ==
[12/28 21:50:16    298s] (I)       Clean congestion better                            : true
[12/28 21:50:16    298s] (I)       Estimate vias on DPT layer                         : true
[12/28 21:50:16    298s] (I)       Clean congestion layer assignment rounds           : 3
[12/28 21:50:16    298s] (I)       Layer constraints as soft constraints              : true
[12/28 21:50:16    298s] (I)       Soft top layer                                     : true
[12/28 21:50:16    298s] (I)       Skip prospective layer relax nets                  : true
[12/28 21:50:16    298s] (I)       Better NDR handling                                : true
[12/28 21:50:16    298s] (I)       Improved NDR modeling in LA                        : true
[12/28 21:50:16    298s] (I)       Routing cost fix for NDR handling                  : true
[12/28 21:50:16    298s] (I)       Update initial WL after Phase 1a                   : true
[12/28 21:50:16    298s] (I)       Block tracks for preroutes                         : true
[12/28 21:50:16    298s] (I)       Assign IRoute by net group key                     : true
[12/28 21:50:16    298s] (I)       Block unroutable channels                          : true
[12/28 21:50:16    298s] (I)       Block unroutable channel fix                       : true
[12/28 21:50:16    298s] (I)       Block unroutable channels 3D                       : true
[12/28 21:50:16    298s] (I)       Bound layer relaxed segment wl                     : true
[12/28 21:50:16    298s] (I)       Bound layer relaxed segment wl fix                 : true
[12/28 21:50:16    298s] (I)       Blocked pin reach length threshold                 : 2
[12/28 21:50:16    298s] (I)       Check blockage within NDR space in TA              : true
[12/28 21:50:16    298s] (I)       Handle EOL spacing                                 : true
[12/28 21:50:16    298s] (I)       Merge PG vias by gap                               : true
[12/28 21:50:16    298s] (I)       Maximum routing layer                              : 8
[12/28 21:50:16    298s] (I)       Route selected nets only                           : true
[12/28 21:50:16    298s] (I)       Refine MST                                         : true
[12/28 21:50:16    298s] (I)       Honor PRL                                          : true
[12/28 21:50:16    298s] (I)       Strong congestion aware                            : true
[12/28 21:50:16    298s] (I)       Improved initial location for IRoutes              : true
[12/28 21:50:16    298s] (I)       Multi panel TA                                     : true
[12/28 21:50:16    298s] (I)       Penalize wire overlap                              : true
[12/28 21:50:16    298s] (I)       Expand small instance blockage                     : true
[12/28 21:50:16    298s] (I)       Reduce via in TA                                   : true
[12/28 21:50:16    298s] (I)       SS-aware routing                                   : true
[12/28 21:50:16    298s] (I)       Improve tree edge sharing                          : true
[12/28 21:50:16    298s] (I)       Improve 2D via estimation                          : true
[12/28 21:50:16    298s] (I)       Refine Steiner tree                                : true
[12/28 21:50:16    298s] (I)       Build spine tree                                   : true
[12/28 21:50:16    298s] (I)       Model pass through capacity                        : true
[12/28 21:50:16    298s] (I)       Extend blockages by a half GCell                   : true
[12/28 21:50:16    298s] (I)       Consider pin shapes                                : true
[12/28 21:50:16    298s] (I)       Consider pin shapes for all nodes                  : true
[12/28 21:50:16    298s] (I)       Consider NR APA                                    : true
[12/28 21:50:16    298s] (I)       Consider IO pin shape                              : true
[12/28 21:50:16    298s] (I)       Fix pin connection bug                             : true
[12/28 21:50:16    298s] (I)       Consider layer RC for local wires                  : true
[12/28 21:50:16    298s] (I)       LA-aware pin escape length                         : 2
[12/28 21:50:16    298s] (I)       Split for must join                                : true
[12/28 21:50:16    298s] (I)       Routing effort level                               : 10000
[12/28 21:50:16    298s] (I)       Special modeling for N7                            : 0
[12/28 21:50:16    298s] (I)       Special modeling for N6                            : 0
[12/28 21:50:16    298s] (I)       Special modeling for N3                            : 0
[12/28 21:50:16    298s] (I)       Special modeling for N5 v6                         : 0
[12/28 21:50:16    298s] (I)       Special settings for S3                            : 0
[12/28 21:50:16    298s] (I)       Special settings for S4                            : 0
[12/28 21:50:16    298s] (I)       Special settings for S5 v2                         : 0
[12/28 21:50:16    298s] (I)       Special settings for S7                            : 0
[12/28 21:50:16    298s] (I)       Special settings for S8                            : 0
[12/28 21:50:16    298s] (I)       Prefer layer length threshold                      : 8
[12/28 21:50:16    298s] (I)       Overflow penalty cost                              : 10
[12/28 21:50:16    298s] (I)       A-star cost                                        : 0.300000
[12/28 21:50:16    298s] (I)       Misalignment cost                                  : 10.000000
[12/28 21:50:16    298s] (I)       Threshold for short IRoute                         : 6
[12/28 21:50:16    298s] (I)       Via cost during post routing                       : 1.000000
[12/28 21:50:16    298s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/28 21:50:16    298s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:50:16    298s] (I)       Scenic ratio bound                                 : 3.000000
[12/28 21:50:16    298s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/28 21:50:16    298s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/28 21:50:16    298s] (I)       PG-aware similar topology routing                  : true
[12/28 21:50:16    298s] (I)       Maze routing via cost fix                          : true
[12/28 21:50:16    298s] (I)       Apply PRL on PG terms                              : true
[12/28 21:50:16    298s] (I)       Apply PRL on obs objects                           : true
[12/28 21:50:16    298s] (I)       Handle range-type spacing rules                    : true
[12/28 21:50:16    298s] (I)       PG gap threshold multiplier                        : 10.000000
[12/28 21:50:16    298s] (I)       Parallel spacing query fix                         : true
[12/28 21:50:16    298s] (I)       Force source to root IR                            : true
[12/28 21:50:16    298s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/28 21:50:16    298s] (I)       Do not relax to DPT layer                          : true
[12/28 21:50:16    298s] (I)       No DPT in post routing                             : true
[12/28 21:50:16    298s] (I)       Modeling PG via merging fix                        : true
[12/28 21:50:16    298s] (I)       Shield aware TA                                    : true
[12/28 21:50:16    298s] (I)       Strong shield aware TA                             : true
[12/28 21:50:16    298s] (I)       Overflow calculation fix in LA                     : true
[12/28 21:50:16    298s] (I)       Post routing fix                                   : true
[12/28 21:50:16    298s] (I)       Strong post routing                                : true
[12/28 21:50:16    298s] (I)       NDR via pillar fix                                 : true
[12/28 21:50:16    298s] (I)       Violation on path threshold                        : 1
[12/28 21:50:16    298s] (I)       Pass through capacity modeling                     : true
[12/28 21:50:16    298s] (I)       Select the non-relaxed segments in post routing stage : true
[12/28 21:50:16    298s] (I)       Avoid high resistance layers                       : true
[12/28 21:50:16    298s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:16    298s] (I)       Use row-based GCell size
[12/28 21:50:16    298s] (I)       GCell unit size  : 7380
[12/28 21:50:16    298s] (I)       GCell multiplier : 1
[12/28 21:50:16    298s] (I)       build grid graph
[12/28 21:50:16    298s] (I)       build grid graph start
[12/28 21:50:16    298s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:16    298s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:16    298s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:16    298s] (I)       build grid graph end
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] (I)       == Report All Rule Vias ==
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] (I)        Via Rule : (Default)
[12/28 21:50:16    298s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:16    298s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:16    298s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:50:16    298s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:16    298s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:16    298s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:16    298s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:16    298s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:50:16    298s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Num PG vias on layer 2 : 2276
[12/28 21:50:16    298s] (I)       Num PG vias on layer 3 : 1235
[12/28 21:50:16    298s] (I)       Num PG vias on layer 4 : 702
[12/28 21:50:16    298s] (I)       Num PG vias on layer 5 : 163
[12/28 21:50:16    298s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:16    298s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:16    298s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:16    298s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:16    298s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:16    298s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:16    298s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:16    298s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:16    298s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:50:16    298s] (I)       readDataFromPlaceDB
[12/28 21:50:16    298s] (I)       Read net information..
[12/28 21:50:16    298s] [NR-eGR] Read numTotalNets=1810  numIgnoredNets=1804
[12/28 21:50:16    298s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] [NR-eGR] Connected 0 must-join pins/ports
[12/28 21:50:16    298s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:16    298s] (I)       Start initializing grid graph
[12/28 21:50:16    298s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:16    298s] (I)       End initializing grid graph
[12/28 21:50:16    298s] (I)       Model blockages into capacity
[12/28 21:50:16    298s] (I)       Read Num Blocks=2858  Num Prerouted Wires=0  Num CS=0
[12/28 21:50:16    298s] (I)       Started Modeling ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Layer 1 (V) : #blockages 470 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 2 (H) : #blockages 1315 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 3 (V) : #blockages 886 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 4 (H) : #blockages 187 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:16    298s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       -- layer congestion ratio --
[12/28 21:50:16    298s] (I)       Layer 1 : 0.100000
[12/28 21:50:16    298s] (I)       Layer 2 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 3 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 4 : 1.000000
[12/28 21:50:16    298s] (I)       Layer 5 : 1.000000
[12/28 21:50:16    298s] (I)       Layer 6 : 1.000000
[12/28 21:50:16    298s] (I)       Layer 7 : 1.000000
[12/28 21:50:16    298s] (I)       Layer 8 : 1.000000
[12/28 21:50:16    298s] (I)       ----------------------------
[12/28 21:50:16    298s] (I)       Moved 2 terms for better access 
[12/28 21:50:16    298s] (I)       Number of ignored nets = 0
[12/28 21:50:16    298s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of clock nets = 6.  Ignored: No
[12/28 21:50:16    298s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:16    298s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:16    298s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[12/28 21:50:16    298s] (I)       Before initializing Early Global Route syMemory usage = 1599.8 MB
[12/28 21:50:16    298s] (I)       Ndr track 0 does not exist
[12/28 21:50:16    298s] (I)       Ndr track 0 does not exist
[12/28 21:50:16    298s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:16    298s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:16    298s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:16    298s] (I)       Site width          :   920  (dbu)
[12/28 21:50:16    298s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:16    298s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:16    298s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:16    298s] (I)       Grid                :   177   175     8
[12/28 21:50:16    298s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:16    298s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:16    298s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:16    298s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:16    298s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:16    298s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:16    298s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:16    298s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:16    298s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:16    298s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:16    298s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:16    298s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:16    298s] (I)       --------------------------------------------------------
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:16    298s] [NR-eGR] Rule id: 0  Nets: 6 
[12/28 21:50:16    298s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/28 21:50:16    298s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/28 21:50:16    298s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/28 21:50:16    298s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] [NR-eGR] Rule id: 1  Nets: 0 
[12/28 21:50:16    298s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:16    298s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:16    298s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] [NR-eGR] ========================================
[12/28 21:50:16    298s] [NR-eGR] 
[12/28 21:50:16    298s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer2 : = 87522 / 248675 (35.20%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer3 : = 100249 / 279660 (35.85%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer4 : = 43773 / 248675 (17.60%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer5 : = 12104 / 279660 (4.33%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:16    298s] (I)       After initializing Early Global Route syMemory usage = 1599.8 MB
[12/28 21:50:16    298s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Reset routing kernel
[12/28 21:50:16    298s] (I)       Started Global Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       ============= Initialization =============
[12/28 21:50:16    298s] (I)       totalPins=221  totalGlobalPin=221 (100.00%)
[12/28 21:50:16    298s] (I)       Started Net group 1 ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Build MST ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Generate topology with single threads
[12/28 21:50:16    298s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 385081 = (179913 H, 205168 V)
[12/28 21:50:16    298s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1a Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1a ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/28 21:50:16    298s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1b Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1b ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Monotonic routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.867130e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1c Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1c ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Two level routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Level2 Grid: 36 x 35
[12/28 21:50:16    298s] (I)       Started Two Level Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1d Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1d ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Detoured routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1e Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1e ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Route legalization ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.867130e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1f Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1f ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Congestion clean ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 777 = (370 H, 407 V) = (0.21% H, 0.20% V) = (1.365e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1g Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1g ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 581 = (283 H, 298 V) = (0.16% H, 0.15% V) = (1.044e+03um H, 1.100e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       numNets=6  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=217
[12/28 21:50:16    298s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1h Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1h ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 217 = (121 H, 96 V) = (0.07% H, 0.05% V) = (4.465e+02um H, 3.542e+02um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Layer assignment ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Running layer assignment with 1 threads
[12/28 21:50:16    298s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Net group 2 ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Build MST ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Generate topology with single threads
[12/28 21:50:16    298s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 902835 = (447998 H, 454837 V)
[12/28 21:50:16    298s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1a Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1a ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1b Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1b ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.852370e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1c Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1c ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1d Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1d ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1e Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1e ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Route legalization ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.852370e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1f Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1f ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 773 = (366 H, 407 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.502e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1g Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1g ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.08% H, 0.09% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=191
[12/28 21:50:16    298s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1h Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1h ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 407 = (204 H, 203 V) = (0.05% H, 0.04% V) = (7.528e+02um H, 7.491e+02um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Layer assignment ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Running layer assignment with 1 threads
[12/28 21:50:16    298s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Net group 3 ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Build MST ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Generate topology with single threads
[12/28 21:50:16    298s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 1282174 = (727937 H, 554237 V)
[12/28 21:50:16    298s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1a Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1a ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1b Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1b ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.848680e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1c Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1c ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1d Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1d ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1e Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1e ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Route legalization ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.848680e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1f Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1f ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 772 = (366 H, 406 V) = (0.05% H, 0.07% V) = (1.351e+03um H, 1.498e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1g Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1g ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 540 = (252 H, 288 V) = (0.03% H, 0.05% V) = (9.299e+02um H, 1.063e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=133
[12/28 21:50:16    298s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 8]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1h Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1h ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 540 = (253 H, 287 V) = (0.03% H, 0.05% V) = (9.336e+02um H, 1.059e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Layer assignment ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Running layer assignment with 1 threads
[12/28 21:50:16    298s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Net group 4 ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Build MST ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Generate topology with single threads
[12/28 21:50:16    298s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 1444570 = (727937 H, 716633 V)
[12/28 21:50:16    298s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 8]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1a Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1a ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1b Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1b ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.693690e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1c Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1c ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1d Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1d ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1e Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1e ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Route legalization ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.693690e+03um
[12/28 21:50:16    298s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1f Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1f ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1001 = (479 H, 522 V) = (0.07% H, 0.07% V) = (1.768e+03um H, 1.926e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1g Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1g ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1000 = (477 H, 523 V) = (0.07% H, 0.07% V) = (1.760e+03um H, 1.930e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1h Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1h ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Post Routing ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 1000 = (477 H, 523 V) = (0.07% H, 0.07% V) = (1.760e+03um H, 1.930e+03um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Layer assignment ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Running layer assignment with 1 threads
[12/28 21:50:16    298s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:16    298s] [NR-eGR]                        OverCon            
[12/28 21:50:16    298s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:50:16    298s] [NR-eGR]       Layer                (2)    OverCon 
[12/28 21:50:16    298s] [NR-eGR] ----------------------------------------------
[12/28 21:50:16    298s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR] ----------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR] 
[12/28 21:50:16    298s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 1446023 = (728837 H, 717186 V)
[12/28 21:50:16    298s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:16    298s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:16    298s] (I)       ============= track Assignment ============
[12/28 21:50:16    298s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Started Track Assignment ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:16    298s] (I)       Running track assignment with 1 threads
[12/28 21:50:16    298s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] (I)       Run single-thread track assignment
[12/28 21:50:16    298s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Export DB wires ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Export all nets ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Set wire vias ( Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1599.83 MB )
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6118
[12/28 21:50:16    298s] [NR-eGR] METAL2  (2V) length: 1.710999e+04um, number of vias: 8371
[12/28 21:50:16    298s] [NR-eGR] METAL3  (3H) length: 2.155717e+04um, number of vias: 838
[12/28 21:50:16    298s] [NR-eGR] METAL4  (4V) length: 1.464242e+04um, number of vias: 189
[12/28 21:50:16    298s] [NR-eGR] METAL5  (5H) length: 1.270888e+04um, number of vias: 81
[12/28 21:50:16    298s] [NR-eGR] METAL6  (6V) length: 7.756790e+03um, number of vias: 2
[12/28 21:50:16    298s] [NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] Total length: 7.400158e+04um, number of vias: 15599
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Total eGR-routed clock nets wire length: 2.906310e+03um 
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Report for selected net(s) only.
[12/28 21:50:16    298s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 219
[12/28 21:50:16    298s] [NR-eGR] METAL2  (2V) length: 4.850600e+02um, number of vias: 270
[12/28 21:50:16    298s] [NR-eGR] METAL3  (3H) length: 1.294440e+03um, number of vias: 114
[12/28 21:50:16    298s] [NR-eGR] METAL4  (4V) length: 8.440400e+02um, number of vias: 19
[12/28 21:50:16    298s] [NR-eGR] METAL5  (5H) length: 9.528000e+01um, number of vias: 9
[12/28 21:50:16    298s] [NR-eGR] METAL6  (6V) length: 1.874900e+02um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] Total length: 2.906310e+03um, number of vias: 631
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Total routed clock nets wire length: 2.906310e+03um, number of vias: 631
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/28 21:50:16    298s]     Routing using eGR only done.
[12/28 21:50:16    298s] Net route status summary:
[12/28 21:50:16    298s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:16    298s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] CCOPT: Done with clock implementation routing.
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s]   Clock implementation routing done.
[12/28 21:50:16    298s] Fixed 6 wires.
[12/28 21:50:16    298s]   CCOpt: Starting congestion repair using flow wrapper...
[12/28 21:50:16    298s]     Congestion Repair...
[12/28 21:50:16    298s] Info: Disable timing driven in postCTS congRepair.
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Starting congRepair ...
[12/28 21:50:16    298s] User Input Parameters:
[12/28 21:50:16    298s] - Congestion Driven    : On
[12/28 21:50:16    298s] - Timing Driven        : Off
[12/28 21:50:16    298s] - Area-Violation Based : On
[12/28 21:50:16    298s] - Start Rollback Level : -5
[12/28 21:50:16    298s] - Legalized            : On
[12/28 21:50:16    298s] - Window Based         : Off
[12/28 21:50:16    298s] - eDen incr mode       : Off
[12/28 21:50:16    298s] - Small incr mode      : Off
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] Collecting buffer chain nets ...
[12/28 21:50:16    298s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1552.8M
[12/28 21:50:16    298s] Starting Early Global Route congestion estimation: mem = 1552.8M
[12/28 21:50:16    298s] (I)       Started Loading and Dumping File ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Reading DB...
[12/28 21:50:16    298s] (I)       Read data from FE... (mem=1552.8M)
[12/28 21:50:16    298s] (I)       Read nodes and places... (mem=1552.8M)
[12/28 21:50:16    298s] (I)       Done Read nodes and places (cpu=0.010s, mem=1552.8M)
[12/28 21:50:16    298s] (I)       Read nets... (mem=1552.8M)
[12/28 21:50:16    298s] (I)       Done Read nets (cpu=0.000s, mem=1552.8M)
[12/28 21:50:16    298s] (I)       Done Read data from FE (cpu=0.010s, mem=1552.8M)
[12/28 21:50:16    298s] (I)       before initializing RouteDB syMemory usage = 1552.8 MB
[12/28 21:50:16    298s] (I)       == Non-default Options ==
[12/28 21:50:16    298s] (I)       Maximum routing layer                              : 8
[12/28 21:50:16    298s] (I)       Use non-blocking free Dbs wires                    : false
[12/28 21:50:16    298s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:16    298s] (I)       Use row-based GCell size
[12/28 21:50:16    298s] (I)       GCell unit size  : 7380
[12/28 21:50:16    298s] (I)       GCell multiplier : 1
[12/28 21:50:16    298s] (I)       build grid graph
[12/28 21:50:16    298s] (I)       build grid graph start
[12/28 21:50:16    298s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:16    298s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:16    298s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:16    298s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:16    298s] (I)       build grid graph end
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] (I)       == Report All Rule Vias ==
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] (I)        Via Rule : (Default)
[12/28 21:50:16    298s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:16    298s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:16    298s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:50:16    298s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:16    298s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:16    298s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:16    298s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:16    298s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:50:16    298s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:50:16    298s] (I)       ===========================================================================
[12/28 21:50:16    298s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Num PG vias on layer 2 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 3 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 4 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 5 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:16    298s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:16    298s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:16    298s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:16    298s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:16    298s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:16    298s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:16    298s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:16    298s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:16    298s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 656
[12/28 21:50:16    298s] (I)       readDataFromPlaceDB
[12/28 21:50:16    298s] (I)       Read net information..
[12/28 21:50:16    298s] [NR-eGR] Read numTotalNets=1810  numIgnoredNets=6
[12/28 21:50:16    298s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:16    298s] (I)       Start initializing grid graph
[12/28 21:50:16    298s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:16    298s] (I)       End initializing grid graph
[12/28 21:50:16    298s] (I)       Model blockages into capacity
[12/28 21:50:16    298s] (I)       Read Num Blocks=5998  Num Prerouted Wires=656  Num CS=0
[12/28 21:50:16    298s] (I)       Started Modeling ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 356
[12/28 21:50:16    298s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 216
[12/28 21:50:16    298s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 63
[12/28 21:50:16    298s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 18
[12/28 21:50:16    298s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 3
[12/28 21:50:16    298s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:16    298s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:16    298s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       -- layer congestion ratio --
[12/28 21:50:16    298s] (I)       Layer 1 : 0.100000
[12/28 21:50:16    298s] (I)       Layer 2 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 3 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 4 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 5 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 6 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 7 : 0.700000
[12/28 21:50:16    298s] (I)       Layer 8 : 0.700000
[12/28 21:50:16    298s] (I)       ----------------------------
[12/28 21:50:16    298s] (I)       Number of ignored nets = 6
[12/28 21:50:16    298s] (I)       Number of fixed nets = 6.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of clock nets = 6.  Ignored: No
[12/28 21:50:16    298s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:16    298s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:16    298s] (I)       Before initializing Early Global Route syMemory usage = 1552.8 MB
[12/28 21:50:16    298s] (I)       Ndr track 0 does not exist
[12/28 21:50:16    298s] (I)       Ndr track 0 does not exist
[12/28 21:50:16    298s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:16    298s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:16    298s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:16    298s] (I)       Site width          :   920  (dbu)
[12/28 21:50:16    298s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:16    298s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:16    298s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:16    298s] (I)       Grid                :   177   175     8
[12/28 21:50:16    298s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:16    298s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:16    298s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:16    298s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:16    298s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:16    298s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:16    298s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:16    298s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:16    298s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:16    298s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:16    298s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:16    298s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:16    298s] (I)       --------------------------------------------------------
[12/28 21:50:16    298s] 
[12/28 21:50:16    298s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:16    298s] [NR-eGR] Rule id: 0  Nets: 0 
[12/28 21:50:16    298s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/28 21:50:16    298s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/28 21:50:16    298s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/28 21:50:16    298s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] [NR-eGR] Rule id: 1  Nets: 1804 
[12/28 21:50:16    298s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:16    298s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:16    298s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:16    298s] [NR-eGR] ========================================
[12/28 21:50:16    298s] [NR-eGR] 
[12/28 21:50:16    298s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:16    298s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:16    298s] (I)       After initializing Early Global Route syMemory usage = 1552.8 MB
[12/28 21:50:16    298s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Reset routing kernel
[12/28 21:50:16    298s] (I)       Started Global Routing ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       ============= Initialization =============
[12/28 21:50:16    298s] (I)       totalPins=6031  totalGlobalPin=5687 (94.30%)
[12/28 21:50:16    298s] (I)       Started Net group 1 ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Started Build MST ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Generate topology with single threads
[12/28 21:50:16    298s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:50:16    298s] [NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 8]
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1a Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1a ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Started Pattern routing ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 18689 = (8815 H, 9874 V) = (1.21% H, 1.38% V) = (3.253e+04um H, 3.644e+04um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1b Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1b ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 18689 = (8815 H, 9874 V) = (1.21% H, 1.38% V) = (3.253e+04um H, 3.644e+04um V)
[12/28 21:50:16    298s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.896241e+04um
[12/28 21:50:16    298s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1c Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1c ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 18689 = (8815 H, 9874 V) = (1.21% H, 1.38% V) = (3.253e+04um H, 3.644e+04um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1d Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1d ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 18689 = (8815 H, 9874 V) = (1.21% H, 1.38% V) = (3.253e+04um H, 3.644e+04um V)
[12/28 21:50:16    298s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1e Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1e ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Started Route legalization ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Usage: 18689 = (8815 H, 9874 V) = (1.21% H, 1.38% V) = (3.253e+04um H, 3.644e+04um V)
[12/28 21:50:16    298s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.896241e+04um
[12/28 21:50:16    298s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Started Layer assignment ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Running layer assignment with 1 threads
[12/28 21:50:16    298s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] (I)       ============  Phase 1l Route ============
[12/28 21:50:16    298s] (I)       Started Phase 1l ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       
[12/28 21:50:16    298s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:16    298s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:50:16    298s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:50:16    298s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:50:16    298s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL2  (2)        10( 0.05%)         1( 0.00%)   ( 0.05%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:16    298s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Total               12( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/28 21:50:16    298s] [NR-eGR] 
[12/28 21:50:16    298s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:50:16    298s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:16    298s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:16    298s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1552.8M
[12/28 21:50:16    298s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.068, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF: Starting HotSpotCal at level 1, MEM:1552.8M
[12/28 21:50:16    298s] [hotspot] +------------+---------------+---------------+
[12/28 21:50:16    298s] [hotspot] |            |   max hotspot | total hotspot |
[12/28 21:50:16    298s] [hotspot] +------------+---------------+---------------+
[12/28 21:50:16    298s] [hotspot] | normalized |          0.00 |          0.00 |
[12/28 21:50:16    298s] [hotspot] +------------+---------------+---------------+
[12/28 21:50:16    298s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 21:50:16    298s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 21:50:16    298s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1552.8M
[12/28 21:50:16    298s] Skipped repairing congestion.
[12/28 21:50:16    298s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1552.8M
[12/28 21:50:16    298s] Starting Early Global Route wiring: mem = 1552.8M
[12/28 21:50:16    298s] (I)       ============= track Assignment ============
[12/28 21:50:16    298s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Started Track Assignment ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:16    298s] (I)       Running track assignment with 1 threads
[12/28 21:50:16    298s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] (I)       Run Multi-thread track assignment
[12/28 21:50:16    298s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Export DB wires ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Export all nets ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Started Set wire vias ( Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.83 MB )
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6118
[12/28 21:50:16    298s] [NR-eGR] METAL2  (2V) length: 1.689355e+04um, number of vias: 8318
[12/28 21:50:16    298s] [NR-eGR] METAL3  (3H) length: 2.102894e+04um, number of vias: 964
[12/28 21:50:16    298s] [NR-eGR] METAL4  (4V) length: 1.501100e+04um, number of vias: 246
[12/28 21:50:16    298s] [NR-eGR] METAL5  (5H) length: 1.336844e+04um, number of vias: 84
[12/28 21:50:16    298s] [NR-eGR] METAL6  (6V) length: 7.653060e+03um, number of vias: 2
[12/28 21:50:16    298s] [NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:16    298s] [NR-eGR] Total length: 7.418131e+04um, number of vias: 15732
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/28 21:50:16    298s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:16    298s] Early Global Route wiring runtime: 0.04 seconds, mem = 1552.8M
[12/28 21:50:16    298s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.047, MEM:1552.8M
[12/28 21:50:16    298s] Tdgp not successfully inited but do clear! skip clearing
[12/28 21:50:16    298s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/28 21:50:16    298s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:16    298s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/28 21:50:16    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.8M
[12/28 21:50:16    298s] #spOpts: N=130 
[12/28 21:50:16    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1552.8M
[12/28 21:50:16    298s] Core basic site is TSM13SITE
[12/28 21:50:16    298s] Fast DP-INIT is on for default
[12/28 21:50:16    298s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:50:16    298s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF:     Starting CMU at level 3, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1552.8M
[12/28 21:50:16    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1552.8M
[12/28 21:50:16    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1552.8MB).
[12/28 21:50:16    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1552.8M
[12/28 21:50:16    298s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/28 21:50:16    298s]   Leaving CCOpt scope - extractRC...
[12/28 21:50:16    298s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/28 21:50:16    298s] Extraction called for design 'ipdc' of instances=1548 and nets=1829 using extraction engine 'preRoute' .
[12/28 21:50:16    298s] PreRoute RC Extraction called for design ipdc.
[12/28 21:50:16    298s] RC Extraction called in multi-corner(1) mode.
[12/28 21:50:16    298s] RCMode: PreRoute
[12/28 21:50:16    298s]       RC Corner Indexes            0   
[12/28 21:50:16    298s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:50:16    298s] Resistance Scaling Factor    : 1.00000 
[12/28 21:50:16    298s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:50:16    298s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:50:16    298s] Shrink Factor                : 1.00000
[12/28 21:50:16    298s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:50:16    298s] Using capacitance table file ...
[12/28 21:50:16    298s] LayerId::1 widthSet size::4
[12/28 21:50:16    298s] LayerId::2 widthSet size::4
[12/28 21:50:16    298s] LayerId::3 widthSet size::4
[12/28 21:50:16    298s] LayerId::4 widthSet size::4
[12/28 21:50:16    298s] LayerId::5 widthSet size::4
[12/28 21:50:16    298s] LayerId::6 widthSet size::4
[12/28 21:50:16    298s] LayerId::7 widthSet size::5
[12/28 21:50:16    298s] LayerId::8 widthSet size::3
[12/28 21:50:16    298s] Updating RC grid for preRoute extraction ...
[12/28 21:50:16    298s] Initializing multi-corner capacitance tables ... 
[12/28 21:50:16    298s] Initializing multi-corner resistance tables ...
[12/28 21:50:16    298s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:16    298s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:50:16    298s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.277583 ; uaWl: 1.000000 ; uaWlH: 0.492908 ; aWlH: 0.000000 ; Pmax: 0.881800 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:50:16    298s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1552.828M)
[12/28 21:50:16    298s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/28 21:50:16    298s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s] Not writing Steiner routes to the DB after clustering cong repair call.
[12/28 21:50:16    298s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:16    298s] End AAE Lib Interpolated Model. (MEM=1552.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:16    298s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s]   Clock DAG stats after clustering cong repair call:
[12/28 21:50:16    298s]     cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[12/28 21:50:16    298s]     cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
[12/28 21:50:16    298s]     cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
[12/28 21:50:16    298s]     sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:16    298s]     wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
[12/28 21:50:16    298s]     wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
[12/28 21:50:16    298s]     hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
[12/28 21:50:16    298s]   Clock DAG net violations after clustering cong repair call: none
[12/28 21:50:16    298s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/28 21:50:16    298s]     Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:16    298s]     Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:16    298s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/28 21:50:16    298s]      Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
[12/28 21:50:16    298s]   Primary reporting skew groups after clustering cong repair call:
[12/28 21:50:16    298s]     skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
[12/28 21:50:16    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:16    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:16    298s]   Skew group summary after clustering cong repair call:
[12/28 21:50:16    298s]     skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
[12/28 21:50:16    298s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/28 21:50:16    298s]   Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/28 21:50:16    298s]   Stage::DRV Fixing...
[12/28 21:50:16    298s]   Fixing clock tree slew time and max cap violations...
[12/28 21:50:16    298s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:16    298s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/28 21:50:16    298s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[12/28 21:50:16    298s]       cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
[12/28 21:50:16    298s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
[12/28 21:50:16    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:16    298s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
[12/28 21:50:16    298s]       wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
[12/28 21:50:16    298s]       hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
[12/28 21:50:16    298s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/28 21:50:16    298s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/28 21:50:16    298s]       Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:16    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:16    298s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/28 21:50:16    298s]        Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
[12/28 21:50:16    298s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436], skew [0.029 vs 0.143]
[12/28 21:50:16    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:16    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:16    298s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436], skew [0.029 vs 0.143]
[12/28 21:50:16    298s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:16    298s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/28 21:50:16    298s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:16    298s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/28 21:50:16    298s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[12/28 21:50:16    298s]       cell areas       : b=235.939um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=235.939um^2
[12/28 21:50:16    298s]       cell capacitance : b=0.099pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.099pF
[12/28 21:50:16    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:16    298s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.364pF, total=0.482pF
[12/28 21:50:16    298s]       wire lengths     : top=0.000um, trunk=810.055um, leaf=2128.628um, total=2938.683um
[12/28 21:50:16    298s]       hp wire lengths  : top=0.000um, trunk=649.800um, leaf=899.775um, total=1549.575um
[12/28 21:50:16    298s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/28 21:50:16    298s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/28 21:50:16    298s]       Trunk : target=0.234ns count=3 avg=0.044ns sd=0.035ns min=0.004ns max=0.071ns {3 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:16    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:16    298s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/28 21:50:16    298s]        Bufs: CLKBUFX20: 4 CLKBUFX16: 1 
[12/28 21:50:16    298s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
[12/28 21:50:16    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:16    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:16    298s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/28 21:50:16    298s]       skew_group i_clk/func_mode: insertion delay [min=0.406, max=0.436, avg=0.418, sd=0.007], skew [0.029 vs 0.143], 100% {0.406, 0.436} (wid=0.036 ws=0.023) (gid=0.415 gs=0.021)
[12/28 21:50:16    298s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:16    298s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:16    298s]   Stage::Insertion Delay Reduction...
[12/28 21:50:16    298s]   Removing unnecessary root buffering...
[12/28 21:50:17    298s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/28 21:50:17    298s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    298s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    298s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    298s]       wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
[12/28 21:50:17    298s]       wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
[12/28 21:50:17    298s]       hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
[12/28 21:50:17    298s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/28 21:50:17    298s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/28 21:50:17    298s]       Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    298s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/28 21:50:17    298s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    298s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:17    298s]     Skew group summary after 'Removing unnecessary root buffering':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    298s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/28 21:50:17    298s]   Removing unconstrained drivers...
[12/28 21:50:17    298s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/28 21:50:17    298s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    298s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    298s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    298s]       wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
[12/28 21:50:17    298s]       wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
[12/28 21:50:17    298s]       hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
[12/28 21:50:17    298s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/28 21:50:17    298s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/28 21:50:17    298s]       Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    298s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/28 21:50:17    298s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    298s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:17    298s]     Skew group summary after 'Removing unconstrained drivers':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    298s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:17    298s]   Reducing insertion delay 1...
[12/28 21:50:17    298s] Accumulated time to calculate placeable region: 0
[12/28 21:50:17    298s] Accumulated time to calculate placeable region: 0
[12/28 21:50:17    298s] Accumulated time to calculate placeable region: 0
[12/28 21:50:17    298s] Accumulated time to calculate placeable region: 0
[12/28 21:50:17    298s] Accumulated time to calculate placeable region: 0
[12/28 21:50:17    298s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/28 21:50:17    298s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    298s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    298s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    298s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    298s]       wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
[12/28 21:50:17    298s]       wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
[12/28 21:50:17    298s]       hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
[12/28 21:50:17    298s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/28 21:50:17    298s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/28 21:50:17    298s]       Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    298s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    298s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/28 21:50:17    298s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    298s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    298s]       max path sink: mem_mem3/CLK
[12/28 21:50:17    298s]     Skew group summary after 'Reducing insertion delay 1':
[12/28 21:50:17    298s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    298s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    298s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:17    298s]   Removing longest path buffering...
[12/28 21:50:17    299s]     Clock DAG stats after 'Removing longest path buffering':
[12/28 21:50:17    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    299s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    299s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    299s]       wire capacitance : top=0.000pF, trunk=0.113pF, leaf=0.364pF, total=0.476pF
[12/28 21:50:17    299s]       wire lengths     : top=0.000um, trunk=798.195um, leaf=2128.628um, total=2926.823um
[12/28 21:50:17    299s]       hp wire lengths  : top=0.000um, trunk=321.000um, leaf=899.775um, total=1220.775um
[12/28 21:50:17    299s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/28 21:50:17    299s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/28 21:50:17    299s]       Trunk : target=0.234ns count=2 avg=0.041ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    299s]       Leaf  : target=0.234ns count=3 avg=0.200ns sd=0.040ns min=0.156ns max=0.233ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    299s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/28 21:50:17    299s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    299s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    299s]       max path sink: mem_mem3/CLK
[12/28 21:50:17    299s]     Skew group summary after 'Removing longest path buffering':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.323], skew [0.030 vs 0.143]
[12/28 21:50:17    299s]     Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    299s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/28 21:50:17    299s]   Reducing insertion delay 2...
[12/28 21:50:17    299s] Path optimization required 206 stage delay updates 
[12/28 21:50:17    299s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/28 21:50:17    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    299s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    299s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:17    299s]       wire lengths     : top=0.000um, trunk=803.555um, leaf=2117.915um, total=2921.470um
[12/28 21:50:17    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:17    299s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/28 21:50:17    299s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/28 21:50:17    299s]       Trunk : target=0.234ns count=2 avg=0.042ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    299s]       Leaf  : target=0.234ns count=3 avg=0.199ns sd=0.039ns min=0.156ns max=0.232ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    299s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/28 21:50:17    299s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    299s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322, avg=0.305, sd=0.007], skew [0.029 vs 0.143], 100% {0.294, 0.322} (wid=0.036 ws=0.023) (gid=0.302 gs=0.021)
[12/28 21:50:17    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    299s]       max path sink: mem_mem1/CLK
[12/28 21:50:17    299s]     Skew group summary after 'Reducing insertion delay 2':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322, avg=0.305, sd=0.007], skew [0.029 vs 0.143], 100% {0.294, 0.322} (wid=0.036 ws=0.023) (gid=0.302 gs=0.021)
[12/28 21:50:17    299s]     Legalizer API calls during this step: 94 succeeded with high effort: 94 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    299s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/28 21:50:17    299s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/28 21:50:17    299s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/28 21:50:17    299s]   CCOpt::Phase::Implementation...
[12/28 21:50:17    299s]   Stage::Reducing Power...
[12/28 21:50:17    299s]   Improving clock tree routing...
[12/28 21:50:17    299s]     Iteration 1...
[12/28 21:50:17    299s]     Iteration 1 done.
[12/28 21:50:17    299s]     Clock DAG stats after 'Improving clock tree routing':
[12/28 21:50:17    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    299s]       cell areas       : b=186.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=186.714um^2
[12/28 21:50:17    299s]       cell capacitance : b=0.079pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.079pF
[12/28 21:50:17    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:17    299s]       wire lengths     : top=0.000um, trunk=803.555um, leaf=2117.915um, total=2921.470um
[12/28 21:50:17    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:17    299s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/28 21:50:17    299s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/28 21:50:17    299s]       Trunk : target=0.234ns count=2 avg=0.042ns sd=0.043ns min=0.011ns max=0.072ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    299s]       Leaf  : target=0.234ns count=3 avg=0.199ns sd=0.039ns min=0.156ns max=0.232ns {0 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    299s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/28 21:50:17    299s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 
[12/28 21:50:17    299s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322], skew [0.029 vs 0.143]
[12/28 21:50:17    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    299s]       max path sink: mem_mem1/CLK
[12/28 21:50:17    299s]     Skew group summary after 'Improving clock tree routing':
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.294, max=0.322], skew [0.029 vs 0.143]
[12/28 21:50:17    299s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:17    299s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:17    299s]   Reducing clock tree power 1...
[12/28 21:50:17    299s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/28 21:50:17    299s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:17    299s]     100% 
[12/28 21:50:17    299s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/28 21:50:17    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:17    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:17    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:17    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:17    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:17    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:17    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:17    299s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/28 21:50:17    299s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/28 21:50:17    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:17    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:17    299s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/28 21:50:17    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:17    299s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:17    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:17    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:17    299s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/28 21:50:17    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:17    299s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/28 21:50:18    299s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     100% 
[12/28 21:50:18    299s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Reducing clock tree power 1':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    299s]   Reducing clock tree power 2...
[12/28 21:50:18    299s] Path optimization required 0 stage delay updates 
[12/28 21:50:18    299s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Reducing clock tree power 2':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    299s]   Stage::Balancing...
[12/28 21:50:18    299s]   Approximately balancing fragments step...
[12/28 21:50:18    299s]     Resolve constraints - Approximately balancing fragments...
[12/28 21:50:18    299s]     Resolving skew group constraints...
[12/28 21:50:18    299s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/28 21:50:18    299s]     Resolving skew group constraints done.
[12/28 21:50:18    299s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/28 21:50:18    299s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/28 21:50:18    299s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Approximately balancing fragments...
[12/28 21:50:18    299s]       Moving gates to improve sub-tree skew...
[12/28 21:50:18    299s]         Tried: 6 Succeeded: 0
[12/28 21:50:18    299s]         Topology Tried: 0 Succeeded: 0
[12/28 21:50:18    299s]         0 Succeeded with SS ratio
[12/28 21:50:18    299s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/28 21:50:18    299s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/28 21:50:18    299s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/28 21:50:18    299s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]           hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/28 21:50:18    299s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/28 21:50:18    299s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]           Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/28 21:50:18    299s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]       Approximately balancing fragments bottom up...
[12/28 21:50:18    299s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:18    299s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/28 21:50:18    299s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]           hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/28 21:50:18    299s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/28 21:50:18    299s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]           Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/28 21:50:18    299s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]       Approximately balancing fragments, wire and cell delays...
[12/28 21:50:18    299s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/28 21:50:18    299s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/28 21:50:18    299s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]           hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/28 21:50:18    299s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/28 21:50:18    299s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]           Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/28 21:50:18    299s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/28 21:50:18    299s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Approximately balancing fragments done.
[12/28 21:50:18    299s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    299s]   Clock DAG stats after Approximately balancing fragments:
[12/28 21:50:18    299s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]     cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]     sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]     wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]     wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]     hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]   Clock DAG net violations after Approximately balancing fragments: none
[12/28 21:50:18    299s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/28 21:50:18    299s]     Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]     Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/28 21:50:18    299s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]   Primary reporting skew groups after Approximately balancing fragments:
[12/28 21:50:18    299s]     skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]   Skew group summary after Approximately balancing fragments:
[12/28 21:50:18    299s]     skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]   Improving fragments clock skew...
[12/28 21:50:18    299s]     Clock DAG stats after 'Improving fragments clock skew':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Improving fragments clock skew':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Approximately balancing step...
[12/28 21:50:18    299s]     Resolve constraints - Approximately balancing...
[12/28 21:50:18    299s]     Resolving skew group constraints...
[12/28 21:50:18    299s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/28 21:50:18    299s]     Resolving skew group constraints done.
[12/28 21:50:18    299s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Approximately balancing...
[12/28 21:50:18    299s]       Approximately balancing, wire and cell delays...
[12/28 21:50:18    299s]       Approximately balancing, wire and cell delays, iteration 1...
[12/28 21:50:18    299s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/28 21:50:18    299s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]           hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/28 21:50:18    299s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/28 21:50:18    299s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]           Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/28 21:50:18    299s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/28 21:50:18    299s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Approximately balancing done.
[12/28 21:50:18    299s]     Clock DAG stats after 'Approximately balancing step':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Approximately balancing step': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Approximately balancing step':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Approximately balancing step':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Fixing clock tree overload...
[12/28 21:50:18    299s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:18    299s]     Clock DAG stats after 'Fixing clock tree overload':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Fixing clock tree overload':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Approximately balancing paths...
[12/28 21:50:18    299s]     Added 0 buffers.
[12/28 21:50:18    299s]     Clock DAG stats after 'Approximately balancing paths':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Approximately balancing paths':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.333, avg=0.320, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.333} (wid=0.035 ws=0.023) (gid=0.313 gs=0.029)
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    299s]   Stage::Polishing...
[12/28 21:50:18    299s]   Merging balancing drivers for power...
[12/28 21:50:18    299s]     Tried: 6 Succeeded: 0
[12/28 21:50:18    299s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:18    299s]     Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Merging balancing drivers for power':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332], skew [0.036 vs 0.143]
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Improving clock skew...
[12/28 21:50:18    299s]     Clock DAG stats after 'Improving clock skew':
[12/28 21:50:18    299s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    299s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    299s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    299s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    299s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.362pF, total=0.476pF
[12/28 21:50:18    299s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2115.305um, total=2919.320um
[12/28 21:50:18    299s]       hp wire lengths  : top=0.000um, trunk=327.420um, leaf=899.775um, total=1227.195um
[12/28 21:50:18    299s]     Clock DAG net violations after 'Improving clock skew': none
[12/28 21:50:18    299s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/28 21:50:18    299s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.048ns min=0.011ns max=0.079ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    299s]       Leaf  : target=0.234ns count=3 avg=0.217ns sd=0.013ns min=0.207ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    299s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/28 21:50:18    299s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    299s]     Primary reporting skew groups after 'Improving clock skew':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332, avg=0.319, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.332} (wid=0.035 ws=0.023) (gid=0.312 gs=0.029)
[12/28 21:50:18    299s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    299s]       max path sink: img_origin_r_reg_2_/CK
[12/28 21:50:18    299s]     Skew group summary after 'Improving clock skew':
[12/28 21:50:18    299s]       skew_group i_clk/func_mode: insertion delay [min=0.296, max=0.332, avg=0.319, sd=0.011], skew [0.036 vs 0.143], 100% {0.296, 0.332} (wid=0.035 ws=0.023) (gid=0.312 gs=0.029)
[12/28 21:50:18    299s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]   Moving gates to reduce wire capacitance...
[12/28 21:50:18    299s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/28 21:50:18    299s]     Iteration 1...
[12/28 21:50:18    299s]       Artificially removing short and long paths...
[12/28 21:50:18    299s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/28 21:50:18    299s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    299s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    299s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/28 21:50:18    299s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:18    300s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]     Iteration 1 done.
[12/28 21:50:18    300s]     Iteration 2...
[12/28 21:50:18    300s]       Artificially removing short and long paths...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/28 21:50:18    300s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:18    300s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]     Iteration 2 done.
[12/28 21:50:18    300s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/28 21:50:18    300s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/28 21:50:18    300s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    300s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    300s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    300s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    300s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
[12/28 21:50:18    300s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
[12/28 21:50:18    300s]       hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:18    300s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/28 21:50:18    300s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/28 21:50:18    300s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    300s]       Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    300s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/28 21:50:18    300s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    300s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:18    300s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]     Legalizer API calls during this step: 123 succeeded with high effort: 123 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/28 21:50:18    300s]   Reducing clock tree power 3...
[12/28 21:50:18    300s]     Artificially removing short and long paths...
[12/28 21:50:18    300s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]     Initial gate capacitance is (rise=0.779pF fall=0.779pF).
[12/28 21:50:18    300s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/28 21:50:18    300s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]     100% 
[12/28 21:50:18    300s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/28 21:50:18    300s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    300s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    300s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    300s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    300s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
[12/28 21:50:18    300s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
[12/28 21:50:18    300s]       hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:18    300s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/28 21:50:18    300s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/28 21:50:18    300s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    300s]       Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    300s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/28 21:50:18    300s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    300s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:18    300s]     Skew group summary after 'Reducing clock tree power 3':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/28 21:50:18    300s]   Improving insertion delay...
[12/28 21:50:18    300s]     Clock DAG stats after 'Improving insertion delay':
[12/28 21:50:18    300s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    300s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    300s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    300s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    300s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
[12/28 21:50:18    300s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
[12/28 21:50:18    300s]       hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:18    300s]     Clock DAG net violations after 'Improving insertion delay': none
[12/28 21:50:18    300s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/28 21:50:18    300s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    300s]       Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    300s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/28 21:50:18    300s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    300s]     Primary reporting skew groups after 'Improving insertion delay':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:18    300s]     Skew group summary after 'Improving insertion delay':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]   Wire Opt OverFix...
[12/28 21:50:18    300s]     Wire Reduction extra effort...
[12/28 21:50:18    300s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/28 21:50:18    300s]       Artificially removing short and long paths...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Global shorten wires A0...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Move For Wirelength - core...
[12/28 21:50:18    300s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=13, accepted=0
[12/28 21:50:18    300s]         Max accepted move=0.000um, total accepted move=0.000um
[12/28 21:50:18    300s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Global shorten wires A1...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Move For Wirelength - core...
[12/28 21:50:18    300s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=3, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/28 21:50:18    300s]         Max accepted move=0.000um, total accepted move=0.000um
[12/28 21:50:18    300s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Global shorten wires B...
[12/28 21:50:18    300s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Move For Wirelength - branch...
[12/28 21:50:18    300s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
[12/28 21:50:18    300s]         Max accepted move=0.000um, total accepted move=0.000um
[12/28 21:50:18    300s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/28 21:50:18    300s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/28 21:50:18    300s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    300s]         cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    300s]         cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    300s]         sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    300s]         wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
[12/28 21:50:18    300s]         wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
[12/28 21:50:18    300s]         hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:18    300s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/28 21:50:18    300s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/28 21:50:18    300s]         Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    300s]         Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    300s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/28 21:50:18    300s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    300s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/28 21:50:18    300s]         skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:18    300s]       Skew group summary after 'Wire Reduction extra effort':
[12/28 21:50:18    300s]         skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]     Optimizing orientation...
[12/28 21:50:18    300s]     FlipOpt...
[12/28 21:50:18    300s]     Disconnecting clock tree from netlist...
[12/28 21:50:18    300s]     Disconnecting clock tree from netlist done.
[12/28 21:50:18    300s]     Performing Single Threaded FlipOpt
[12/28 21:50:18    300s]     Optimizing orientation on clock cells...
[12/28 21:50:18    300s]       Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/28 21:50:18    300s]     Optimizing orientation on clock cells done.
[12/28 21:50:18    300s]     Resynthesising clock tree into netlist...
[12/28 21:50:18    300s]       Reset timing graph...
[12/28 21:50:18    300s] Ignoring AAE DB Resetting ...
[12/28 21:50:18    300s]       Reset timing graph done.
[12/28 21:50:18    300s]     Resynthesising clock tree into netlist done.
[12/28 21:50:18    300s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s] End AAE Lib Interpolated Model. (MEM=1594.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:18    300s]     Clock DAG stats after 'Wire Opt OverFix':
[12/28 21:50:18    300s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:18    300s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:18    300s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:18    300s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:18    300s]       wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.357pF, total=0.472pF
[12/28 21:50:18    300s]       wire lengths     : top=0.000um, trunk=804.015um, leaf=2083.325um, total=2887.340um
[12/28 21:50:18    300s]       hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:18    300s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/28 21:50:18    300s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/28 21:50:18    300s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:18    300s]       Leaf  : target=0.234ns count=3 avg=0.215ns sd=0.015ns min=0.204ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:18    300s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/28 21:50:18    300s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:18    300s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:18    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:18    300s]     Skew group summary after 'Wire Opt OverFix':
[12/28 21:50:18    300s]       skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.330, avg=0.320, sd=0.010], skew [0.030 vs 0.143], 100% {0.299, 0.330} (wid=0.034 ws=0.023) (gid=0.314 gs=0.027)
[12/28 21:50:18    300s]     Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:18    300s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]   Total capacitance is (rise=1.251pF fall=1.251pF), of which (rise=0.472pF fall=0.472pF) is wire, and (rise=0.779pF fall=0.779pF) is gate.
[12/28 21:50:18    300s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/28 21:50:18    300s]   Stage::Updating netlist...
[12/28 21:50:18    300s]   Reset timing graph...
[12/28 21:50:18    300s] Ignoring AAE DB Resetting ...
[12/28 21:50:18    300s]   Reset timing graph done.
[12/28 21:50:18    300s]   Setting non-default rules before calling refine place.
[12/28 21:50:18    300s]   Leaving CCOpt scope - ClockRefiner...
[12/28 21:50:18    300s] Assigned high priority to 4 instances.
[12/28 21:50:18    300s]   Performing Clock Only Refine Place.
[12/28 21:50:18    300s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/28 21:50:18    300s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1575.0M
[12/28 21:50:18    300s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:18    300s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1575.0M
[12/28 21:50:18    300s] Info: 4 insts are soft-fixed.
[12/28 21:50:18    300s] OPERPROF:       Starting CMU at level 4, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1575.0M
[12/28 21:50:18    300s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1575.0MB).
[12/28 21:50:18    300s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.022, MEM:1575.0M
[12/28 21:50:18    300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.10
[12/28 21:50:18    300s] OPERPROF: Starting RefinePlace at level 1, MEM:1575.0M
[12/28 21:50:18    300s] *** Starting refinePlace (0:05:00 mem=1575.0M) ***
[12/28 21:50:18    300s] Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
[12/28 21:50:18    300s] Info: 4 insts are soft-fixed.
[12/28 21:50:18    300s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:18    300s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:18    300s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:1575.0M
[12/28 21:50:18    300s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1575.0M
[12/28 21:50:18    300s] Starting refinePlace ...
[12/28 21:50:18    300s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:18    300s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
[12/28 21:50:18    300s] Statistics of distance of Instance movement in refine placement:
[12/28 21:50:18    300s]   maximum (X+Y) =         0.00 um
[12/28 21:50:18    300s]   mean    (X+Y) =         0.00 um
[12/28 21:50:18    300s] Summary Report:
[12/28 21:50:18    300s] Instances move: 0 (out of 1544 movable)
[12/28 21:50:18    300s] Instances flipped: 0
[12/28 21:50:18    300s] Mean displacement: 0.00 um
[12/28 21:50:18    300s] Max displacement: 0.00 um 
[12/28 21:50:18    300s] Total instances moved : 0
[12/28 21:50:18    300s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1575.0M
[12/28 21:50:18    300s] Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
[12/28 21:50:18    300s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.0MB
[12/28 21:50:18    300s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1575.0MB) @(0:05:00 - 0:05:00).
[12/28 21:50:18    300s] *** Finished refinePlace (0:05:00 mem=1575.0M) ***
[12/28 21:50:18    300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.10
[12/28 21:50:18    300s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1575.0M
[12/28 21:50:18    300s]   ClockRefiner summary
[12/28 21:50:18    300s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 214).
[12/28 21:50:18    300s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/28 21:50:18    300s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 210).
[12/28 21:50:18    300s] Revert refine place priority changes on 0 instances.
[12/28 21:50:18    300s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/28 21:50:18    300s]   CCOpt::Phase::eGRPC...
[12/28 21:50:18    300s]   eGR Post Conditioning loop iteration 0...
[12/28 21:50:18    300s]     Clock implementation routing...
[12/28 21:50:18    300s]       Leaving CCOpt scope - Routing Tools...
[12/28 21:50:18    300s] Net route status summary:
[12/28 21:50:18    300s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:18    300s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:18    300s]       Routing using eGR only...
[12/28 21:50:18    300s]         Early Global Route - eGR only step...
[12/28 21:50:18    300s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[12/28 21:50:18    300s] (ccopt eGR): Start to route 5 all nets
[12/28 21:50:18    300s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Loading and Dumping File ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Reading DB...
[12/28 21:50:18    300s] (I)       Read data from FE... (mem=1575.0M)
[12/28 21:50:18    300s] (I)       Read nodes and places... (mem=1575.0M)
[12/28 21:50:18    300s] (I)       Done Read nodes and places (cpu=0.000s, mem=1575.0M)
[12/28 21:50:18    300s] (I)       Read nets... (mem=1575.0M)
[12/28 21:50:18    300s] (I)       Done Read nets (cpu=0.010s, mem=1575.0M)
[12/28 21:50:18    300s] (I)       Done Read data from FE (cpu=0.010s, mem=1575.0M)
[12/28 21:50:18    300s] (I)       before initializing RouteDB syMemory usage = 1575.0 MB
[12/28 21:50:18    300s] (I)       == Non-default Options ==
[12/28 21:50:18    300s] (I)       Clean congestion better                            : true
[12/28 21:50:18    300s] (I)       Estimate vias on DPT layer                         : true
[12/28 21:50:18    300s] (I)       Clean congestion layer assignment rounds           : 3
[12/28 21:50:18    300s] (I)       Layer constraints as soft constraints              : true
[12/28 21:50:18    300s] (I)       Soft top layer                                     : true
[12/28 21:50:18    300s] (I)       Skip prospective layer relax nets                  : true
[12/28 21:50:18    300s] (I)       Better NDR handling                                : true
[12/28 21:50:18    300s] (I)       Improved NDR modeling in LA                        : true
[12/28 21:50:18    300s] (I)       Routing cost fix for NDR handling                  : true
[12/28 21:50:18    300s] (I)       Update initial WL after Phase 1a                   : true
[12/28 21:50:18    300s] (I)       Block tracks for preroutes                         : true
[12/28 21:50:18    300s] (I)       Assign IRoute by net group key                     : true
[12/28 21:50:18    300s] (I)       Block unroutable channels                          : true
[12/28 21:50:18    300s] (I)       Block unroutable channel fix                       : true
[12/28 21:50:18    300s] (I)       Block unroutable channels 3D                       : true
[12/28 21:50:18    300s] (I)       Bound layer relaxed segment wl                     : true
[12/28 21:50:18    300s] (I)       Bound layer relaxed segment wl fix                 : true
[12/28 21:50:18    300s] (I)       Blocked pin reach length threshold                 : 2
[12/28 21:50:18    300s] (I)       Check blockage within NDR space in TA              : true
[12/28 21:50:18    300s] (I)       Handle EOL spacing                                 : true
[12/28 21:50:18    300s] (I)       Merge PG vias by gap                               : true
[12/28 21:50:18    300s] (I)       Maximum routing layer                              : 8
[12/28 21:50:18    300s] (I)       Route selected nets only                           : true
[12/28 21:50:18    300s] (I)       Refine MST                                         : true
[12/28 21:50:18    300s] (I)       Honor PRL                                          : true
[12/28 21:50:18    300s] (I)       Strong congestion aware                            : true
[12/28 21:50:18    300s] (I)       Improved initial location for IRoutes              : true
[12/28 21:50:18    300s] (I)       Multi panel TA                                     : true
[12/28 21:50:18    300s] (I)       Penalize wire overlap                              : true
[12/28 21:50:18    300s] (I)       Expand small instance blockage                     : true
[12/28 21:50:18    300s] (I)       Reduce via in TA                                   : true
[12/28 21:50:18    300s] (I)       SS-aware routing                                   : true
[12/28 21:50:18    300s] (I)       Improve tree edge sharing                          : true
[12/28 21:50:18    300s] (I)       Improve 2D via estimation                          : true
[12/28 21:50:18    300s] (I)       Refine Steiner tree                                : true
[12/28 21:50:18    300s] (I)       Build spine tree                                   : true
[12/28 21:50:18    300s] (I)       Model pass through capacity                        : true
[12/28 21:50:18    300s] (I)       Extend blockages by a half GCell                   : true
[12/28 21:50:18    300s] (I)       Consider pin shapes                                : true
[12/28 21:50:18    300s] (I)       Consider pin shapes for all nodes                  : true
[12/28 21:50:18    300s] (I)       Consider NR APA                                    : true
[12/28 21:50:18    300s] (I)       Consider IO pin shape                              : true
[12/28 21:50:18    300s] (I)       Fix pin connection bug                             : true
[12/28 21:50:18    300s] (I)       Consider layer RC for local wires                  : true
[12/28 21:50:18    300s] (I)       LA-aware pin escape length                         : 2
[12/28 21:50:18    300s] (I)       Split for must join                                : true
[12/28 21:50:18    300s] (I)       Routing effort level                               : 10000
[12/28 21:50:18    300s] (I)       Special modeling for N7                            : 0
[12/28 21:50:18    300s] (I)       Special modeling for N6                            : 0
[12/28 21:50:18    300s] (I)       Special modeling for N3                            : 0
[12/28 21:50:18    300s] (I)       Special modeling for N5 v6                         : 0
[12/28 21:50:18    300s] (I)       Special settings for S3                            : 0
[12/28 21:50:18    300s] (I)       Special settings for S4                            : 0
[12/28 21:50:18    300s] (I)       Special settings for S5 v2                         : 0
[12/28 21:50:18    300s] (I)       Special settings for S7                            : 0
[12/28 21:50:18    300s] (I)       Special settings for S8                            : 0
[12/28 21:50:18    300s] (I)       Prefer layer length threshold                      : 8
[12/28 21:50:18    300s] (I)       Overflow penalty cost                              : 10
[12/28 21:50:18    300s] (I)       A-star cost                                        : 0.300000
[12/28 21:50:18    300s] (I)       Misalignment cost                                  : 10.000000
[12/28 21:50:18    300s] (I)       Threshold for short IRoute                         : 6
[12/28 21:50:18    300s] (I)       Via cost during post routing                       : 1.000000
[12/28 21:50:18    300s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/28 21:50:18    300s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:50:18    300s] (I)       Scenic ratio bound                                 : 3.000000
[12/28 21:50:18    300s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/28 21:50:18    300s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/28 21:50:18    300s] (I)       PG-aware similar topology routing                  : true
[12/28 21:50:18    300s] (I)       Maze routing via cost fix                          : true
[12/28 21:50:18    300s] (I)       Apply PRL on PG terms                              : true
[12/28 21:50:18    300s] (I)       Apply PRL on obs objects                           : true
[12/28 21:50:18    300s] (I)       Handle range-type spacing rules                    : true
[12/28 21:50:18    300s] (I)       PG gap threshold multiplier                        : 10.000000
[12/28 21:50:18    300s] (I)       Parallel spacing query fix                         : true
[12/28 21:50:18    300s] (I)       Force source to root IR                            : true
[12/28 21:50:18    300s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/28 21:50:18    300s] (I)       Do not relax to DPT layer                          : true
[12/28 21:50:18    300s] (I)       No DPT in post routing                             : true
[12/28 21:50:18    300s] (I)       Modeling PG via merging fix                        : true
[12/28 21:50:18    300s] (I)       Shield aware TA                                    : true
[12/28 21:50:18    300s] (I)       Strong shield aware TA                             : true
[12/28 21:50:18    300s] (I)       Overflow calculation fix in LA                     : true
[12/28 21:50:18    300s] (I)       Post routing fix                                   : true
[12/28 21:50:18    300s] (I)       Strong post routing                                : true
[12/28 21:50:18    300s] (I)       NDR via pillar fix                                 : true
[12/28 21:50:18    300s] (I)       Violation on path threshold                        : 1
[12/28 21:50:18    300s] (I)       Pass through capacity modeling                     : true
[12/28 21:50:18    300s] (I)       Select the non-relaxed segments in post routing stage : true
[12/28 21:50:18    300s] (I)       Avoid high resistance layers                       : true
[12/28 21:50:18    300s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:18    300s] (I)       Use row-based GCell size
[12/28 21:50:18    300s] (I)       GCell unit size  : 7380
[12/28 21:50:18    300s] (I)       GCell multiplier : 1
[12/28 21:50:18    300s] (I)       build grid graph
[12/28 21:50:18    300s] (I)       build grid graph start
[12/28 21:50:18    300s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:18    300s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:18    300s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:18    300s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:18    300s] (I)       build grid graph end
[12/28 21:50:18    300s] (I)       ===========================================================================
[12/28 21:50:18    300s] (I)       == Report All Rule Vias ==
[12/28 21:50:18    300s] (I)       ===========================================================================
[12/28 21:50:18    300s] (I)        Via Rule : (Default)
[12/28 21:50:18    300s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:18    300s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:18    300s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:50:18    300s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:18    300s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:18    300s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:18    300s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:18    300s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:50:18    300s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:50:18    300s] (I)       ===========================================================================
[12/28 21:50:18    300s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Num PG vias on layer 2 : 2276
[12/28 21:50:18    300s] (I)       Num PG vias on layer 3 : 1235
[12/28 21:50:18    300s] (I)       Num PG vias on layer 4 : 702
[12/28 21:50:18    300s] (I)       Num PG vias on layer 5 : 163
[12/28 21:50:18    300s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:18    300s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:18    300s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:18    300s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:18    300s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:18    300s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:18    300s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:18    300s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:18    300s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:18    300s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:18    300s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:50:18    300s] (I)       readDataFromPlaceDB
[12/28 21:50:18    300s] (I)       Read net information..
[12/28 21:50:18    300s] [NR-eGR] Read numTotalNets=1809  numIgnoredNets=1804
[12/28 21:50:18    300s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:18    300s] 
[12/28 21:50:18    300s] [NR-eGR] Connected 0 must-join pins/ports
[12/28 21:50:18    300s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:18    300s] (I)       Start initializing grid graph
[12/28 21:50:18    300s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:18    300s] (I)       End initializing grid graph
[12/28 21:50:18    300s] (I)       Model blockages into capacity
[12/28 21:50:18    300s] (I)       Read Num Blocks=2858  Num Prerouted Wires=0  Num CS=0
[12/28 21:50:18    300s] (I)       Started Modeling ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Layer 1 (V) : #blockages 470 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 2 (H) : #blockages 1315 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 3 (V) : #blockages 886 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 4 (H) : #blockages 187 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:18    300s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:18    300s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       -- layer congestion ratio --
[12/28 21:50:18    300s] (I)       Layer 1 : 0.100000
[12/28 21:50:18    300s] (I)       Layer 2 : 0.700000
[12/28 21:50:18    300s] (I)       Layer 3 : 0.700000
[12/28 21:50:18    300s] (I)       Layer 4 : 1.000000
[12/28 21:50:18    300s] (I)       Layer 5 : 1.000000
[12/28 21:50:18    300s] (I)       Layer 6 : 1.000000
[12/28 21:50:18    300s] (I)       Layer 7 : 1.000000
[12/28 21:50:18    300s] (I)       Layer 8 : 1.000000
[12/28 21:50:18    300s] (I)       ----------------------------
[12/28 21:50:18    300s] (I)       Moved 2 terms for better access 
[12/28 21:50:18    300s] (I)       Number of ignored nets = 0
[12/28 21:50:18    300s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of clock nets = 5.  Ignored: No
[12/28 21:50:18    300s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:18    300s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:18    300s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:18    300s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[12/28 21:50:18    300s] (I)       Before initializing Early Global Route syMemory usage = 1575.0 MB
[12/28 21:50:18    300s] (I)       Ndr track 0 does not exist
[12/28 21:50:18    300s] (I)       Ndr track 0 does not exist
[12/28 21:50:18    300s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:18    300s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:18    300s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:18    300s] (I)       Site width          :   920  (dbu)
[12/28 21:50:18    300s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:18    300s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:18    300s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:18    300s] (I)       Grid                :   177   175     8
[12/28 21:50:18    300s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:18    300s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:18    300s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:18    300s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:18    300s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:18    300s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:18    300s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:18    300s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:18    300s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:18    300s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:18    300s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:18    300s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:18    300s] (I)       --------------------------------------------------------
[12/28 21:50:18    300s] 
[12/28 21:50:18    300s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:18    300s] [NR-eGR] Rule id: 0  Nets: 5 
[12/28 21:50:18    300s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/28 21:50:18    300s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/28 21:50:18    300s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/28 21:50:18    300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:18    300s] [NR-eGR] Rule id: 1  Nets: 0 
[12/28 21:50:18    300s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:18    300s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:18    300s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:18    300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:18    300s] [NR-eGR] ========================================
[12/28 21:50:18    300s] [NR-eGR] 
[12/28 21:50:18    300s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer2 : = 87522 / 248675 (35.20%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer3 : = 100249 / 279660 (35.85%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer4 : = 43773 / 248675 (17.60%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer5 : = 12104 / 279660 (4.33%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:18    300s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:18    300s] (I)       After initializing Early Global Route syMemory usage = 1575.0 MB
[12/28 21:50:18    300s] (I)       Finished Loading and Dumping File ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Reset routing kernel
[12/28 21:50:18    300s] (I)       Started Global Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       ============= Initialization =============
[12/28 21:50:18    300s] (I)       totalPins=219  totalGlobalPin=219 (100.00%)
[12/28 21:50:18    300s] (I)       Started Net group 1 ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Build MST ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Generate topology with single threads
[12/28 21:50:18    300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       total 2D Cap : 385081 = (179913 H, 205168 V)
[12/28 21:50:18    300s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1a ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Pattern routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/28 21:50:18    300s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1b ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Monotonic routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.841300e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1c ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Two level routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Level2 Grid: 36 x 35
[12/28 21:50:18    300s] (I)       Started Two Level Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1d ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Detoured routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1e ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Route legalization ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.844990e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1f ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Congestion clean ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1g ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 440 = (240 H, 200 V) = (0.13% H, 0.10% V) = (8.856e+02um H, 7.380e+02um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       numNets=5  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=216
[12/28 21:50:18    300s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1h ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 216 = (126 H, 90 V) = (0.07% H, 0.04% V) = (4.649e+02um H, 3.321e+02um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Layer assignment ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:18    300s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Net group 2 ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Build MST ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Generate topology with single threads
[12/28 21:50:18    300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       total 2D Cap : 902835 = (447998 H, 454837 V)
[12/28 21:50:18    300s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1a ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Pattern routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1b ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1c ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1d ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1e ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Route legalization ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1f ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1g ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 541 = (260 H, 281 V) = (0.06% H, 0.06% V) = (9.594e+02um H, 1.037e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       numNets=3  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=325
[12/28 21:50:18    300s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1h ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 542 = (260 H, 282 V) = (0.06% H, 0.06% V) = (9.594e+02um H, 1.041e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Layer assignment ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:18    300s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Net group 3 ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Build MST ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Generate topology with single threads
[12/28 21:50:18    300s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       total 2D Cap : 1282174 = (727937 H, 554237 V)
[12/28 21:50:18    300s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1a ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Pattern routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1b ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1c ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1d ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1e ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Route legalization ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[12/28 21:50:18    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1f ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1g ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=225
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:18    300s] (I)       Started Phase 1h ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Post Routing ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Usage: 766 = (374 H, 392 V) = (0.05% H, 0.07% V) = (1.380e+03um H, 1.446e+03um V)
[12/28 21:50:18    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Layer assignment ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:18    300s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       
[12/28 21:50:18    300s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:18    300s] [NR-eGR]                        OverCon            
[12/28 21:50:18    300s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:50:18    300s] [NR-eGR]       Layer                (2)    OverCon 
[12/28 21:50:18    300s] [NR-eGR] ----------------------------------------------
[12/28 21:50:18    300s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR] ----------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/28 21:50:18    300s] [NR-eGR] 
[12/28 21:50:18    300s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       total 2D Cap : 1446023 = (728837 H, 717186 V)
[12/28 21:50:18    300s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:18    300s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:18    300s] (I)       ============= track Assignment ============
[12/28 21:50:18    300s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Started Track Assignment ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:18    300s] (I)       Running track assignment with 1 threads
[12/28 21:50:18    300s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] (I)       Run single-thread track assignment
[12/28 21:50:18    300s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Started Export DB wires ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Started Export all nets ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Started Set wire vias ( Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.04 MB )
[12/28 21:50:18    300s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6116
[12/28 21:50:18    300s] [NR-eGR] METAL2  (2V) length: 1.685924e+04um, number of vias: 8314
[12/28 21:50:18    300s] [NR-eGR] METAL3  (3H) length: 2.107033e+04um, number of vias: 970
[12/28 21:50:18    300s] [NR-eGR] METAL4  (4V) length: 1.493502e+04um, number of vias: 242
[12/28 21:50:18    300s] [NR-eGR] METAL5  (5H) length: 1.335740e+04um, number of vias: 86
[12/28 21:50:18    300s] [NR-eGR] METAL6  (6V) length: 7.721530e+03um, number of vias: 2
[12/28 21:50:18    300s] [NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[12/28 21:50:18    300s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:18    300s] [NR-eGR] Total length: 7.416985e+04um, number of vias: 15730
[12/28 21:50:18    300s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] Total eGR-routed clock nets wire length: 2.894850e+03um 
[12/28 21:50:18    300s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] Report for selected net(s) only.
[12/28 21:50:18    300s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 217
[12/28 21:50:18    300s] [NR-eGR] METAL2  (2V) length: 4.507450e+02um, number of vias: 266
[12/28 21:50:18    300s] [NR-eGR] METAL3  (3H) length: 1.335840e+03um, number of vias: 120
[12/28 21:50:18    300s] [NR-eGR] METAL4  (4V) length: 7.680650e+02um, number of vias: 15
[12/28 21:50:18    300s] [NR-eGR] METAL5  (5H) length: 8.424000e+01um, number of vias: 11
[12/28 21:50:18    300s] [NR-eGR] METAL6  (6V) length: 2.559600e+02um, number of vias: 0
[12/28 21:50:18    300s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:18    300s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:18    300s] [NR-eGR] Total length: 2.894850e+03um, number of vias: 629
[12/28 21:50:18    300s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] Total routed clock nets wire length: 2.894850e+03um, number of vias: 629
[12/28 21:50:18    300s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:18    300s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1553.04 MB )
[12/28 21:50:18    300s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s] Set FIXED routing status on 5 net(s)
[12/28 21:50:18    300s]       Routing using eGR only done.
[12/28 21:50:18    300s] Net route status summary:
[12/28 21:50:18    300s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:18    300s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:18    300s] 
[12/28 21:50:18    300s] CCOPT: Done with clock implementation routing.
[12/28 21:50:18    300s] 
[12/28 21:50:18    300s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:18    300s]     Clock implementation routing done.
[12/28 21:50:18    300s]     Leaving CCOpt scope - extractRC...
[12/28 21:50:18    300s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/28 21:50:18    300s] Extraction called for design 'ipdc' of instances=1547 and nets=1828 using extraction engine 'preRoute' .
[12/28 21:50:18    300s] PreRoute RC Extraction called for design ipdc.
[12/28 21:50:18    300s] RC Extraction called in multi-corner(1) mode.
[12/28 21:50:18    300s] RCMode: PreRoute
[12/28 21:50:18    300s]       RC Corner Indexes            0   
[12/28 21:50:18    300s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:50:18    300s] Resistance Scaling Factor    : 1.00000 
[12/28 21:50:18    300s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:50:18    300s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:50:18    300s] Shrink Factor                : 1.00000
[12/28 21:50:18    300s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:50:18    300s] Using capacitance table file ...
[12/28 21:50:18    300s] LayerId::1 widthSet size::4
[12/28 21:50:18    300s] LayerId::2 widthSet size::4
[12/28 21:50:18    300s] LayerId::3 widthSet size::4
[12/28 21:50:18    300s] LayerId::4 widthSet size::4
[12/28 21:50:18    300s] LayerId::5 widthSet size::4
[12/28 21:50:18    300s] LayerId::6 widthSet size::4
[12/28 21:50:18    300s] LayerId::7 widthSet size::5
[12/28 21:50:18    300s] LayerId::8 widthSet size::3
[12/28 21:50:18    300s] Updating RC grid for preRoute extraction ...
[12/28 21:50:18    300s] Initializing multi-corner capacitance tables ... 
[12/28 21:50:18    300s] Initializing multi-corner resistance tables ...
[12/28 21:50:18    300s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:18    300s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:50:18    300s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.215179 ; uaWl: 1.000000 ; uaWlH: 0.492908 ; aWlH: 0.000000 ; Pmax: 0.881800 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:50:18    300s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1553.039M)
[12/28 21:50:18    300s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/28 21:50:18    300s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:18    300s] OPERPROF: Starting DPlace-Init at level 1, MEM:1553.0M
[12/28 21:50:18    300s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:18    300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1553.0M
[12/28 21:50:19    300s] OPERPROF:     Starting CMU at level 3, MEM:1553.0M
[12/28 21:50:19    300s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1553.0M
[12/28 21:50:19    300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1553.0M
[12/28 21:50:19    300s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1553.0MB).
[12/28 21:50:19    300s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1553.0M
[12/28 21:50:19    300s]     Calling post conditioning for eGRPC...
[12/28 21:50:19    300s]       eGRPC...
[12/28 21:50:19    300s]         eGRPC active optimizations:
[12/28 21:50:19    300s]          - Move Down
[12/28 21:50:19    300s]          - Downsizing before DRV sizing
[12/28 21:50:19    300s]          - DRV fixing with cell sizing
[12/28 21:50:19    300s]          - Move to fanout
[12/28 21:50:19    300s]          - Cloning
[12/28 21:50:19    300s]         
[12/28 21:50:19    300s]         Currently running CTS, using active skew data
[12/28 21:50:19    300s]         Reset bufferability constraints...
[12/28 21:50:19    300s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/28 21:50:19    300s]         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:19    300s] End AAE Lib Interpolated Model. (MEM=1553.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:19    300s]         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]         Clock DAG stats eGRPC initial state:
[12/28 21:50:19    300s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:19    300s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:19    300s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:19    300s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:19    300s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
[12/28 21:50:19    300s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
[12/28 21:50:19    300s]           hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:19    300s]         Clock DAG net violations eGRPC initial state: none
[12/28 21:50:19    300s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/28 21:50:19    300s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:19    300s]           Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:19    300s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/28 21:50:19    300s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:19    300s]         Primary reporting skew groups eGRPC initial state:
[12/28 21:50:19    300s]           skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:19    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:19    300s]         Skew group summary eGRPC initial state:
[12/28 21:50:19    300s]           skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]         eGRPC Moving buffers...
[12/28 21:50:19    300s]           Violation analysis...
[12/28 21:50:19    300s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/28 21:50:19    300s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:19    300s]             cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:19    300s]             cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:19    300s]             sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:19    300s]             wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
[12/28 21:50:19    300s]             wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
[12/28 21:50:19    300s]             hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:19    300s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/28 21:50:19    300s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/28 21:50:19    300s]             Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:19    300s]             Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:19    300s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/28 21:50:19    300s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:19    300s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:19    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:19    300s]           Skew group summary after 'eGRPC Moving buffers':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:19    300s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/28 21:50:19    300s]           Artificially removing long paths...
[12/28 21:50:19    300s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:19    300s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]           Modifying slew-target multiplier from 1 to 0.9
[12/28 21:50:19    300s]           Downsizing prefiltering...
[12/28 21:50:19    300s]           Downsizing prefiltering done.
[12/28 21:50:19    300s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:19    300s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 0
[12/28 21:50:19    300s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[12/28 21:50:19    300s]           Reverting slew-target multiplier from 0.9 to 1
[12/28 21:50:19    300s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/28 21:50:19    300s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:19    300s]             cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:19    300s]             cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:19    300s]             sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:19    300s]             wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
[12/28 21:50:19    300s]             wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
[12/28 21:50:19    300s]             hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:19    300s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/28 21:50:19    300s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/28 21:50:19    300s]             Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:19    300s]             Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:19    300s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/28 21:50:19    300s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:19    300s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:19    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:19    300s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:19    300s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]         eGRPC Fixing DRVs...
[12/28 21:50:19    300s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:19    300s]           CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/28 21:50:19    300s]           
[12/28 21:50:19    300s]           PRO Statistics: Fix DRVs (cell sizing):
[12/28 21:50:19    300s]           =======================================
[12/28 21:50:19    300s]           
[12/28 21:50:19    300s]           Cell changes by Net Type:
[12/28 21:50:19    300s]           
[12/28 21:50:19    300s]           -------------------------------------------------------------------------------------------------
[12/28 21:50:19    300s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/28 21:50:19    300s]           -------------------------------------------------------------------------------------------------
[12/28 21:50:19    300s]           top                0            0           0            0                    0                0
[12/28 21:50:19    300s]           trunk              0            0           0            0                    0                0
[12/28 21:50:19    300s]           leaf               0            0           0            0                    0                0
[12/28 21:50:19    300s]           -------------------------------------------------------------------------------------------------
[12/28 21:50:19    300s]           Total              0            0           0            0                    0                0
[12/28 21:50:19    300s]           -------------------------------------------------------------------------------------------------
[12/28 21:50:19    300s]           
[12/28 21:50:19    300s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/28 21:50:19    300s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/28 21:50:19    300s]           
[12/28 21:50:19    300s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/28 21:50:19    300s]             cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:19    300s]             cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:19    300s]             cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:19    300s]             sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:19    300s]             wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
[12/28 21:50:19    300s]             wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
[12/28 21:50:19    300s]             hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:19    300s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/28 21:50:19    300s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/28 21:50:19    300s]             Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:19    300s]             Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:19    300s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/28 21:50:19    300s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:19    300s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:19    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:19    300s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/28 21:50:19    300s]             skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:19    300s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Slew Diagnostics: After DRV fixing
[12/28 21:50:19    300s] ==================================
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Global Causes:
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] -------------------------------------
[12/28 21:50:19    300s] Cause
[12/28 21:50:19    300s] -------------------------------------
[12/28 21:50:19    300s] DRV fixing with buffering is disabled
[12/28 21:50:19    300s] -------------------------------------
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Top 5 overslews:
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] ---------------------------------
[12/28 21:50:19    300s] Overslew    Causes    Driving Pin
[12/28 21:50:19    300s] ---------------------------------
[12/28 21:50:19    300s]   (empty table)
[12/28 21:50:19    300s] ---------------------------------
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s] Cause    Occurences
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s]   (empty table)
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Violation diagnostics counts from the 0 nodes that have violations:
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s] Cause    Occurences
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s]   (empty table)
[12/28 21:50:19    300s] -------------------
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s]         Reconnecting optimized routes...
[12/28 21:50:19    300s]         Reset timing graph...
[12/28 21:50:19    300s] Ignoring AAE DB Resetting ...
[12/28 21:50:19    300s]         Reset timing graph done.
[12/28 21:50:19    300s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s]         Violation analysis...
[12/28 21:50:19    300s] End AAE Lib Interpolated Model. (MEM=1591.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:19    300s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:19    300s] Clock instances to consider for cloning: 0
[12/28 21:50:19    300s]         Reset timing graph...
[12/28 21:50:19    300s] Ignoring AAE DB Resetting ...
[12/28 21:50:19    300s]         Reset timing graph done.
[12/28 21:50:19    300s]         Set dirty flag on 0 instances, 0 nets
[12/28 21:50:19    300s]         Clock DAG stats before routing clock trees:
[12/28 21:50:19    300s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:19    300s]           cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:19    300s]           cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:19    300s]           sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:19    300s]           wire capacitance : top=0.000pF, trunk=0.115pF, leaf=0.365pF, total=0.480pF
[12/28 21:50:19    300s]           wire lengths     : top=0.000um, trunk=804.015um, leaf=2090.835um, total=2894.850um
[12/28 21:50:19    300s]           hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:19    300s]         Clock DAG net violations before routing clock trees: none
[12/28 21:50:19    300s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/28 21:50:19    300s]           Trunk : target=0.234ns count=2 avg=0.045ns sd=0.051ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:19    300s]           Leaf  : target=0.234ns count=3 avg=0.216ns sd=0.015ns min=0.207ns max=0.233ns {0 <= 0.140ns, 0 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:19    300s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/28 21:50:19    300s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:19    300s]         Primary reporting skew groups before routing clock trees:
[12/28 21:50:19    300s]           skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:19    300s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:19    300s]         Skew group summary before routing clock trees:
[12/28 21:50:19    300s]           skew_group i_clk/func_mode: insertion delay [min=0.299, max=0.331, avg=0.321, sd=0.011], skew [0.033 vs 0.143], 100% {0.299, 0.331} (wid=0.034 ws=0.024) (gid=0.316 gs=0.029)
[12/28 21:50:19    300s]       eGRPC done.
[12/28 21:50:19    300s]     Calling post conditioning for eGRPC done.
[12/28 21:50:19    300s]   eGR Post Conditioning loop iteration 0 done.
[12/28 21:50:19    300s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/28 21:50:19    300s]   Leaving CCOpt scope - ClockRefiner...
[12/28 21:50:19    300s] Assigned high priority to 0 instances.
[12/28 21:50:19    300s]   Performing Single Pass Refine Place.
[12/28 21:50:19    300s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/28 21:50:19    300s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1591.2M
[12/28 21:50:19    300s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:19    300s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1591.2M
[12/28 21:50:19    300s] Info: 4 insts are soft-fixed.
[12/28 21:50:19    300s] OPERPROF:       Starting CMU at level 4, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1591.2M
[12/28 21:50:19    300s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1591.2MB).
[12/28 21:50:19    300s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:1591.2M
[12/28 21:50:19    300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.147172.11
[12/28 21:50:19    300s] OPERPROF: Starting RefinePlace at level 1, MEM:1591.2M
[12/28 21:50:19    300s] *** Starting refinePlace (0:05:01 mem=1591.2M) ***
[12/28 21:50:19    300s] Total net bbox length = 6.569e+04 (3.176e+04 3.393e+04) (ext = 2.661e+04)
[12/28 21:50:19    300s] Info: 4 insts are soft-fixed.
[12/28 21:50:19    300s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:19    300s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:19    300s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1591.2M
[12/28 21:50:19    300s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1591.2M
[12/28 21:50:19    300s] Starting refinePlace ...
[12/28 21:50:19    300s]   Spread Effort: high, standalone mode, useDDP on.
[12/28 21:50:19    300s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1591.2MB) @(0:05:01 - 0:05:01).
[12/28 21:50:19    300s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/28 21:50:19    300s] wireLenOptFixPriorityInst 207 inst fixed
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/28 21:50:19    300s] Move report: legalization moves 18 insts, mean move: 3.12 um, max move: 5.99 um
[12/28 21:50:19    300s] 	Max move on inst (U1198): (403.42, 327.59) --> (405.72, 331.28)
[12/28 21:50:19    300s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1591.2MB) @(0:05:01 - 0:05:01).
[12/28 21:50:19    300s] Move report: Detail placement moves 18 insts, mean move: 3.12 um, max move: 5.99 um
[12/28 21:50:19    300s] 	Max move on inst (U1198): (403.42, 327.59) --> (405.72, 331.28)
[12/28 21:50:19    300s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.2MB
[12/28 21:50:19    300s] Statistics of distance of Instance movement in refine placement:
[12/28 21:50:19    300s]   maximum (X+Y) =         5.99 um
[12/28 21:50:19    300s]   inst (U1198) with max move: (403.42, 327.59) -> (405.72, 331.28)
[12/28 21:50:19    300s]   mean    (X+Y) =         3.12 um
[12/28 21:50:19    300s] Summary Report:
[12/28 21:50:19    300s] Instances move: 18 (out of 1544 movable)
[12/28 21:50:19    300s] Instances flipped: 0
[12/28 21:50:19    300s] Mean displacement: 3.12 um
[12/28 21:50:19    300s] Max displacement: 5.99 um (Instance: U1198) (403.42, 327.59) -> (405.72, 331.28)
[12/28 21:50:19    300s] 	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: AOI21X1
[12/28 21:50:19    300s] 	Violation at original loc: Placement Blockage Violation
[12/28 21:50:19    300s] Total instances moved : 18
[12/28 21:50:19    300s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.036, MEM:1591.2M
[12/28 21:50:19    300s] Total net bbox length = 6.574e+04 (3.179e+04 3.394e+04) (ext = 2.661e+04)
[12/28 21:50:19    300s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.2MB
[12/28 21:50:19    300s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1591.2MB) @(0:05:01 - 0:05:01).
[12/28 21:50:19    300s] *** Finished refinePlace (0:05:01 mem=1591.2M) ***
[12/28 21:50:19    300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.147172.11
[12/28 21:50:19    300s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.045, MEM:1591.2M
[12/28 21:50:19    300s]   ClockRefiner summary
[12/28 21:50:19    300s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 214).
[12/28 21:50:19    300s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[12/28 21:50:19    300s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 210).
[12/28 21:50:19    300s] Revert refine place priority changes on 0 instances.
[12/28 21:50:19    300s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:19    300s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/28 21:50:19    300s]   CCOpt::Phase::Routing...
[12/28 21:50:19    300s]   Clock implementation routing...
[12/28 21:50:19    300s]     Leaving CCOpt scope - Routing Tools...
[12/28 21:50:19    300s] Net route status summary:
[12/28 21:50:19    300s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:19    300s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:19    300s]     Routing using eGR in eGR->NR Step...
[12/28 21:50:19    300s]       Early Global Route - eGR->NR step...
[12/28 21:50:19    300s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[12/28 21:50:19    300s] (ccopt eGR): Start to route 5 all nets
[12/28 21:50:19    300s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Loading and Dumping File ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Reading DB...
[12/28 21:50:19    300s] (I)       Read data from FE... (mem=1591.2M)
[12/28 21:50:19    300s] (I)       Read nodes and places... (mem=1591.2M)
[12/28 21:50:19    300s] (I)       Done Read nodes and places (cpu=0.000s, mem=1591.2M)
[12/28 21:50:19    300s] (I)       Read nets... (mem=1591.2M)
[12/28 21:50:19    300s] (I)       Done Read nets (cpu=0.010s, mem=1591.2M)
[12/28 21:50:19    300s] (I)       Done Read data from FE (cpu=0.010s, mem=1591.2M)
[12/28 21:50:19    300s] (I)       before initializing RouteDB syMemory usage = 1591.2 MB
[12/28 21:50:19    300s] (I)       == Non-default Options ==
[12/28 21:50:19    300s] (I)       Clean congestion better                            : true
[12/28 21:50:19    300s] (I)       Estimate vias on DPT layer                         : true
[12/28 21:50:19    300s] (I)       Clean congestion layer assignment rounds           : 3
[12/28 21:50:19    300s] (I)       Layer constraints as soft constraints              : true
[12/28 21:50:19    300s] (I)       Soft top layer                                     : true
[12/28 21:50:19    300s] (I)       Skip prospective layer relax nets                  : true
[12/28 21:50:19    300s] (I)       Better NDR handling                                : true
[12/28 21:50:19    300s] (I)       Improved NDR modeling in LA                        : true
[12/28 21:50:19    300s] (I)       Routing cost fix for NDR handling                  : true
[12/28 21:50:19    300s] (I)       Update initial WL after Phase 1a                   : true
[12/28 21:50:19    300s] (I)       Block tracks for preroutes                         : true
[12/28 21:50:19    300s] (I)       Assign IRoute by net group key                     : true
[12/28 21:50:19    300s] (I)       Block unroutable channels                          : true
[12/28 21:50:19    300s] (I)       Block unroutable channel fix                       : true
[12/28 21:50:19    300s] (I)       Block unroutable channels 3D                       : true
[12/28 21:50:19    300s] (I)       Bound layer relaxed segment wl                     : true
[12/28 21:50:19    300s] (I)       Bound layer relaxed segment wl fix                 : true
[12/28 21:50:19    300s] (I)       Blocked pin reach length threshold                 : 2
[12/28 21:50:19    300s] (I)       Check blockage within NDR space in TA              : true
[12/28 21:50:19    300s] (I)       Handle EOL spacing                                 : true
[12/28 21:50:19    300s] (I)       Merge PG vias by gap                               : true
[12/28 21:50:19    300s] (I)       Maximum routing layer                              : 8
[12/28 21:50:19    300s] (I)       Route selected nets only                           : true
[12/28 21:50:19    300s] (I)       Refine MST                                         : true
[12/28 21:50:19    300s] (I)       Honor PRL                                          : true
[12/28 21:50:19    300s] (I)       Strong congestion aware                            : true
[12/28 21:50:19    300s] (I)       Improved initial location for IRoutes              : true
[12/28 21:50:19    300s] (I)       Multi panel TA                                     : true
[12/28 21:50:19    300s] (I)       Penalize wire overlap                              : true
[12/28 21:50:19    300s] (I)       Expand small instance blockage                     : true
[12/28 21:50:19    300s] (I)       Reduce via in TA                                   : true
[12/28 21:50:19    300s] (I)       SS-aware routing                                   : true
[12/28 21:50:19    300s] (I)       Improve tree edge sharing                          : true
[12/28 21:50:19    300s] (I)       Improve 2D via estimation                          : true
[12/28 21:50:19    300s] (I)       Refine Steiner tree                                : true
[12/28 21:50:19    300s] (I)       Build spine tree                                   : true
[12/28 21:50:19    300s] (I)       Model pass through capacity                        : true
[12/28 21:50:19    300s] (I)       Extend blockages by a half GCell                   : true
[12/28 21:50:19    300s] (I)       Consider pin shapes                                : true
[12/28 21:50:19    300s] (I)       Consider pin shapes for all nodes                  : true
[12/28 21:50:19    300s] (I)       Consider NR APA                                    : true
[12/28 21:50:19    300s] (I)       Consider IO pin shape                              : true
[12/28 21:50:19    300s] (I)       Fix pin connection bug                             : true
[12/28 21:50:19    300s] (I)       Consider layer RC for local wires                  : true
[12/28 21:50:19    300s] (I)       LA-aware pin escape length                         : 2
[12/28 21:50:19    300s] (I)       Split for must join                                : true
[12/28 21:50:19    300s] (I)       Route guide main branches file                     : /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/.rgfe5so8i.trunk.1
[12/28 21:50:19    300s] (I)       Route guide min downstream WL type                 : subtree
[12/28 21:50:19    300s] (I)       Routing effort level                               : 10000
[12/28 21:50:19    300s] (I)       Special modeling for N7                            : 0
[12/28 21:50:19    300s] (I)       Special modeling for N6                            : 0
[12/28 21:50:19    300s] (I)       Special modeling for N3                            : 0
[12/28 21:50:19    300s] (I)       Special modeling for N5 v6                         : 0
[12/28 21:50:19    300s] (I)       Special settings for S3                            : 0
[12/28 21:50:19    300s] (I)       Special settings for S4                            : 0
[12/28 21:50:19    300s] (I)       Special settings for S5 v2                         : 0
[12/28 21:50:19    300s] (I)       Special settings for S7                            : 0
[12/28 21:50:19    300s] (I)       Special settings for S8                            : 0
[12/28 21:50:19    300s] (I)       Prefer layer length threshold                      : 8
[12/28 21:50:19    300s] (I)       Overflow penalty cost                              : 10
[12/28 21:50:19    300s] (I)       A-star cost                                        : 0.300000
[12/28 21:50:19    300s] (I)       Misalignment cost                                  : 10.000000
[12/28 21:50:19    300s] (I)       Threshold for short IRoute                         : 6
[12/28 21:50:19    300s] (I)       Via cost during post routing                       : 1.000000
[12/28 21:50:19    300s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/28 21:50:19    300s] (I)       Source-to-sink ratio                               : 0.300000
[12/28 21:50:19    300s] (I)       Scenic ratio bound                                 : 3.000000
[12/28 21:50:19    300s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/28 21:50:19    300s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/28 21:50:19    300s] (I)       PG-aware similar topology routing                  : true
[12/28 21:50:19    300s] (I)       Maze routing via cost fix                          : true
[12/28 21:50:19    300s] (I)       Apply PRL on PG terms                              : true
[12/28 21:50:19    300s] (I)       Apply PRL on obs objects                           : true
[12/28 21:50:19    300s] (I)       Handle range-type spacing rules                    : true
[12/28 21:50:19    300s] (I)       PG gap threshold multiplier                        : 10.000000
[12/28 21:50:19    300s] (I)       Parallel spacing query fix                         : true
[12/28 21:50:19    300s] (I)       Force source to root IR                            : true
[12/28 21:50:19    300s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/28 21:50:19    300s] (I)       Do not relax to DPT layer                          : true
[12/28 21:50:19    300s] (I)       No DPT in post routing                             : true
[12/28 21:50:19    300s] (I)       Modeling PG via merging fix                        : true
[12/28 21:50:19    300s] (I)       Shield aware TA                                    : true
[12/28 21:50:19    300s] (I)       Strong shield aware TA                             : true
[12/28 21:50:19    300s] (I)       Overflow calculation fix in LA                     : true
[12/28 21:50:19    300s] (I)       Post routing fix                                   : true
[12/28 21:50:19    300s] (I)       Strong post routing                                : true
[12/28 21:50:19    300s] (I)       NDR via pillar fix                                 : true
[12/28 21:50:19    300s] (I)       Violation on path threshold                        : 1
[12/28 21:50:19    300s] (I)       Pass through capacity modeling                     : true
[12/28 21:50:19    300s] (I)       Select the non-relaxed segments in post routing stage : true
[12/28 21:50:19    300s] (I)       Avoid high resistance layers                       : true
[12/28 21:50:19    300s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:19    300s] (I)       Use row-based GCell size
[12/28 21:50:19    300s] (I)       GCell unit size  : 7380
[12/28 21:50:19    300s] (I)       GCell multiplier : 1
[12/28 21:50:19    300s] (I)       build grid graph
[12/28 21:50:19    300s] (I)       build grid graph start
[12/28 21:50:19    300s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:19    300s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:19    300s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:19    300s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:19    300s] (I)       build grid graph end
[12/28 21:50:19    300s] (I)       ===========================================================================
[12/28 21:50:19    300s] (I)       == Report All Rule Vias ==
[12/28 21:50:19    300s] (I)       ===========================================================================
[12/28 21:50:19    300s] (I)        Via Rule : (Default)
[12/28 21:50:19    300s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:19    300s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:19    300s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/28 21:50:19    300s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:19    300s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:19    300s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:19    300s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:19    300s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/28 21:50:19    300s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/28 21:50:19    300s] (I)       ===========================================================================
[12/28 21:50:19    300s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Num PG vias on layer 2 : 2276
[12/28 21:50:19    300s] (I)       Num PG vias on layer 3 : 1235
[12/28 21:50:19    300s] (I)       Num PG vias on layer 4 : 702
[12/28 21:50:19    300s] (I)       Num PG vias on layer 5 : 163
[12/28 21:50:19    300s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:19    300s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:19    300s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:19    300s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:19    300s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:19    300s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:19    300s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:19    300s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:19    300s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:19    300s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:19    300s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/28 21:50:19    300s] (I)       readDataFromPlaceDB
[12/28 21:50:19    300s] (I)       Read net information..
[12/28 21:50:19    300s] [NR-eGR] Read numTotalNets=1809  numIgnoredNets=1804
[12/28 21:50:19    300s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] [NR-eGR] Connected 0 must-join pins/ports
[12/28 21:50:19    300s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:19    300s] (I)       Start initializing grid graph
[12/28 21:50:19    300s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:19    300s] (I)       End initializing grid graph
[12/28 21:50:19    300s] (I)       Model blockages into capacity
[12/28 21:50:19    300s] (I)       Read Num Blocks=2858  Num Prerouted Wires=0  Num CS=0
[12/28 21:50:19    300s] (I)       Started Modeling ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Layer 1 (V) : #blockages 470 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 2 (H) : #blockages 1315 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 3 (V) : #blockages 886 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 4 (H) : #blockages 187 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:19    300s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:19    300s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       -- layer congestion ratio --
[12/28 21:50:19    300s] (I)       Layer 1 : 0.100000
[12/28 21:50:19    300s] (I)       Layer 2 : 0.700000
[12/28 21:50:19    300s] (I)       Layer 3 : 0.700000
[12/28 21:50:19    300s] (I)       Layer 4 : 1.000000
[12/28 21:50:19    300s] (I)       Layer 5 : 1.000000
[12/28 21:50:19    300s] (I)       Layer 6 : 1.000000
[12/28 21:50:19    300s] (I)       Layer 7 : 1.000000
[12/28 21:50:19    300s] (I)       Layer 8 : 1.000000
[12/28 21:50:19    300s] (I)       ----------------------------
[12/28 21:50:19    300s] (I)       Moved 2 terms for better access 
[12/28 21:50:19    300s] (I)       Number of ignored nets = 0
[12/28 21:50:19    300s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of clock nets = 5.  Ignored: No
[12/28 21:50:19    300s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:19    300s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:19    300s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:19    300s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[12/28 21:50:19    300s] (I)       Before initializing Early Global Route syMemory usage = 1591.2 MB
[12/28 21:50:19    300s] (I)       Ndr track 0 does not exist
[12/28 21:50:19    300s] (I)       Ndr track 0 does not exist
[12/28 21:50:19    300s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:19    300s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:19    300s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:19    300s] (I)       Site width          :   920  (dbu)
[12/28 21:50:19    300s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:19    300s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:19    300s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:19    300s] (I)       Grid                :   177   175     8
[12/28 21:50:19    300s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:19    300s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:19    300s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:19    300s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:19    300s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:19    300s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:19    300s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:19    300s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:19    300s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:19    300s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:19    300s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:19    300s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:19    300s] (I)       --------------------------------------------------------
[12/28 21:50:19    300s] 
[12/28 21:50:19    300s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:19    300s] [NR-eGR] Rule id: 0  Nets: 5 
[12/28 21:50:19    300s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/28 21:50:19    300s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/28 21:50:19    300s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/28 21:50:19    300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:19    300s] [NR-eGR] Rule id: 1  Nets: 0 
[12/28 21:50:19    300s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:19    300s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:19    300s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:19    300s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:19    300s] [NR-eGR] ========================================
[12/28 21:50:19    300s] [NR-eGR] 
[12/28 21:50:19    300s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer2 : = 87522 / 248675 (35.20%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer3 : = 100249 / 279660 (35.85%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer4 : = 43773 / 248675 (17.60%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer5 : = 12104 / 279660 (4.33%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:19    300s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:19    300s] (I)       After initializing Early Global Route syMemory usage = 1591.2 MB
[12/28 21:50:19    300s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Reset routing kernel
[12/28 21:50:19    300s] (I)       Started Global Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       ============= Initialization =============
[12/28 21:50:19    300s] (I)       totalPins=219  totalGlobalPin=219 (100.00%)
[12/28 21:50:19    300s] (I)       Started Net group 1 ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Build MST ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Generate topology with single threads
[12/28 21:50:19    300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       total 2D Cap : 385081 = (179913 H, 205168 V)
[12/28 21:50:19    300s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1a ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Pattern routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/28 21:50:19    300s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1b ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Monotonic routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.841300e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1c ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Two level routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Level2 Grid: 36 x 35
[12/28 21:50:19    300s] (I)       Started Two Level Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 770 = (379 H, 391 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1d ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Detoured routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1e ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Route legalization ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.844990e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1f ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Congestion clean ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 771 = (379 H, 392 V) = (0.21% H, 0.19% V) = (1.399e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1g ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 440 = (240 H, 200 V) = (0.13% H, 0.10% V) = (8.856e+02um H, 7.380e+02um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       numNets=5  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=216
[12/28 21:50:19    300s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1h ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 216 = (126 H, 90 V) = (0.07% H, 0.04% V) = (4.649e+02um H, 3.321e+02um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Layer assignment ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:19    300s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Net group 2 ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Build MST ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Generate topology with single threads
[12/28 21:50:19    300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       total 2D Cap : 902835 = (447998 H, 454837 V)
[12/28 21:50:19    300s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1a ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Pattern routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1b ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1c ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1d ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1e ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Route legalization ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826540e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1f ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (375 H, 391 V) = (0.08% H, 0.09% V) = (1.384e+03um H, 1.443e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1g ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 541 = (260 H, 281 V) = (0.06% H, 0.06% V) = (9.594e+02um H, 1.037e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       numNets=3  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=325
[12/28 21:50:19    300s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1h ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 542 = (260 H, 282 V) = (0.06% H, 0.06% V) = (9.594e+02um H, 1.041e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Layer assignment ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:19    300s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Net group 3 ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Build MST ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Generate topology with single threads
[12/28 21:50:19    300s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       total 2D Cap : 1282174 = (727937 H, 554237 V)
[12/28 21:50:19    300s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1a Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1a ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Pattern routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1b Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1b ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1c Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1c ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1d Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1d ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1e Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1e ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Route legalization ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.830230e+03um
[12/28 21:50:19    300s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1f Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1f ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1g Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1g ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 767 = (375 H, 392 V) = (0.05% H, 0.07% V) = (1.384e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=225
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] (I)       ============  Phase 1h Route ============
[12/28 21:50:19    300s] (I)       Started Phase 1h ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Post Routing ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Usage: 766 = (374 H, 392 V) = (0.05% H, 0.07% V) = (1.380e+03um H, 1.446e+03um V)
[12/28 21:50:19    300s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Layer assignment ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Running layer assignment with 1 threads
[12/28 21:50:19    300s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       
[12/28 21:50:19    300s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:19    300s] [NR-eGR]                        OverCon            
[12/28 21:50:19    300s] [NR-eGR]                         #Gcell     %Gcell
[12/28 21:50:19    300s] [NR-eGR]       Layer                (2)    OverCon 
[12/28 21:50:19    300s] [NR-eGR] ----------------------------------------------
[12/28 21:50:19    300s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR] ----------------------------------------------
[12/28 21:50:19    300s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/28 21:50:19    300s] [NR-eGR] 
[12/28 21:50:19    300s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       total 2D Cap : 1446023 = (728837 H, 717186 V)
[12/28 21:50:19    300s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:19    300s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:19    300s] (I)       ============= track Assignment ============
[12/28 21:50:19    300s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Started Track Assignment ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:19    300s] (I)       Running track assignment with 1 threads
[12/28 21:50:19    300s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] (I)       Run single-thread track assignment
[12/28 21:50:19    300s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] [NR-eGR] Started Export DB wires ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    300s] [NR-eGR] Started Export route guide file ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Finished Export route guide file ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Started Export all nets ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Started Set wire vias ( Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.20 MB )
[12/28 21:50:19    301s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:19    301s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 6116
[12/28 21:50:19    301s] [NR-eGR] METAL2  (2V) length: 1.685924e+04um, number of vias: 8314
[12/28 21:50:19    301s] [NR-eGR] METAL3  (3H) length: 2.107033e+04um, number of vias: 970
[12/28 21:50:19    301s] [NR-eGR] METAL4  (4V) length: 1.493502e+04um, number of vias: 242
[12/28 21:50:19    301s] [NR-eGR] METAL5  (5H) length: 1.335740e+04um, number of vias: 86
[12/28 21:50:19    301s] [NR-eGR] METAL6  (6V) length: 7.721530e+03um, number of vias: 2
[12/28 21:50:19    301s] [NR-eGR] METAL7  (7H) length: 2.263200e+02um, number of vias: 0
[12/28 21:50:19    301s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:19    301s] [NR-eGR] Total length: 7.416985e+04um, number of vias: 15730
[12/28 21:50:19    301s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:19    301s] [NR-eGR] Total eGR-routed clock nets wire length: 2.894850e+03um 
[12/28 21:50:19    301s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:19    301s] [NR-eGR] Report for selected net(s) only.
[12/28 21:50:19    301s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 217
[12/28 21:50:19    301s] [NR-eGR] METAL2  (2V) length: 4.507450e+02um, number of vias: 266
[12/28 21:50:19    301s] [NR-eGR] METAL3  (3H) length: 1.335840e+03um, number of vias: 120
[12/28 21:50:19    301s] [NR-eGR] METAL4  (4V) length: 7.680650e+02um, number of vias: 15
[12/28 21:50:19    301s] [NR-eGR] METAL5  (5H) length: 8.424000e+01um, number of vias: 11
[12/28 21:50:19    301s] [NR-eGR] METAL6  (6V) length: 2.559600e+02um, number of vias: 0
[12/28 21:50:19    301s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:19    301s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:19    301s] [NR-eGR] Total length: 2.894850e+03um, number of vias: 629
[12/28 21:50:19    301s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:19    301s] [NR-eGR] Total routed clock nets wire length: 2.894850e+03um, number of vias: 629
[12/28 21:50:19    301s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:19    301s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1553.20 MB )
[12/28 21:50:19    301s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/.rgfe5so8i
[12/28 21:50:19    301s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:19    301s]     Routing using eGR in eGR->NR Step done.
[12/28 21:50:19    301s]     Routing using NR in eGR->NR Step...
[12/28 21:50:19    301s] 
[12/28 21:50:19    301s] CCOPT: Preparing to route 5 clock nets with NanoRoute.
[12/28 21:50:19    301s]   All net are default rule.
[12/28 21:50:19    301s]   Removed pre-existing routes for 5 nets.
[12/28 21:50:19    301s]   Preferred NanoRoute mode settings: Current
[12/28 21:50:19    301s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/28 21:50:19    301s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/28 21:50:19    301s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/28 21:50:19    301s]       Clock detailed routing...
[12/28 21:50:19    301s]         NanoRoute...
[12/28 21:50:19    301s] % Begin globalDetailRoute (date=12/28 21:50:19, mem=1084.6M)
[12/28 21:50:19    301s] 
[12/28 21:50:19    301s] globalDetailRoute
[12/28 21:50:19    301s] 
[12/28 21:50:19    301s] ### Time Record (globalDetailRoute) is installed.
[12/28 21:50:19    301s] #Start globalDetailRoute on Tue Dec 28 21:50:19 2021
[12/28 21:50:19    301s] #
[12/28 21:50:19    301s] ### Time Record (Pre Callback) is installed.
[12/28 21:50:19    301s] ### Time Record (Pre Callback) is uninstalled.
[12/28 21:50:19    301s] ### Time Record (DB Import) is installed.
[12/28 21:50:19    301s] ### Time Record (Timing Data Generation) is installed.
[12/28 21:50:19    301s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 21:50:19    301s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/28 21:50:19    301s] ### Net info: total nets: 1828
[12/28 21:50:19    301s] ### Net info: dirty nets: 5
[12/28 21:50:19    301s] ### Net info: marked as disconnected nets: 0
[12/28 21:50:19    301s] #num needed restored net=0
[12/28 21:50:19    301s] #need_extraction net=0 (total=1828)
[12/28 21:50:19    301s] ### Net info: fully routed nets: 0
[12/28 21:50:19    301s] ### Net info: trivial (< 2 pins) nets: 19
[12/28 21:50:19    301s] ### Net info: unrouted nets: 1809
[12/28 21:50:19    301s] ### Net info: re-extraction nets: 0
[12/28 21:50:19    301s] ### Net info: selected nets: 5
[12/28 21:50:19    301s] ### Net info: ignored nets: 0
[12/28 21:50:19    301s] ### Net info: skip routing nets: 0
[12/28 21:50:19    301s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/28 21:50:19    301s] ### import design signature (6): route=150687122 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1520932445 dirty_area=258950463, del_dirty_area=0 cell=1666941136 placement=73890337 pin_access=1
[12/28 21:50:19    301s] ### Time Record (DB Import) is uninstalled.
[12/28 21:50:19    301s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/28 21:50:19    301s] #RTESIG:78da85933f4fc33010c599f91427b7439068e3bfb5bd22b1214015b04681b851446a47b6
[12/28 21:50:19    301s] #       53d16f8f29034bb03d59ba9fdebd77a75baddfeef78028de12bc9930e60d81c73d4d1fc2
[12/28 21:50:19    301s] #       3698325e53dca4d2eb1dba5ead9f9e5f08e37068c760a07a776ebc8539180fc1c438d8fe
[12/28 21:50:19    301s] #       e697a19401c5500d369adef86546ef20fa3927c3350314dde446d79f115421fa545c4477
[12/28 21:50:19    301s] #       54016ae7e812168db7ad3f2f724ad0a27b7d699bac252d63e7e32244309725ff8431024c
[12/28 21:50:19    301s] #       6cd334d383ea30ba36fe434a5cf44598566588a7d997219622d6f138d583b5ee3487269a
[12/28 21:50:19    301s] #       e3d4102e89a4cd47db51dd740463c29a87c187afcf7aebfb8311c1a921bf0822f00ed0c5
[12/28 21:50:19    301s] #       40767c220546275612fb594588aded5adfe5f53407649dcd77958a179726b5fc0b9033a7
[12/28 21:50:19    301s] #       382d8a292eca8c285f5482640ebafa06402427ae
[12/28 21:50:19    301s] #
[12/28 21:50:19    301s] #Skip comparing routing design signature in db-snapshot flow
[12/28 21:50:19    301s] ### Time Record (Data Preparation) is installed.
[12/28 21:50:19    301s] #RTESIG:78da8d934f4fc42010c53dfb2926ec1e6ae26ef9bbc0d5c49b5163d42ba9966d1abbd000
[12/28 21:50:19    301s] #       ddb8df5e5ce3ad163991cc2f6fdebc81d5faf5f60910c55b823723c6dc10b87fa2f942d8
[12/28 21:50:19    301s] #       0653c66b8a4d2ebddca0cbd5fae1f199300efb668816aa37ef876b98a20d106d4abdebae
[12/28 21:50:19    301s] #       7e184a19500c55ef92ed6c9867f40e52989664b86680921ffde0bb13822aa6908bb3e88e
[12/28 21:50:19    301s] #       2a40cd947cc6920dae09a7594e095a74afcf6db3b5ac65dd74988508e6b2e49f30468089
[12/28 21:50:19    301s] #       6d4e331fa8f6836fd21fa4c4455f8469558678cebe0cb13c629d0e63dd3be78f5334c91e
[12/28 21:50:19    301s] #       4643b824929af7a6a5dab40463c2cc5d1fe2e747bd0dddde8ae855bfbc0822f00ed0d9c0
[12/28 21:50:19    301s] #       627c220f8c8eac24f6bd8a981ad736a15dd6d31c90f36eb9ebf999fc9a5b6a2c152f6e57
[12/28 21:50:19    301s] #       6af93f31c569514c71516644f9eb65482e41175f8fb93463
[12/28 21:50:19    301s] #
[12/28 21:50:19    301s] ### Time Record (Data Preparation) is uninstalled.
[12/28 21:50:19    301s] ### Time Record (Data Preparation) is installed.
[12/28 21:50:19    301s] #Start routing data preparation on Tue Dec 28 21:50:19 2021
[12/28 21:50:19    301s] #
[12/28 21:50:19    301s] #Minimum voltage of a net in the design = 0.000.
[12/28 21:50:19    301s] #Maximum voltage of a net in the design = 1.080.
[12/28 21:50:19    301s] #Voltage range [0.000 - 1.080] has 1825 nets.
[12/28 21:50:19    301s] #Voltage range [1.080 - 1.080] has 2 nets.
[12/28 21:50:19    301s] #Voltage range [0.000 - 0.000] has 1 net.
[12/28 21:50:19    301s] ### Time Record (Cell Pin Access) is installed.
[12/28 21:50:23    305s] ### Time Record (Cell Pin Access) is uninstalled.
[12/28 21:50:23    305s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/28 21:50:23    305s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 21:50:23    305s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/28 21:50:23    305s] #Monitoring time of adding inner blkg by smac
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.01 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #Regenerating Ggrids automatically.
[12/28 21:50:23    305s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/28 21:50:23    305s] #Using automatically generated G-grids.
[12/28 21:50:23    305s] #Done routing data preparation.
[12/28 21:50:23    305s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1093.79 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #reading routing guides ......
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Finished routing data preparation on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Cpu time = 00:00:04
[12/28 21:50:23    305s] #Elapsed time = 00:00:04
[12/28 21:50:23    305s] #Increased memory = 8.29 (MB)
[12/28 21:50:23    305s] #Total memory = 1093.91 (MB)
[12/28 21:50:23    305s] #Peak memory = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### Time Record (Data Preparation) is uninstalled.
[12/28 21:50:23    305s] ### Time Record (Global Routing) is installed.
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Start global routing on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Start global routing initialization on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Number of eco nets is 0
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Start global routing data preparation on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 28 21:50:23 2021 with memory = 1094.25 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #Start routing resource analysis on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### init_is_bin_blocked starts on Tue Dec 28 21:50:23 2021 with memory = 1094.60 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 28 21:50:23 2021 with memory = 1096.27 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### adjust_flow_cap starts on Tue Dec 28 21:50:23 2021 with memory = 1096.46 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### adjust_partial_route_blockage starts on Tue Dec 28 21:50:23 2021 with memory = 1096.46 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### set_via_blocked starts on Tue Dec 28 21:50:23 2021 with memory = 1096.46 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### copy_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1096.46 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #Routing resource analysis is done on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### report_flow_cap starts on Tue Dec 28 21:50:23 2021 with memory = 1096.46 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #  Resource Analysis:
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/28 21:50:23    305s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/28 21:50:23    305s] #  --------------------------------------------------------------
[12/28 21:50:23    305s] #  METAL1         H        1369         211       11342    18.06%
[12/28 21:50:23    305s] #  METAL2         V         950         471       11342    30.22%
[12/28 21:50:23    305s] #  METAL3         H        1035         545       11342    31.57%
[12/28 21:50:23    305s] #  METAL4         V        1202         219       11342    14.64%
[12/28 21:50:23    305s] #  METAL5         H        1515          65       11342     0.93%
[12/28 21:50:23    305s] #  METAL6         V        1421           0       11342     0.00%
[12/28 21:50:23    305s] #  METAL7         H        1580           0       11342     0.00%
[12/28 21:50:23    305s] #  METAL8         V         568           0       11342     0.00%
[12/28 21:50:23    305s] #  --------------------------------------------------------------
[12/28 21:50:23    305s] #  Total                   9641      12.55%       90736    11.93%
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #  5 nets (0.27%) with 1 preferred extra spacing.
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### analyze_m2_tracks starts on Tue Dec 28 21:50:23 2021 with memory = 1096.47 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### report_initial_resource starts on Tue Dec 28 21:50:23 2021 with memory = 1096.47 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### mark_pg_pins_accessibility starts on Tue Dec 28 21:50:23 2021 with memory = 1096.48 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### set_net_region starts on Tue Dec 28 21:50:23 2021 with memory = 1096.48 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Global routing data preparation is done on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.49 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### prepare_level starts on Tue Dec 28 21:50:23 2021 with memory = 1096.50 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #Routing guide is on.
[12/28 21:50:23    305s] ### init level 1 starts on Tue Dec 28 21:50:23 2021 with memory = 1096.50 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### Level 1 hgrid = 107 X 106
[12/28 21:50:23    305s] ### prepare_level_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1096.54 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Global routing initialization is done on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.54 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #start global routing iteration 1...
[12/28 21:50:23    305s] ### init_flow_edge starts on Tue Dec 28 21:50:23 2021 with memory = 1096.60 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### routing at level 1 (topmost level) iter 0
[12/28 21:50:23    305s] ### measure_qor starts on Tue Dec 28 21:50:23 2021 with memory = 1100.00 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### measure_congestion starts on Tue Dec 28 21:50:23 2021 with memory = 1100.00 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.97 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #start global routing iteration 2...
[12/28 21:50:23    305s] ### routing at level 1 (topmost level) iter 1
[12/28 21:50:23    305s] ### measure_qor starts on Tue Dec 28 21:50:23 2021 with memory = 1100.07 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### measure_congestion starts on Tue Dec 28 21:50:23 2021 with memory = 1100.07 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.07 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### route_end starts on Tue Dec 28 21:50:23 2021 with memory = 1100.08 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
[12/28 21:50:23    305s] #Total number of selected nets for routing = 5.
[12/28 21:50:23    305s] #Total number of unselected nets (but routable) for routing = 1804 (skipped).
[12/28 21:50:23    305s] #Total number of nets in the design = 1828.
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #1804 skipped nets do not have any wires.
[12/28 21:50:23    305s] #5 routable nets have only global wires.
[12/28 21:50:23    305s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Routed net constraints summary:
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #        Rules   Pref Extra Space   Unconstrained  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #      Default                  5               0  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #        Total                  5               0  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Routing constraints summary of the whole design:
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #        Rules   Pref Extra Space   Unconstrained  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #      Default                  5            1804  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #        Total                  5            1804  
[12/28 21:50:23    305s] #------------------------------------------------
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### cal_base_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1100.08 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_flow_edge starts on Tue Dec 28 21:50:23 2021 with memory = 1100.08 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### cal_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1100.14 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### report_overcon starts on Tue Dec 28 21:50:23 2021 with memory = 1100.16 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #                 OverCon          
[12/28 21:50:23    305s] #                  #Gcell    %Gcell
[12/28 21:50:23    305s] #     Layer           (1)   OverCon  Flow/Cap
[12/28 21:50:23    305s] #  ----------------------------------------------
[12/28 21:50:23    305s] #  METAL1        0(0.00%)   (0.00%)     0.17  
[12/28 21:50:23    305s] #  METAL2        0(0.00%)   (0.00%)     0.03  
[12/28 21:50:23    305s] #  METAL3        0(0.00%)   (0.00%)     0.02  
[12/28 21:50:23    305s] #  METAL4        0(0.00%)   (0.00%)     0.02  
[12/28 21:50:23    305s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[12/28 21:50:23    305s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[12/28 21:50:23    305s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[12/28 21:50:23    305s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[12/28 21:50:23    305s] #  ----------------------------------------------
[12/28 21:50:23    305s] #     Total      0(0.00%)   (0.00%)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/28 21:50:23    305s] #  Overflow after GR: 0.00% H + 0.00% V
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### cal_base_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1100.17 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_flow_edge starts on Tue Dec 28 21:50:23 2021 with memory = 1100.17 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### cal_flow starts on Tue Dec 28 21:50:23 2021 with memory = 1100.17 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### export_cong_map starts on Tue Dec 28 21:50:23 2021 with memory = 1100.18 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### PDZT_Export::export_cong_map starts on Tue Dec 28 21:50:23 2021 with memory = 1100.37 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### import_cong_map starts on Tue Dec 28 21:50:23 2021 with memory = 1100.37 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### update starts on Tue Dec 28 21:50:23 2021 with memory = 1100.37 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #Complete Global Routing.
[12/28 21:50:23    305s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 21:50:23    305s] #Total wire length = 2797 um.
[12/28 21:50:23    305s] #Total half perimeter of net bounding box = 1711 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL1 = 0 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL2 = 400 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL3 = 1326 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL4 = 751 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL5 = 68 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL6 = 252 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 21:50:23    305s] #Total number of vias = 496
[12/28 21:50:23    305s] #Up-Via Summary (total 496):
[12/28 21:50:23    305s] #           
[12/28 21:50:23    305s] #-----------------------
[12/28 21:50:23    305s] # METAL1            215
[12/28 21:50:23    305s] # METAL2            172
[12/28 21:50:23    305s] # METAL3             85
[12/28 21:50:23    305s] # METAL4             14
[12/28 21:50:23    305s] # METAL5             10
[12/28 21:50:23    305s] #-----------------------
[12/28 21:50:23    305s] #                   496 
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Total number of involved priority nets 5
[12/28 21:50:23    305s] #Maximum src to sink distance for priority net 445.7
[12/28 21:50:23    305s] #Average of max src_to_sink distance for priority net 289.9
[12/28 21:50:23    305s] #Average of ave src_to_sink distance for priority net 198.0
[12/28 21:50:23    305s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### report_overcon starts on Tue Dec 28 21:50:23 2021 with memory = 1100.81 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### report_overcon starts on Tue Dec 28 21:50:23 2021 with memory = 1100.81 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #Max overcon = 0 track.
[12/28 21:50:23    305s] #Total overcon = 0.00%.
[12/28 21:50:23    305s] #Worst layer Gcell overcon rate = 0.00%.
[12/28 21:50:23    305s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### global_route design signature (9): route=1098002695 net_attr=1868982708
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Global routing statistics:
[12/28 21:50:23    305s] #Cpu time = 00:00:00
[12/28 21:50:23    305s] #Elapsed time = 00:00:00
[12/28 21:50:23    305s] #Increased memory = 6.45 (MB)
[12/28 21:50:23    305s] #Total memory = 1100.38 (MB)
[12/28 21:50:23    305s] #Peak memory = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Finished global routing on Tue Dec 28 21:50:23 2021
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### Time Record (Global Routing) is uninstalled.
[12/28 21:50:23    305s] ### Time Record (Data Preparation) is installed.
[12/28 21:50:23    305s] ### Time Record (Data Preparation) is uninstalled.
[12/28 21:50:23    305s] ### track-assign external-init starts on Tue Dec 28 21:50:23 2021 with memory = 1098.75 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### Time Record (Track Assignment) is installed.
[12/28 21:50:23    305s] #reading routing guides ......
[12/28 21:50:23    305s] ### Time Record (Track Assignment) is uninstalled.
[12/28 21:50:23    305s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.77 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### track-assign engine-init starts on Tue Dec 28 21:50:23 2021 with memory = 1098.77 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] ### Time Record (Track Assignment) is installed.
[12/28 21:50:23    305s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### track-assign core-engine starts on Tue Dec 28 21:50:23 2021 with memory = 1098.82 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #Start Track Assignment.
[12/28 21:50:23    305s] #Done with 143 horizontal wires in 4 hboxes and 128 vertical wires in 4 hboxes.
[12/28 21:50:23    305s] #Done with 136 horizontal wires in 4 hboxes and 128 vertical wires in 4 hboxes.
[12/28 21:50:23    305s] #Complete Track Assignment.
[12/28 21:50:23    305s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 21:50:23    305s] #Total wire length = 3007 um.
[12/28 21:50:23    305s] #Total half perimeter of net bounding box = 1711 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL1 = 173 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL2 = 396 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL3 = 1337 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL4 = 780 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL5 = 76 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL6 = 245 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 21:50:23    305s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 21:50:23    305s] #Total number of vias = 496
[12/28 21:50:23    305s] #Up-Via Summary (total 496):
[12/28 21:50:23    305s] #           
[12/28 21:50:23    305s] #-----------------------
[12/28 21:50:23    305s] # METAL1            215
[12/28 21:50:23    305s] # METAL2            172
[12/28 21:50:23    305s] # METAL3             85
[12/28 21:50:23    305s] # METAL4             14
[12/28 21:50:23    305s] # METAL5             10
[12/28 21:50:23    305s] #-----------------------
[12/28 21:50:23    305s] #                   496 
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] ### track_assign design signature (12): route=1290744937
[12/28 21:50:23    305s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/28 21:50:23    305s] ### Time Record (Track Assignment) is uninstalled.
[12/28 21:50:23    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.03 (MB), peak = 1198.68 (MB)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/28 21:50:23    305s] #Cpu time = 00:00:04
[12/28 21:50:23    305s] #Elapsed time = 00:00:04
[12/28 21:50:23    305s] #Increased memory = 13.46 (MB)
[12/28 21:50:23    305s] #Total memory = 1099.04 (MB)
[12/28 21:50:23    305s] #Peak memory = 1198.68 (MB)
[12/28 21:50:23    305s] ### Time Record (Detail Routing) is installed.
[12/28 21:50:23    305s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 21:50:23    305s] #
[12/28 21:50:23    305s] #Start Detail Routing..
[12/28 21:50:23    305s] #start initial detail routing ...
[12/28 21:50:23    305s] ### Design has 2 dirty nets
[12/28 21:50:26    308s] # ECO: 6.8% of the total area was rechecked for DRC, and 10.2% required routing.
[12/28 21:50:26    308s] #   number of violations = 2
[12/28 21:50:26    308s] #
[12/28 21:50:26    308s] #    By Layer and Type :
[12/28 21:50:26    308s] #	          Short   CutSpc   Totals
[12/28 21:50:26    308s] #	METAL1        0        0        0
[12/28 21:50:26    308s] #	METAL2        0        0        0
[12/28 21:50:26    308s] #	METAL3        0        0        0
[12/28 21:50:26    308s] #	METAL4        0        1        1
[12/28 21:50:26    308s] #	METAL5        1        0        1
[12/28 21:50:26    308s] #	Totals        1        1        2
[12/28 21:50:26    308s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1105.71 (MB), peak = 1198.68 (MB)
[12/28 21:50:26    308s] #start 1st optimization iteration ...
[12/28 21:50:26    308s] #   number of violations = 0
[12/28 21:50:26    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.08 (MB), peak = 1198.68 (MB)
[12/28 21:50:26    308s] #Complete Detail Routing.
[12/28 21:50:26    308s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 21:50:26    308s] #Total wire length = 3074 um.
[12/28 21:50:26    308s] #Total half perimeter of net bounding box = 1711 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL1 = 6 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL2 = 110 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL3 = 1629 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL4 = 1018 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL5 = 78 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL6 = 232 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 21:50:26    308s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 21:50:26    308s] #Total number of vias = 606
[12/28 21:50:26    308s] #Up-Via Summary (total 606):
[12/28 21:50:26    308s] #           
[12/28 21:50:26    308s] #-----------------------
[12/28 21:50:26    308s] # METAL1            216
[12/28 21:50:26    308s] # METAL2            206
[12/28 21:50:26    308s] # METAL3            169
[12/28 21:50:26    308s] # METAL4              9
[12/28 21:50:26    308s] # METAL5              6
[12/28 21:50:26    308s] #-----------------------
[12/28 21:50:26    308s] #                   606 
[12/28 21:50:26    308s] #
[12/28 21:50:26    308s] #Total number of DRC violations = 0
[12/28 21:50:26    308s] ### Time Record (Detail Routing) is uninstalled.
[12/28 21:50:26    308s] #Cpu time = 00:00:03
[12/28 21:50:26    308s] #Elapsed time = 00:00:03
[12/28 21:50:26    308s] #Increased memory = 7.32 (MB)
[12/28 21:50:26    308s] #Total memory = 1106.36 (MB)
[12/28 21:50:26    308s] #Peak memory = 1198.68 (MB)
[12/28 21:50:26    308s] #detailRoute Statistics:
[12/28 21:50:26    308s] #Cpu time = 00:00:03
[12/28 21:50:26    308s] #Elapsed time = 00:00:03
[12/28 21:50:26    308s] #Increased memory = 7.34 (MB)
[12/28 21:50:26    308s] #Total memory = 1106.38 (MB)
[12/28 21:50:26    308s] #Peak memory = 1198.68 (MB)
[12/28 21:50:26    308s] #Skip updating routing design signature in db-snapshot flow
[12/28 21:50:26    308s] ### global_detail_route design signature (20): route=1456845522 flt_obj=0 vio=1905142130 shield_wire=1
[12/28 21:50:26    308s] ### Time Record (DB Export) is installed.
[12/28 21:50:26    308s] ### export design design signature (21): route=1456845522 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1071078010 dirty_area=0, del_dirty_area=0 cell=1666941136 placement=73890337 pin_access=2084382673
[12/28 21:50:26    308s] ### Time Record (DB Export) is uninstalled.
[12/28 21:50:26    308s] ### Time Record (Post Callback) is installed.
[12/28 21:50:26    308s] ### Time Record (Post Callback) is uninstalled.
[12/28 21:50:26    308s] #
[12/28 21:50:26    308s] #globalDetailRoute statistics:
[12/28 21:50:26    308s] #Cpu time = 00:00:07
[12/28 21:50:26    308s] #Elapsed time = 00:00:07
[12/28 21:50:26    308s] #Increased memory = 28.52 (MB)
[12/28 21:50:26    308s] #Total memory = 1113.17 (MB)
[12/28 21:50:26    308s] #Peak memory = 1198.68 (MB)
[12/28 21:50:26    308s] #Number of warnings = 2
[12/28 21:50:26    308s] #Total number of warnings = 5
[12/28 21:50:26    308s] #Number of fails = 0
[12/28 21:50:26    308s] #Total number of fails = 0
[12/28 21:50:26    308s] #Complete globalDetailRoute on Tue Dec 28 21:50:26 2021
[12/28 21:50:26    308s] #
[12/28 21:50:26    308s] ### import design signature (22): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2084382673
[12/28 21:50:26    308s] ### Time Record (globalDetailRoute) is uninstalled.
[12/28 21:50:26    308s] ### 
[12/28 21:50:26    308s] ###   Scalability Statistics
[12/28 21:50:26    308s] ### 
[12/28 21:50:26    308s] ### --------------------------------+----------------+----------------+----------------+
[12/28 21:50:26    308s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/28 21:50:26    308s] ### --------------------------------+----------------+----------------+----------------+
[12/28 21:50:26    308s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[12/28 21:50:26    308s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/28 21:50:26    308s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[12/28 21:50:26    308s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[12/28 21:50:26    308s] ### --------------------------------+----------------+----------------+----------------+
[12/28 21:50:26    308s] ### 
[12/28 21:50:26    308s] % End globalDetailRoute (date=12/28 21:50:26, total cpu=0:00:07.2, real=0:00:07.0, peak res=1113.1M, current mem=1113.1M)
[12/28 21:50:26    308s]         NanoRoute done. (took cpu=0:00:07.2 real=0:00:07.2)
[12/28 21:50:26    308s]       Clock detailed routing done.
[12/28 21:50:26    308s] Checking guided vs. routed lengths for 5 nets...
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Guided max path lengths
[12/28 21:50:26    308s]       =======================
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       ---------------------------------------
[12/28 21:50:26    308s]       From (um)    To (um)    Number of paths
[12/28 21:50:26    308s]       ---------------------------------------
[12/28 21:50:26    308s]        100.000     150.000           1
[12/28 21:50:26    308s]        150.000     200.000           1
[12/28 21:50:26    308s]        200.000     250.000           0
[12/28 21:50:26    308s]        250.000     300.000           0
[12/28 21:50:26    308s]        300.000     350.000           1
[12/28 21:50:26    308s]        350.000     400.000           1
[12/28 21:50:26    308s]        400.000     450.000           1
[12/28 21:50:26    308s]       ---------------------------------------
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Deviation of routing from guided max path lengths
[12/28 21:50:26    308s]       =================================================
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       -------------------------------------
[12/28 21:50:26    308s]       From (%)    To (%)    Number of paths
[12/28 21:50:26    308s]       -------------------------------------
[12/28 21:50:26    308s]       below        0.000           3
[12/28 21:50:26    308s]         0.000      2.000           0
[12/28 21:50:26    308s]         2.000      4.000           1
[12/28 21:50:26    308s]         4.000      6.000           0
[12/28 21:50:26    308s]         6.000      8.000           0
[12/28 21:50:26    308s]         8.000     10.000           0
[12/28 21:50:26    308s]        10.000     12.000           0
[12/28 21:50:26    308s]        12.000     14.000           0
[12/28 21:50:26    308s]        14.000     16.000           1
[12/28 21:50:26    308s]       -------------------------------------
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Top 5 notable deviations of routed length from guided length
[12/28 21:50:26    308s]     =============================================================
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Net CTS_3 (101 terminals)
[12/28 21:50:26    308s]     Guided length:  max path =   162.900um, total =   844.240um
[12/28 21:50:26    308s]     Routed length:  max path =   146.100um, total =  1001.675um
[12/28 21:50:26    308s]     Deviation:      max path =   -10.313%,  total =    18.648%
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Net CTS_4 (68 terminals)
[12/28 21:50:26    308s]     Guided length:  max path =   323.665um, total =   731.605um
[12/28 21:50:26    308s]     Routed length:  max path =   336.080um, total =   839.220um
[12/28 21:50:26    308s]     Deviation:      max path =     3.836%,  total =    14.709%
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Net CTS_1 (44 terminals)
[12/28 21:50:26    308s]     Guided length:  max path =   108.765um, total =   507.481um
[12/28 21:50:26    308s]     Routed length:  max path =   124.650um, total =   562.295um
[12/28 21:50:26    308s]     Deviation:      max path =    14.605%,  total =    10.801%
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Net CTS_2 (4 terminals)
[12/28 21:50:26    308s]     Guided length:  max path =   362.380um, total =   362.380um
[12/28 21:50:26    308s]     Routed length:  max path =   356.400um, total =   359.995um
[12/28 21:50:26    308s]     Deviation:      max path =    -1.650%,  total =    -0.658%
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Net i_clk (2 terminals)
[12/28 21:50:26    308s]     Guided length:  max path =   441.635um, total =   441.635um
[12/28 21:50:26    308s]     Routed length:  max path =   441.430um, total =   442.780um
[12/28 21:50:26    308s]     Deviation:      max path =    -0.046%,  total =     0.259%
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Set FIXED routing status on 5 net(s)
[12/28 21:50:26    308s] Set FIXED placed status on 4 instance(s)
[12/28 21:50:26    308s]       Route Remaining Unrouted Nets...
[12/28 21:50:26    308s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/28 21:50:26    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:26    308s] All LLGs are deleted
[12/28 21:50:26    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1572.1M
[12/28 21:50:26    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1572.1M
[12/28 21:50:26    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:26    308s] ### Creating LA Mngr. totSessionCpu=0:05:08 mem=1572.1M
[12/28 21:50:26    308s] LayerId::1 widthSet size::4
[12/28 21:50:26    308s] LayerId::2 widthSet size::4
[12/28 21:50:26    308s] LayerId::3 widthSet size::4
[12/28 21:50:26    308s] LayerId::4 widthSet size::4
[12/28 21:50:26    308s] LayerId::5 widthSet size::4
[12/28 21:50:26    308s] LayerId::6 widthSet size::4
[12/28 21:50:26    308s] LayerId::7 widthSet size::5
[12/28 21:50:26    308s] LayerId::8 widthSet size::3
[12/28 21:50:26    308s] Updating RC grid for preRoute extraction ...
[12/28 21:50:26    308s] Initializing multi-corner capacitance tables ... 
[12/28 21:50:26    308s] Initializing multi-corner resistance tables ...
[12/28 21:50:26    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:26    308s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:50:26    308s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.881800 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:50:26    308s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=1572.1M
[12/28 21:50:26    308s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Loading and Dumping File ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Reading DB...
[12/28 21:50:26    308s] (I)       Read data from FE... (mem=1572.1M)
[12/28 21:50:26    308s] (I)       Read nodes and places... (mem=1572.1M)
[12/28 21:50:26    308s] (I)       Done Read nodes and places (cpu=0.010s, mem=1572.1M)
[12/28 21:50:26    308s] (I)       Read nets... (mem=1572.1M)
[12/28 21:50:26    308s] (I)       Done Read nets (cpu=0.000s, mem=1572.1M)
[12/28 21:50:26    308s] (I)       Done Read data from FE (cpu=0.010s, mem=1572.1M)
[12/28 21:50:26    308s] (I)       before initializing RouteDB syMemory usage = 1572.1 MB
[12/28 21:50:26    308s] (I)       == Non-default Options ==
[12/28 21:50:26    308s] (I)       Maximum routing layer                              : 8
[12/28 21:50:26    308s] (I)       Counted 3946 PG shapes. We will not process PG shapes layer by layer.
[12/28 21:50:26    308s] (I)       Use row-based GCell size
[12/28 21:50:26    308s] (I)       GCell unit size  : 7380
[12/28 21:50:26    308s] (I)       GCell multiplier : 1
[12/28 21:50:26    308s] (I)       build grid graph
[12/28 21:50:26    308s] (I)       build grid graph start
[12/28 21:50:26    308s] [NR-eGR] Track table information for default rule: 
[12/28 21:50:26    308s] [NR-eGR] METAL1 has no routable track
[12/28 21:50:26    308s] [NR-eGR] METAL2 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL3 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL4 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL5 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL6 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL7 has single uniform track structure
[12/28 21:50:26    308s] [NR-eGR] METAL8 has single uniform track structure
[12/28 21:50:26    308s] (I)       build grid graph end
[12/28 21:50:26    308s] (I)       ===========================================================================
[12/28 21:50:26    308s] (I)       == Report All Rule Vias ==
[12/28 21:50:26    308s] (I)       ===========================================================================
[12/28 21:50:26    308s] (I)        Via Rule : (Default)
[12/28 21:50:26    308s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/28 21:50:26    308s] (I)       ---------------------------------------------------------------------------
[12/28 21:50:26    308s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/28 21:50:26    308s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/28 21:50:26    308s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/28 21:50:26    308s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/28 21:50:26    308s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/28 21:50:26    308s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/28 21:50:26    308s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/28 21:50:26    308s] (I)       ===========================================================================
[12/28 21:50:26    308s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Num PG vias on layer 2 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 3 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 4 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 5 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 6 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 7 : 0
[12/28 21:50:26    308s] (I)       Num PG vias on layer 8 : 0
[12/28 21:50:26    308s] [NR-eGR] Read 4480 PG shapes
[12/28 21:50:26    308s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] #Routing Blockages  : 0
[12/28 21:50:26    308s] [NR-eGR] #Instance Blockages : 1032
[12/28 21:50:26    308s] [NR-eGR] #PG Blockages       : 4480
[12/28 21:50:26    308s] [NR-eGR] #Halo Blockages     : 0
[12/28 21:50:26    308s] [NR-eGR] #Boundary Blockages : 0
[12/28 21:50:26    308s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/28 21:50:26    308s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 638
[12/28 21:50:26    308s] (I)       readDataFromPlaceDB
[12/28 21:50:26    308s] (I)       Read net information..
[12/28 21:50:26    308s] [NR-eGR] Read numTotalNets=1809  numIgnoredNets=5
[12/28 21:50:26    308s] (I)       Read testcase time = 0.000 seconds
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] (I)       early_global_route_priority property id does not exist.
[12/28 21:50:26    308s] (I)       Start initializing grid graph
[12/28 21:50:26    308s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/28 21:50:26    308s] (I)       End initializing grid graph
[12/28 21:50:26    308s] (I)       Model blockages into capacity
[12/28 21:50:26    308s] (I)       Read Num Blocks=5998  Num Prerouted Wires=638  Num CS=0
[12/28 21:50:26    308s] (I)       Started Modeling ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Layer 1 (V) : #blockages 2540 : #preroutes 280
[12/28 21:50:26    308s] (I)       Layer 2 (H) : #blockages 1797 : #preroutes 287
[12/28 21:50:26    308s] (I)       Layer 3 (V) : #blockages 1440 : #preroutes 54
[12/28 21:50:26    308s] (I)       Layer 4 (H) : #blockages 221 : #preroutes 14
[12/28 21:50:26    308s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 3
[12/28 21:50:26    308s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/28 21:50:26    308s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/28 21:50:26    308s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       -- layer congestion ratio --
[12/28 21:50:26    308s] (I)       Layer 1 : 0.100000
[12/28 21:50:26    308s] (I)       Layer 2 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 3 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 4 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 5 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 6 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 7 : 0.700000
[12/28 21:50:26    308s] (I)       Layer 8 : 0.700000
[12/28 21:50:26    308s] (I)       ----------------------------
[12/28 21:50:26    308s] (I)       Number of ignored nets = 5
[12/28 21:50:26    308s] (I)       Number of fixed nets = 5.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of clock nets = 5.  Ignored: No
[12/28 21:50:26    308s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of special nets = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/28 21:50:26    308s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/28 21:50:26    308s] (I)       Before initializing Early Global Route syMemory usage = 1572.1 MB
[12/28 21:50:26    308s] (I)       Ndr track 0 does not exist
[12/28 21:50:26    308s] (I)       Ndr track 0 does not exist
[12/28 21:50:26    308s] (I)       ---------------------Grid Graph Info--------------------
[12/28 21:50:26    308s] (I)       Routing area        : (0, 0) - (1307320, 1295600)
[12/28 21:50:26    308s] (I)       Core area           : (160080, 160720) - (1147240, 1134880)
[12/28 21:50:26    308s] (I)       Site width          :   920  (dbu)
[12/28 21:50:26    308s] (I)       Row height          :  7380  (dbu)
[12/28 21:50:26    308s] (I)       GCell width         :  7380  (dbu)
[12/28 21:50:26    308s] (I)       GCell height        :  7380  (dbu)
[12/28 21:50:26    308s] (I)       Grid                :   177   175     8
[12/28 21:50:26    308s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/28 21:50:26    308s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/28 21:50:26    308s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/28 21:50:26    308s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/28 21:50:26    308s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/28 21:50:26    308s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/28 21:50:26    308s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/28 21:50:26    308s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/28 21:50:26    308s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/28 21:50:26    308s] (I)       Total num of tracks :     0  1421  1580  1421  1580  1421  1580   568
[12/28 21:50:26    308s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/28 21:50:26    308s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/28 21:50:26    308s] (I)       --------------------------------------------------------
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] [NR-eGR] ============ Routing rule table ============
[12/28 21:50:26    308s] [NR-eGR] Rule id: 0  Nets: 0 
[12/28 21:50:26    308s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/28 21:50:26    308s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/28 21:50:26    308s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/28 21:50:26    308s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:26    308s] [NR-eGR] Rule id: 1  Nets: 1804 
[12/28 21:50:26    308s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/28 21:50:26    308s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/28 21:50:26    308s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:26    308s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/28 21:50:26    308s] [NR-eGR] ========================================
[12/28 21:50:26    308s] [NR-eGR] 
[12/28 21:50:26    308s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer2 : = 88331 / 248675 (35.52%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer3 : = 101189 / 279660 (36.18%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer4 : = 44271 / 248675 (17.80%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer5 : = 11930 / 279660 (4.27%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer6 : = 0 / 248675 (0.00%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer7 : = 0 / 279660 (0.00%)
[12/28 21:50:26    308s] (I)       blocked tracks on layer8 : = 0 / 99400 (0.00%)
[12/28 21:50:26    308s] (I)       After initializing Early Global Route syMemory usage = 1572.1 MB
[12/28 21:50:26    308s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Reset routing kernel
[12/28 21:50:26    308s] (I)       Started Global Routing ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       ============= Initialization =============
[12/28 21:50:26    308s] (I)       totalPins=6031  totalGlobalPin=5693 (94.40%)
[12/28 21:50:26    308s] (I)       Started Net group 1 ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Build MST ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Generate topology with single threads
[12/28 21:50:26    308s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       total 2D Cap : 1444825 = (726964 H, 717861 V)
[12/28 21:50:26    308s] [NR-eGR] Layer group 1: route 1804 net(s) in layer range [2, 8]
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1a Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1a ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Pattern routing ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Usage: 18693 = (8818 H, 9875 V) = (1.21% H, 1.38% V) = (3.254e+04um H, 3.644e+04um V)
[12/28 21:50:26    308s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1b Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1b ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Usage: 18693 = (8818 H, 9875 V) = (1.21% H, 1.38% V) = (3.254e+04um H, 3.644e+04um V)
[12/28 21:50:26    308s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.897717e+04um
[12/28 21:50:26    308s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1c Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1c ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Usage: 18693 = (8818 H, 9875 V) = (1.21% H, 1.38% V) = (3.254e+04um H, 3.644e+04um V)
[12/28 21:50:26    308s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1d Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1d ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Usage: 18693 = (8818 H, 9875 V) = (1.21% H, 1.38% V) = (3.254e+04um H, 3.644e+04um V)
[12/28 21:50:26    308s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1e Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1e ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Route legalization ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Usage: 18693 = (8818 H, 9875 V) = (1.21% H, 1.38% V) = (3.254e+04um H, 3.644e+04um V)
[12/28 21:50:26    308s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.897717e+04um
[12/28 21:50:26    308s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Layer assignment ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Running layer assignment with 1 threads
[12/28 21:50:26    308s] (I)       Finished Layer assignment ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] (I)       ============  Phase 1l Route ============
[12/28 21:50:26    308s] (I)       Started Phase 1l ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       
[12/28 21:50:26    308s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/28 21:50:26    308s] [NR-eGR]                        OverCon           OverCon            
[12/28 21:50:26    308s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/28 21:50:26    308s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/28 21:50:26    308s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:26    308s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL2  (2)         6( 0.03%)         1( 0.00%)   ( 0.03%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR] ---------------------------------------------------------------
[12/28 21:50:26    308s] [NR-eGR] Total                6( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/28 21:50:26    308s] [NR-eGR] 
[12/28 21:50:26    308s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       total 2D Cap : 1445840 = (727395 H, 718445 V)
[12/28 21:50:26    308s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/28 21:50:26    308s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/28 21:50:26    308s] (I)       ============= track Assignment ============
[12/28 21:50:26    308s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Started Track Assignment ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/28 21:50:26    308s] (I)       Running track assignment with 1 threads
[12/28 21:50:26    308s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] (I)       Run Multi-thread track assignment
[12/28 21:50:26    308s] (I)       Finished Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Started Export DB wires ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Started Export all nets ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Started Set wire vias ( Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:26    308s] [NR-eGR] METAL1  (1F) length: 5.980000e+00um, number of vias: 6115
[12/28 21:50:26    308s] [NR-eGR] METAL2  (2V) length: 1.610091e+04um, number of vias: 8274
[12/28 21:50:26    308s] [NR-eGR] METAL3  (3H) length: 2.094771e+04um, number of vias: 957
[12/28 21:50:26    308s] [NR-eGR] METAL4  (4V) length: 1.502988e+04um, number of vias: 255
[12/28 21:50:26    308s] [NR-eGR] METAL5  (5H) length: 1.365176e+04um, number of vias: 81
[12/28 21:50:26    308s] [NR-eGR] METAL6  (6V) length: 8.261685e+03um, number of vias: 6
[12/28 21:50:26    308s] [NR-eGR] METAL7  (7H) length: 3.615600e+02um, number of vias: 0
[12/28 21:50:26    308s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/28 21:50:26    308s] [NR-eGR] Total length: 7.435948e+04um, number of vias: 15688
[12/28 21:50:26    308s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:26    308s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/28 21:50:26    308s] [NR-eGR] --------------------------------------------------------------------------
[12/28 21:50:26    308s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1572.09 MB )
[12/28 21:50:26    308s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:26    308s]     Routing using NR in eGR->NR Step done.
[12/28 21:50:26    308s] Net route status summary:
[12/28 21:50:26    308s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:26    308s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] CCOPT: Done with clock implementation routing.
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:07.5)
[12/28 21:50:26    308s]   Clock implementation routing done.
[12/28 21:50:26    308s]   Leaving CCOpt scope - extractRC...
[12/28 21:50:26    308s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/28 21:50:26    308s] Extraction called for design 'ipdc' of instances=1547 and nets=1828 using extraction engine 'preRoute' .
[12/28 21:50:26    308s] PreRoute RC Extraction called for design ipdc.
[12/28 21:50:26    308s] RC Extraction called in multi-corner(1) mode.
[12/28 21:50:26    308s] RCMode: PreRoute
[12/28 21:50:26    308s]       RC Corner Indexes            0   
[12/28 21:50:26    308s] Capacitance Scaling Factor   : 1.00000 
[12/28 21:50:26    308s] Resistance Scaling Factor    : 1.00000 
[12/28 21:50:26    308s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 21:50:26    308s] Clock Res. Scaling Factor    : 1.00000 
[12/28 21:50:26    308s] Shrink Factor                : 1.00000
[12/28 21:50:26    308s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/28 21:50:26    308s] Using capacitance table file ...
[12/28 21:50:26    308s] LayerId::1 widthSet size::4
[12/28 21:50:26    308s] LayerId::2 widthSet size::4
[12/28 21:50:26    308s] LayerId::3 widthSet size::4
[12/28 21:50:26    308s] LayerId::4 widthSet size::4
[12/28 21:50:26    308s] LayerId::5 widthSet size::4
[12/28 21:50:26    308s] LayerId::6 widthSet size::4
[12/28 21:50:26    308s] LayerId::7 widthSet size::5
[12/28 21:50:26    308s] LayerId::8 widthSet size::3
[12/28 21:50:26    308s] Updating RC grid for preRoute extraction ...
[12/28 21:50:26    308s] Initializing multi-corner capacitance tables ... 
[12/28 21:50:26    308s] Initializing multi-corner resistance tables ...
[12/28 21:50:26    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 21:50:26    308s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 21:50:26    308s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.223767 ; uaWl: 1.000000 ; uaWlH: 0.504682 ; aWlH: 0.000000 ; Pmax: 0.884900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 21:50:26    308s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1572.086M)
[12/28 21:50:26    308s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/28 21:50:26    308s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:26    308s] End AAE Lib Interpolated Model. (MEM=1572.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:26    308s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]   Clock DAG stats after routing clock trees:
[12/28 21:50:26    308s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]     cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]     sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]     wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]     wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]     hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]   Clock DAG net violations after routing clock trees: none
[12/28 21:50:26    308s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/28 21:50:26    308s]     Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]     Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/28 21:50:26    308s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]   Primary reporting skew groups after routing clock trees:
[12/28 21:50:26    308s]     skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]   Skew group summary after routing clock trees:
[12/28 21:50:26    308s]     skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.6 real=0:00:07.6)
[12/28 21:50:26    308s]   CCOpt::Phase::PostConditioning...
[12/28 21:50:26    308s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/28 21:50:26    308s] OPERPROF: Starting DPlace-Init at level 1, MEM:1619.8M
[12/28 21:50:26    308s] #spOpts: N=130 mergeVia=F 
[12/28 21:50:26    308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1619.8M
[12/28 21:50:26    308s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1619.8M
[12/28 21:50:26    308s] Core basic site is TSM13SITE
[12/28 21:50:26    308s] Fast DP-INIT is on for default
[12/28 21:50:26    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 21:50:26    308s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1619.8M
[12/28 21:50:26    308s] OPERPROF:     Starting CMU at level 3, MEM:1619.8M
[12/28 21:50:26    308s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1619.8M
[12/28 21:50:26    308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:1619.8M
[12/28 21:50:26    308s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1619.8MB).
[12/28 21:50:26    308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.030, MEM:1619.8M
[12/28 21:50:26    308s]   Removing CTS place status from clock tree and sinks.
[12/28 21:50:26    308s] Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[12/28 21:50:26    308s]   Switching to inst based legalization.
[12/28 21:50:26    308s]   PostConditioning...
[12/28 21:50:26    308s]     PostConditioning active optimizations:
[12/28 21:50:26    308s]      - DRV fixing with cell sizing and buffering
[12/28 21:50:26    308s]      - Skew fixing with cell sizing
[12/28 21:50:26    308s]     
[12/28 21:50:26    308s]     Currently running CTS, using active skew data
[12/28 21:50:26    308s]     Reset bufferability constraints...
[12/28 21:50:26    308s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/28 21:50:26    308s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]     PostConditioning Upsizing To Fix DRVs...
[12/28 21:50:26    308s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:26    308s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/28 21:50:26    308s]       ============================================
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Cell changes by Net Type:
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       top                0            0           0            0                    0                0
[12/28 21:50:26    308s]       trunk              0            0           0            0                    0                0
[12/28 21:50:26    308s]       leaf               0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Total              0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/28 21:50:26    308s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/28 21:50:26    308s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]         cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]         cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]         sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]         wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]         wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]         hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/28 21:50:26    308s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/28 21:50:26    308s]         Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]         Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/28 21:50:26    308s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:26    308s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]     Recomputing CTS skew targets...
[12/28 21:50:26    308s]     Resolving skew group constraints...
[12/28 21:50:26    308s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/28 21:50:26    308s]     Resolving skew group constraints done.
[12/28 21:50:26    308s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]     PostConditioning Fixing DRVs...
[12/28 21:50:26    308s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:26    308s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       PRO Statistics: Fix DRVs (cell sizing):
[12/28 21:50:26    308s]       =======================================
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Cell changes by Net Type:
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       top                0            0           0            0                    0                0
[12/28 21:50:26    308s]       trunk              0            0           0            0                    0                0
[12/28 21:50:26    308s]       leaf               0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Total              0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/28 21:50:26    308s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/28 21:50:26    308s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]         cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]         cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]         sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]         wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]         wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]         hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/28 21:50:26    308s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/28 21:50:26    308s]         Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]         Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/28 21:50:26    308s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:26    308s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]     Buffering to fix DRVs...
[12/28 21:50:26    308s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/28 21:50:26    308s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/28 21:50:26    308s]     Inserted 0 buffers and inverters.
[12/28 21:50:26    308s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/28 21:50:26    308s]     CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/28 21:50:26    308s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/28 21:50:26    308s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]       cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]       sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]       wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]       wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]       hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/28 21:50:26    308s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/28 21:50:26    308s]       Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]       Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/28 21:50:26    308s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/28 21:50:26    308s]       skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/28 21:50:26    308s]       skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Slew Diagnostics: After DRV fixing
[12/28 21:50:26    308s] ==================================
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Global Causes:
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] -----
[12/28 21:50:26    308s] Cause
[12/28 21:50:26    308s] -----
[12/28 21:50:26    308s]   (empty table)
[12/28 21:50:26    308s] -----
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Top 5 overslews:
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] ---------------------------------
[12/28 21:50:26    308s] Overslew    Causes    Driving Pin
[12/28 21:50:26    308s] ---------------------------------
[12/28 21:50:26    308s]   (empty table)
[12/28 21:50:26    308s] ---------------------------------
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s] Cause    Occurences
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s]   (empty table)
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] Violation diagnostics counts from the 0 nodes that have violations:
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s] Cause    Occurences
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s]   (empty table)
[12/28 21:50:26    308s] -------------------
[12/28 21:50:26    308s] 
[12/28 21:50:26    308s]     PostConditioning Fixing Skew by cell sizing...
[12/28 21:50:26    308s] Path optimization required 0 stage delay updates 
[12/28 21:50:26    308s]       Resized 0 clock insts to decrease delay.
[12/28 21:50:26    308s] Fixing short paths with downsize only
[12/28 21:50:26    308s] Path optimization required 0 stage delay updates 
[12/28 21:50:26    308s]       Resized 0 clock insts to increase delay.
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       PRO Statistics: Fix Skew (cell sizing):
[12/28 21:50:26    308s]       =======================================
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Cell changes by Net Type:
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       top                0            0           0            0                    0                0
[12/28 21:50:26    308s]       trunk              0            0           0            0                    0                0
[12/28 21:50:26    308s]       leaf               0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       Total              0            0           0            0                    0                0
[12/28 21:50:26    308s]       -------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/28 21:50:26    308s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/28 21:50:26    308s]       
[12/28 21:50:26    308s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/28 21:50:26    308s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]         cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]         cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]         sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]         wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]         wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]         hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/28 21:50:26    308s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/28 21:50:26    308s]         Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]         Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/28 21:50:26    308s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/28 21:50:26    308s]         skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/28 21:50:26    308s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]     Reconnecting optimized routes...
[12/28 21:50:26    308s]     Reset timing graph...
[12/28 21:50:26    308s] Ignoring AAE DB Resetting ...
[12/28 21:50:26    308s]     Reset timing graph done.
[12/28 21:50:26    308s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/28 21:50:26    308s]     Set dirty flag on 0 instances, 0 nets
[12/28 21:50:26    308s]   PostConditioning done.
[12/28 21:50:26    308s] Net route status summary:
[12/28 21:50:26    308s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:26    308s]   Non-clock:  1823 (unrouted=19, trialRouted=1804, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=19, (crossesIlmBoundary AND tooFewTerms=0)])
[12/28 21:50:26    308s]   Update timing and DAG stats after post-conditioning...
[12/28 21:50:26    308s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:50:26    308s] End AAE Lib Interpolated Model. (MEM=1610.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:26    308s]   Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s]   Clock DAG stats after post-conditioning:
[12/28 21:50:26    308s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:26    308s]     cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:26    308s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:26    308s]     sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:26    308s]     wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:26    308s]     wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:26    308s]     hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:26    308s]   Clock DAG net violations after post-conditioning: none
[12/28 21:50:26    308s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/28 21:50:26    308s]     Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:26    308s]     Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:26    308s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/28 21:50:26    308s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:26    308s]   Primary reporting skew groups after post-conditioning:
[12/28 21:50:26    308s]     skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:26    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:26    308s]   Skew group summary after post-conditioning:
[12/28 21:50:26    308s]     skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:26    308s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/28 21:50:26    308s]   Setting CTS place status to fixed for clock tree and sinks.
[12/28 21:50:26    308s] numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/28 21:50:26    308s]   Post-balance tidy up or trial balance steps...
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG stats at end of CTS:
[12/28 21:50:26    308s]   ==============================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   -------------------------------------------------------------
[12/28 21:50:26    308s]   Cell type                     Count    Area       Capacitance
[12/28 21:50:26    308s]   -------------------------------------------------------------
[12/28 21:50:26    308s]   Buffers                         4      162.950       0.070
[12/28 21:50:26    308s]   Inverters                       0        0.000       0.000
[12/28 21:50:26    308s]   Integrated Clock Gates          0        0.000       0.000
[12/28 21:50:26    308s]   Non-Integrated Clock Gates      0        0.000       0.000
[12/28 21:50:26    308s]   Clock Logic                     0        0.000       0.000
[12/28 21:50:26    308s]   All                             4      162.950       0.070
[12/28 21:50:26    308s]   -------------------------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG wire lengths at end of CTS:
[12/28 21:50:26    308s]   =====================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   --------------------
[12/28 21:50:26    308s]   Type     Wire Length
[12/28 21:50:26    308s]   --------------------
[12/28 21:50:26    308s]   Top          0.000
[12/28 21:50:26    308s]   Trunk      800.750
[12/28 21:50:26    308s]   Leaf      2272.810
[12/28 21:50:26    308s]   Total     3073.560
[12/28 21:50:26    308s]   --------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG hp wire lengths at end of CTS:
[12/28 21:50:26    308s]   ========================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   -----------------------
[12/28 21:50:26    308s]   Type     hp Wire Length
[12/28 21:50:26    308s]   -----------------------
[12/28 21:50:26    308s]   Top            0.000
[12/28 21:50:26    308s]   Trunk        364.320
[12/28 21:50:26    308s]   Leaf         898.340
[12/28 21:50:26    308s]   Total       1262.660
[12/28 21:50:26    308s]   -----------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG capacitances at end of CTS:
[12/28 21:50:26    308s]   =====================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   --------------------------------
[12/28 21:50:26    308s]   Type     Gate     Wire     Total
[12/28 21:50:26    308s]   --------------------------------
[12/28 21:50:26    308s]   Top      0.000    0.000    0.000
[12/28 21:50:26    308s]   Trunk    0.070    0.114    0.184
[12/28 21:50:26    308s]   Leaf     0.709    0.373    1.081
[12/28 21:50:26    308s]   Total    0.779    0.487    1.266
[12/28 21:50:26    308s]   --------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG sink capacitances at end of CTS:
[12/28 21:50:26    308s]   ==========================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   --------------------------------------------------------
[12/28 21:50:26    308s]   Count    Total    Average    Std. Dev.    Min      Max
[12/28 21:50:26    308s]   --------------------------------------------------------
[12/28 21:50:26    308s]    210     0.709     0.003       0.018      0.001    0.151
[12/28 21:50:26    308s]   --------------------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG net violations at end of CTS:
[12/28 21:50:26    308s]   =======================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   None
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/28 21:50:26    308s]   ====================================================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/28 21:50:26    308s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Trunk       0.234       2       0.045       0.050      0.009    0.081    {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}         -
[12/28 21:50:26    308s]   Leaf        0.234       3       0.218       0.013      0.209    0.232    {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}         -
[12/28 21:50:26    308s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Clock DAG library cell distribution at end of CTS:
[12/28 21:50:26    308s]   ==================================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   ------------------------------------------
[12/28 21:50:26    308s]   Name         Type      Inst     Inst Area 
[12/28 21:50:26    308s]                          Count    (um^2)
[12/28 21:50:26    308s]   ------------------------------------------
[12/28 21:50:26    308s]   CLKBUFX20    buffer      2        98.449
[12/28 21:50:26    308s]   CLKBUFX16    buffer      1        39.040
[12/28 21:50:26    308s]   CLKBUFX12    buffer      1        25.461
[12/28 21:50:26    308s]   ------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Primary reporting skew groups summary at end of CTS:
[12/28 21:50:26    308s]   ====================================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Half-corner                   Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Delay_Corner_max:both.late    i_clk/func_mode    0.300     0.332     0.032       0.143         0.024           0.023           0.321        0.011     100% {0.300, 0.332}
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Skew group summary at end of CTS:
[12/28 21:50:26    308s]   =================================
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Half-corner                   Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   Delay_Corner_max:both.late    i_clk/func_mode    0.300     0.332     0.032       0.143         0.024           0.023           0.321        0.011     100% {0.300, 0.332}
[12/28 21:50:26    308s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Found a total of 0 clock tree pins with a slew violation.
[12/28 21:50:26    308s]   
[12/28 21:50:26    308s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 21:50:26    308s] Synthesizing clock trees done.
[12/28 21:50:26    308s] Tidy Up And Update Timing...
[12/28 21:50:26    308s] External - Set all clocks to propagated mode...
[12/28 21:50:26    308s] Innovus updating I/O latencies
[12/28 21:50:26    308s] #################################################################################
[12/28 21:50:26    308s] # Design Stage: PreRoute
[12/28 21:50:26    308s] # Design Name: ipdc
[12/28 21:50:26    308s] # Design Mode: 130nm
[12/28 21:50:26    308s] # Analysis Mode: MMMC Non-OCV 
[12/28 21:50:26    308s] # Parasitics Mode: No SPEF/RCDB
[12/28 21:50:26    308s] # Signoff Settings: SI Off 
[12/28 21:50:26    308s] #################################################################################
[12/28 21:50:27    308s] Calculate delays in Single mode...
[12/28 21:50:27    308s] Topological Sorting (REAL = 0:00:00.0, MEM = 1627.3M, InitMEM = 1627.3M)
[12/28 21:50:27    308s] Start delay calculation (fullDC) (1 T). (MEM=1627.31)
[12/28 21:50:27    308s] End AAE Lib Interpolated Model. (MEM=1643.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:27    308s] Total number of fetched objects 1872
[12/28 21:50:27    308s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:50:27    308s] End delay calculation. (MEM=1659.2 CPU=0:00:00.0 REAL=0:00:00.0)
[12/28 21:50:27    308s] End delay calculation (fullDC). (MEM=1659.2 CPU=0:00:00.1 REAL=0:00:00.0)
[12/28 21:50:27    308s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1659.2M) ***
[12/28 21:50:27    308s] Setting all clocks to propagated mode.
[12/28 21:50:27    308s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/28 21:50:27    308s] Clock DAG stats after update timingGraph:
[12/28 21:50:27    308s]   cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[12/28 21:50:27    308s]   cell areas       : b=162.950um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=162.950um^2
[12/28 21:50:27    308s]   cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[12/28 21:50:27    308s]   sink capacitance : count=210, total=0.709pF, avg=0.003pF, sd=0.018pF, min=0.001pF, max=0.151pF
[12/28 21:50:27    308s]   wire capacitance : top=0.000pF, trunk=0.114pF, leaf=0.373pF, total=0.487pF
[12/28 21:50:27    308s]   wire lengths     : top=0.000um, trunk=800.750um, leaf=2272.810um, total=3073.560um
[12/28 21:50:27    308s]   hp wire lengths  : top=0.000um, trunk=364.320um, leaf=898.340um, total=1262.660um
[12/28 21:50:27    308s] Clock DAG net violations after update timingGraph: none
[12/28 21:50:27    308s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/28 21:50:27    308s]   Trunk : target=0.234ns count=2 avg=0.045ns sd=0.050ns min=0.009ns max=0.081ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/28 21:50:27    308s]   Leaf  : target=0.234ns count=3 avg=0.218ns sd=0.013ns min=0.209ns max=0.232ns {0 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[12/28 21:50:27    308s] Clock DAG library cell distribution after update timingGraph {count}:
[12/28 21:50:27    308s]    Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 1 
[12/28 21:50:27    308s] Primary reporting skew groups after update timingGraph:
[12/28 21:50:27    308s]   skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:27    308s]       min path sink: m_reg_b_reg_0__7_/CK
[12/28 21:50:27    308s]       max path sink: m_reg_r_reg_0__1_/CK
[12/28 21:50:27    308s] Skew group summary after update timingGraph:
[12/28 21:50:27    308s]   skew_group i_clk/func_mode: insertion delay [min=0.300, max=0.332, avg=0.321, sd=0.011], skew [0.032 vs 0.143], 100% {0.300, 0.332} (wid=0.035 ws=0.024) (gid=0.317 gs=0.029)
[12/28 21:50:27    308s] Logging CTS constraint violations...
[12/28 21:50:27    308s]   No violations found.
[12/28 21:50:27    308s] Logging CTS constraint violations done.
[12/28 21:50:27    308s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/28 21:50:27    308s] Runtime done. (took cpu=0:00:13.1 real=0:00:13.1)
[12/28 21:50:27    308s] Runtime Report Coverage % = 99.9
[12/28 21:50:27    308s] Runtime Summary
[12/28 21:50:27    308s] ===============
[12/28 21:50:27    308s] Clock Runtime:  (33%) Core CTS           4.37 (Init 1.78, Construction 1.29, Implementation 0.83, eGRPC 0.27, PostConditioning 0.11, Other 0.08)
[12/28 21:50:27    308s] Clock Runtime:  (60%) CTS services       7.97 (RefinePlace 0.24, EarlyGlobalClock 0.41, NanoRoute 7.20, ExtractRC 0.12, TimingAnalysis 0.00)
[12/28 21:50:27    308s] Clock Runtime:   (5%) Other CTS          0.74 (Init 0.17, CongRepair/EGR-DP 0.28, TimingUpdate 0.29, Other 0.00)
[12/28 21:50:27    308s] Clock Runtime: (100%) Total             13.08
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] Runtime Summary:
[12/28 21:50:27    308s] ================
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] --------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:27    308s] wall   % time  children  called  name
[12/28 21:50:27    308s] --------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:27    308s] 13.09  100.00   13.09      0       
[12/28 21:50:27    308s] 13.09  100.00   13.08      1     Runtime
[12/28 21:50:27    308s]  0.04    0.30    0.04      1     CCOpt::Phase::Initialization
[12/28 21:50:27    308s]  0.04    0.30    0.04      1       Check Prerequisites
[12/28 21:50:27    308s]  0.04    0.30    0.00      1         Leaving CCOpt scope - CheckPlace
[12/28 21:50:27    308s]  1.86   14.21    1.78      1     CCOpt::Phase::PreparingToBalance
[12/28 21:50:27    308s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/28 21:50:27    308s]  0.13    1.01    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/28 21:50:27    308s]  0.05    0.36    0.00      1       Legalization setup
[12/28 21:50:27    308s]  1.60   12.23    0.00      1       Validating CTS configuration
[12/28 21:50:27    308s]  0.00    0.00    0.00      1         Checking module port directions
[12/28 21:50:27    308s]  0.05    0.42    0.00      1     Preparing To Balance
[12/28 21:50:27    308s]  1.87   14.26    1.87      1     CCOpt::Phase::Construction
[12/28 21:50:27    308s]  0.90    6.84    0.89      1       Stage::Clustering
[12/28 21:50:27    308s]  0.43    3.25    0.41      1         Clustering
[12/28 21:50:27    308s]  0.00    0.01    0.00      1           Initialize for clustering
[12/28 21:50:27    308s]  0.22    1.69    0.01      1           Bottom-up phase
[12/28 21:50:27    308s]  0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.19    1.42    0.14      1           Legalizing clock trees
[12/28 21:50:27    308s]  0.13    1.00    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/28 21:50:27    308s]  0.01    0.08    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.47    3.58    0.45      1         CongRepair After Initial Clustering
[12/28 21:50:27    308s]  0.40    3.07    0.35      1           Leaving CCOpt scope - Early Global Route
[12/28 21:50:27    308s]  0.21    1.59    0.00      1             Early Global Route - eGR only step
[12/28 21:50:27    308s]  0.14    1.05    0.00      1             Congestion Repair
[12/28 21:50:27    308s]  0.04    0.31    0.00      1           Leaving CCOpt scope - extractRC
[12/28 21:50:27    308s]  0.01    0.08    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.01    0.11    0.01      1       Stage::DRV Fixing
[12/28 21:50:27    308s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[12/28 21:50:27    308s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/28 21:50:27    308s]  0.96    7.30    0.95      1       Stage::Insertion Delay Reduction
[12/28 21:50:27    308s]  0.21    1.64    0.00      1         Removing unnecessary root buffering
[12/28 21:50:27    308s]  0.00    0.03    0.00      1         Removing unconstrained drivers
[12/28 21:50:27    308s]  0.04    0.29    0.00      1         Reducing insertion delay 1
[12/28 21:50:27    308s]  0.18    1.38    0.00      1         Removing longest path buffering
[12/28 21:50:27    308s]  0.52    3.95    0.00      1         Reducing insertion delay 2
[12/28 21:50:27    308s]  0.87    6.63    0.87      1     CCOpt::Phase::Implementation
[12/28 21:50:27    308s]  0.12    0.89    0.12      1       Stage::Reducing Power
[12/28 21:50:27    308s]  0.02    0.17    0.00      1         Improving clock tree routing
[12/28 21:50:27    308s]  0.09    0.66    0.00      1         Reducing clock tree power 1
[12/28 21:50:27    308s]  0.00    0.01    0.00      2           Legalizing clock trees
[12/28 21:50:27    308s]  0.01    0.06    0.00      1         Reducing clock tree power 2
[12/28 21:50:27    308s]  0.13    0.99    0.12      1       Stage::Balancing
[12/28 21:50:27    308s]  0.07    0.57    0.07      1         Approximately balancing fragments step
[12/28 21:50:27    308s]  0.02    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[12/28 21:50:27    308s]  0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/28 21:50:27    308s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[12/28 21:50:27    308s]  0.03    0.24    0.00      1           Approximately balancing fragments bottom up
[12/28 21:50:27    308s]  0.01    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[12/28 21:50:27    308s]  0.01    0.06    0.00      1         Improving fragments clock skew
[12/28 21:50:27    308s]  0.03    0.20    0.02      1         Approximately balancing step
[12/28 21:50:27    308s]  0.01    0.09    0.00      1           Resolve constraints - Approximately balancing
[12/28 21:50:27    308s]  0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[12/28 21:50:27    308s]  0.01    0.05    0.00      1         Fixing clock tree overload
[12/28 21:50:27    308s]  0.01    0.06    0.00      1         Approximately balancing paths
[12/28 21:50:27    308s]  0.57    4.37    0.57      1       Stage::Polishing
[12/28 21:50:27    308s]  0.02    0.12    0.01      1         Merging balancing drivers for power
[12/28 21:50:27    308s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.01    0.06    0.00      1         Improving clock skew
[12/28 21:50:27    308s]  0.37    2.79    0.35      1         Moving gates to reduce wire capacitance
[12/28 21:50:27    308s]  0.01    0.04    0.00      2           Artificially removing short and long paths
[12/28 21:50:27    308s]  0.05    0.35    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/28 21:50:27    308s]  0.15    1.11    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/28 21:50:27    308s]  0.02    0.18    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/28 21:50:27    308s]  0.13    1.03    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/28 21:50:27    308s]  0.05    0.39    0.00      1         Reducing clock tree power 3
[12/28 21:50:27    308s]  0.00    0.02    0.00      1           Artificially removing short and long paths
[12/28 21:50:27    308s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/28 21:50:27    308s]  0.01    0.07    0.00      1         Improving insertion delay
[12/28 21:50:27    308s]  0.12    0.93    0.10      1         Wire Opt OverFix
[12/28 21:50:27    308s]  0.09    0.70    0.08      1           Wire Reduction extra effort
[12/28 21:50:27    308s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[12/28 21:50:27    308s]  0.00    0.02    0.00      1             Global shorten wires A0
[12/28 21:50:27    308s]  0.04    0.33    0.00      2             Move For Wirelength - core
[12/28 21:50:27    308s]  0.00    0.01    0.00      1             Global shorten wires A1
[12/28 21:50:27    308s]  0.02    0.18    0.00      1             Global shorten wires B
[12/28 21:50:27    308s]  0.01    0.07    0.00      1             Move For Wirelength - branch
[12/28 21:50:27    308s]  0.01    0.08    0.01      1           Optimizing orientation
[12/28 21:50:27    308s]  0.01    0.08    0.00      1             FlipOpt
[12/28 21:50:27    308s]  0.05    0.39    0.04      1       Stage::Updating netlist
[12/28 21:50:27    308s]  0.04    0.29    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/28 21:50:27    308s]  0.39    2.98    0.33      1     CCOpt::Phase::eGRPC
[12/28 21:50:27    308s]  0.15    1.14    0.14      1       Leaving CCOpt scope - Routing Tools
[12/28 21:50:27    308s]  0.14    1.07    0.00      1         Early Global Route - eGR only step
[12/28 21:50:27    308s]  0.04    0.31    0.00      1       Leaving CCOpt scope - extractRC
[12/28 21:50:27    308s]  0.01    0.07    0.01      1       Reset bufferability constraints
[12/28 21:50:27    308s]  0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.01    0.08    0.00      1       eGRPC Moving buffers
[12/28 21:50:27    308s]  0.00    0.01    0.00      1         Violation analysis
[12/28 21:50:27    308s]  0.03    0.24    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/28 21:50:27    308s]  0.00    0.01    0.00      1         Artificially removing long paths
[12/28 21:50:27    308s]  0.01    0.08    0.00      1       eGRPC Fixing DRVs
[12/28 21:50:27    308s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[12/28 21:50:27    308s]  0.00    0.02    0.00      1       Violation analysis
[12/28 21:50:27    308s]  0.07    0.57    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/28 21:50:27    308s]  7.58   57.88    7.57      1     CCOpt::Phase::Routing
[12/28 21:50:27    308s]  7.51   57.38    7.48      1       Leaving CCOpt scope - Routing Tools
[12/28 21:50:27    308s]  0.14    1.09    0.00      1         Early Global Route - eGR->NR step
[12/28 21:50:27    308s]  7.20   54.95    0.00      1         NanoRoute
[12/28 21:50:27    308s]  0.14    1.09    0.00      1         Route Remaining Unrouted Nets
[12/28 21:50:27    308s]  0.04    0.32    0.00      1       Leaving CCOpt scope - extractRC
[12/28 21:50:27    308s]  0.01    0.09    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.11    0.82    0.06      1     CCOpt::Phase::PostConditioning
[12/28 21:50:27    308s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/28 21:50:27    308s]  0.01    0.08    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/28 21:50:27    308s]  0.01    0.09    0.00      1       Recomputing CTS skew targets
[12/28 21:50:27    308s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[12/28 21:50:27    308s]  0.01    0.06    0.00      1       Buffering to fix DRVs
[12/28 21:50:27    308s]  0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/28 21:50:27    308s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[12/28 21:50:27    308s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/28 21:50:27    308s]  0.01    0.08    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:both.late
[12/28 21:50:27    308s]  0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[12/28 21:50:27    308s]  0.30    2.30    0.29      1     Tidy Up And Update Timing
[12/28 21:50:27    308s]  0.29    2.22    0.00      1       External - Set all clocks to propagated mode
[12/28 21:50:27    308s] --------------------------------------------------------------------------------------------------------------------------
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 21:50:27    308s] Synthesizing clock trees with CCOpt done.
[12/28 21:50:27    308s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/28 21:50:27    308s] Type 'man IMPSP-9025' for more detail.
[12/28 21:50:27    308s] Set place::cacheFPlanSiteMark to 0
[12/28 21:50:27    308s] All LLGs are deleted
[12/28 21:50:27    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.5M
[12/28 21:50:27    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1635.5M
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] *** Summary of all messages that are not suppressed in this session:
[12/28 21:50:27    308s] Severity  ID               Count  Summary                                  
[12/28 21:50:27    308s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/28 21:50:27    308s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[12/28 21:50:27    308s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/28 21:50:27    308s] *** Message Summary: 5 warning(s), 0 error(s)
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] =============================================================================================
[12/28 21:50:27    308s]  Final TAT Report for ccopt_design
[12/28 21:50:27    308s] =============================================================================================
[12/28 21:50:27    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 21:50:27    308s] ---------------------------------------------------------------------------------------------
[12/28 21:50:27    308s] [ IncrReplace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 21:50:27    308s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 21:50:27    308s] [ GlobalRoute            ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/28 21:50:27    308s] [ DetailRoute            ]      1   0:00:02.7  (  20.7 % )     0:00:02.7 /  0:00:02.7    1.0
[12/28 21:50:27    308s] [ MISC                   ]          0:00:10.0  (  76.1 % )     0:00:10.0 /  0:00:10.0    1.0
[12/28 21:50:27    308s] ---------------------------------------------------------------------------------------------
[12/28 21:50:27    308s]  ccopt_design TOTAL                 0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:13.2    1.0
[12/28 21:50:27    308s] ---------------------------------------------------------------------------------------------
[12/28 21:50:27    308s] 
[12/28 21:50:27    308s] #% End ccopt_design (date=12/28 21:50:27, total cpu=0:00:13.2, real=0:00:13.0, peak res=1124.7M, current mem=1124.7M)
[12/28 21:51:06    311s] <CMD> saveDesign ipdc/cts
[12/28 21:51:06    311s] #% Begin save design ... (date=12/28 21:51:06, mem=1124.0M)
[12/28 21:51:06    311s] % Begin Save ccopt configuration ... (date=12/28 21:51:06, mem=1124.0M)
[12/28 21:51:06    311s] % End Save ccopt configuration ... (date=12/28 21:51:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.7M, current mem=1124.7M)
[12/28 21:51:06    311s] % Begin Save netlist data ... (date=12/28 21:51:06, mem=1124.7M)
[12/28 21:51:06    311s] Writing Binary DB to ipdc/cts.dat/ipdc.v.bin in single-threaded mode...
[12/28 21:51:06    312s] % End Save netlist data ... (date=12/28 21:51:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.7M, current mem=1124.7M)
[12/28 21:51:06    312s] Saving symbol-table file ...
[12/28 21:51:07    312s] Saving congestion map file ipdc/cts.dat/ipdc.route.congmap.gz ...
[12/28 21:51:07    312s] % Begin Save AAE data ... (date=12/28 21:51:07, mem=1124.9M)
[12/28 21:51:07    312s] Saving AAE Data ...
[12/28 21:51:07    312s] % End Save AAE data ... (date=12/28 21:51:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.9M, current mem=1124.9M)
[12/28 21:51:09    313s] Saving preference file ipdc/cts.dat/gui.pref.tcl ...
[12/28 21:51:09    313s] Saving mode setting ...
[12/28 21:51:09    313s] Saving global file ...
[12/28 21:51:09    314s] % Begin Save floorplan data ... (date=12/28 21:51:09, mem=1125.4M)
[12/28 21:51:09    314s] Saving floorplan file ...
[12/28 21:51:09    314s] % End Save floorplan data ... (date=12/28 21:51:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.4M, current mem=1125.4M)
[12/28 21:51:09    314s] Saving PG file ipdc/cts.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:51:09 2021)
[12/28 21:51:10    314s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1554.7M) ***
[12/28 21:51:10    314s] Saving Drc markers ...
[12/28 21:51:10    314s] ... No Drc file written since there is no markers found.
[12/28 21:51:10    314s] % Begin Save placement data ... (date=12/28 21:51:10, mem=1125.4M)
[12/28 21:51:10    314s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:51:10    314s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:51:10    314s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1557.7M) ***
[12/28 21:51:10    314s] % End Save placement data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.4M, current mem=1125.4M)
[12/28 21:51:10    314s] % Begin Save routing data ... (date=12/28 21:51:10, mem=1125.4M)
[12/28 21:51:10    314s] Saving route file ...
[12/28 21:51:10    314s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1554.7M) ***
[12/28 21:51:10    314s] % End Save routing data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
[12/28 21:51:10    314s] Saving property file ipdc/cts.dat/ipdc.prop
[12/28 21:51:10    314s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1557.7M) ***
[12/28 21:51:10    314s] #Saving pin access data to file ipdc/cts.dat/ipdc.apa ...
[12/28 21:51:10    314s] #
[12/28 21:51:10    314s] % Begin Save power constraints data ... (date=12/28 21:51:10, mem=1125.5M)
[12/28 21:51:10    314s] % End Save power constraints data ... (date=12/28 21:51:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.5M, current mem=1125.5M)
[12/28 21:51:15    318s] Generated self-contained design cts.dat
[12/28 21:51:15    318s] #% End save design ... (date=12/28 21:51:15, total cpu=0:00:06.5, real=0:00:09.0, peak res=1150.2M, current mem=1124.3M)
[12/28 21:51:15    318s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:51:15    318s] 
[12/28 21:51:24    320s] <CMD> ctd_win -side none -id ctd_window
[12/28 21:51:24    320s] Deleting Cell Server ...
[12/28 21:51:24    320s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:51:24    320s] Summary for sequential cells identification: 
[12/28 21:51:24    320s]   Identified SBFF number: 112
[12/28 21:51:24    320s]   Identified MBFF number: 0
[12/28 21:51:24    320s]   Identified SB Latch number: 0
[12/28 21:51:24    320s]   Identified MB Latch number: 0
[12/28 21:51:24    320s]   Not identified SBFF number: 8
[12/28 21:51:24    320s]   Not identified MBFF number: 0
[12/28 21:51:24    320s]   Not identified SB Latch number: 0
[12/28 21:51:24    320s]   Not identified MB Latch number: 0
[12/28 21:51:24    320s]   Number of sequential cells which are not FFs: 34
[12/28 21:51:24    320s]  Visiting view : av_func_mode_max
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:51:24    320s]  Visiting view : av_func_mode_max
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:51:24    320s]  Setting StdDelay to 35.20
[12/28 21:51:24    320s] Creating Cell Server, finished. 
[12/28 21:51:24    320s] 
[12/28 21:51:24    320s] Deleting Cell Server ...
[12/28 21:51:24    320s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 21:51:24    320s] Summary for sequential cells identification: 
[12/28 21:51:24    320s]   Identified SBFF number: 112
[12/28 21:51:24    320s]   Identified MBFF number: 0
[12/28 21:51:24    320s]   Identified SB Latch number: 0
[12/28 21:51:24    320s]   Identified MB Latch number: 0
[12/28 21:51:24    320s]   Not identified SBFF number: 8
[12/28 21:51:24    320s]   Not identified MBFF number: 0
[12/28 21:51:24    320s]   Not identified SB Latch number: 0
[12/28 21:51:24    320s]   Not identified MB Latch number: 0
[12/28 21:51:24    320s]   Number of sequential cells which are not FFs: 34
[12/28 21:51:24    320s]  Visiting view : av_func_mode_max
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:51:24    320s]  Visiting view : av_func_mode_max
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 21:51:24    320s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 21:51:24    320s]  Setting StdDelay to 35.20
[12/28 21:51:24    320s] Creating Cell Server, finished. 
[12/28 21:51:24    320s] 
[12/28 21:51:24    320s] Deleting Cell Server ...
[12/28 21:51:24    320s] Clock tree timing engine global stage delay update for Delay_Corner_max:both.late...
[12/28 21:51:24    320s] End AAE Lib Interpolated Model. (MEM=1560.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 21:51:24    320s] Clock tree timing engine global stage delay update for Delay_Corner_max:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/28 22:27:02    495s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/28 22:27:02    495s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_postCTS -outDir timingReports
[12/28 22:27:02    495s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:27:02    495s] All LLGs are deleted
[12/28 22:27:02    495s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1551.7M
[12/28 22:27:02    495s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1551.7M
[12/28 22:27:02    495s] Start to check current routing status for nets...
[12/28 22:27:02    495s] All nets are already routed correctly.
[12/28 22:27:02    495s] End to check current routing status for nets (mem=1551.7M)
[12/28 22:27:02    495s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1552.7M
[12/28 22:27:02    495s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1552.7M
[12/28 22:27:02    495s] Fast DP-INIT is on for default
[12/28 22:27:02    495s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1584.7M
[12/28 22:27:02    495s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.025, MEM:1584.7M
[12/28 22:27:02    495s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1584.7M
[12/28 22:27:02    495s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1584.7M
[12/28 22:27:02    495s] Starting delay calculation for Setup views
[12/28 22:27:02    495s] #################################################################################
[12/28 22:27:02    495s] # Design Stage: PreRoute
[12/28 22:27:02    495s] # Design Name: ipdc
[12/28 22:27:02    495s] # Design Mode: 130nm
[12/28 22:27:02    495s] # Analysis Mode: MMMC Non-OCV 
[12/28 22:27:02    495s] # Parasitics Mode: No SPEF/RCDB
[12/28 22:27:02    495s] # Signoff Settings: SI Off 
[12/28 22:27:02    495s] #################################################################################
[12/28 22:27:02    495s] Calculate delays in Single mode...
[12/28 22:27:02    495s] Topological Sorting (REAL = 0:00:00.0, MEM = 1582.7M, InitMEM = 1582.7M)
[12/28 22:27:02    495s] Start delay calculation (fullDC) (1 T). (MEM=1582.71)
[12/28 22:27:02    495s] End AAE Lib Interpolated Model. (MEM=1598.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:27:02    495s] Total number of fetched objects 1872
[12/28 22:27:02    495s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:27:02    495s] End delay calculation. (MEM=1614.6 CPU=0:00:00.3 REAL=0:00:00.0)
[12/28 22:27:02    495s] End delay calculation (fullDC). (MEM=1614.6 CPU=0:00:00.4 REAL=0:00:00.0)
[12/28 22:27:02    495s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1614.6M) ***
[12/28 22:27:02    495s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:08:16 mem=1614.6M)
[12/28 22:27:05    497s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.528  |  0.528  |  1.766  |  0.655  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.649%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/28 22:27:05    497s] Total CPU time: 2.24 sec
[12/28 22:27:05    497s] Total Real time: 3.0 sec
[12/28 22:27:05    497s] Total Memory Usage: 1585.863281 Mbytes
[12/28 22:27:05    497s] 
[12/28 22:27:05    497s] =============================================================================================
[12/28 22:27:05    497s]  Final TAT Report for timeDesign
[12/28 22:27:05    497s] =============================================================================================
[12/28 22:27:05    497s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 22:27:05    497s] ---------------------------------------------------------------------------------------------
[12/28 22:27:05    497s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:27:05    497s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/28 22:27:05    497s] [ FullDelayCalc          ]      1   0:00:00.5  (  14.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/28 22:27:05    497s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:03.5 /  0:00:02.2    0.6
[12/28 22:27:05    497s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/28 22:27:05    497s] [ DrvReport              ]      1   0:00:01.3  (  36.9 % )     0:00:01.4 /  0:00:00.1    0.0
[12/28 22:27:05    497s] [ GenerateReports        ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    0.8
[12/28 22:27:05    497s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 22:27:05    497s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/28 22:27:05    497s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[12/28 22:27:05    497s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:27:05    497s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 22:27:05    497s] [ ReportAnalysisSummary  ]      2   0:00:01.4  (  37.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/28 22:27:05    497s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.4
[12/28 22:27:05    497s] ---------------------------------------------------------------------------------------------
[12/28 22:27:05    497s]  timeDesign TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:02.2    0.6
[12/28 22:27:05    497s] ---------------------------------------------------------------------------------------------
[12/28 22:27:05    497s] 
[12/28 22:28:41    505s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/28 22:28:41    505s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ipdc_postCTS -outDir timingReports
[12/28 22:28:41    506s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:28:41    506s] All LLGs are deleted
[12/28 22:28:41    506s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1564.4M
[12/28 22:28:41    506s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1564.4M
[12/28 22:28:41    506s] Start to check current routing status for nets...
[12/28 22:28:41    506s] All nets are already routed correctly.
[12/28 22:28:41    506s] End to check current routing status for nets (mem=1564.4M)
[12/28 22:28:41    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1565.4M
[12/28 22:28:41    506s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1565.4M
[12/28 22:28:41    506s] Fast DP-INIT is on for default
[12/28 22:28:41    506s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1582.1M
[12/28 22:28:41    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1582.1M
[12/28 22:28:41    506s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1582.1M
[12/28 22:28:41    506s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1582.1M
[12/28 22:28:41    506s] Starting delay calculation for Hold views
[12/28 22:28:41    506s] #################################################################################
[12/28 22:28:41    506s] # Design Stage: PreRoute
[12/28 22:28:41    506s] # Design Name: ipdc
[12/28 22:28:41    506s] # Design Mode: 130nm
[12/28 22:28:41    506s] # Analysis Mode: MMMC Non-OCV 
[12/28 22:28:41    506s] # Parasitics Mode: No SPEF/RCDB
[12/28 22:28:41    506s] # Signoff Settings: SI Off 
[12/28 22:28:41    506s] #################################################################################
[12/28 22:28:41    506s] Calculate delays in Single mode...
[12/28 22:28:41    506s] Topological Sorting (REAL = 0:00:00.0, MEM = 1584.1M, InitMEM = 1584.1M)
[12/28 22:28:41    506s] Start delay calculation (fullDC) (1 T). (MEM=1584.14)
[12/28 22:28:41    506s] End AAE Lib Interpolated Model. (MEM=1600.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:28:42    506s] Total number of fetched objects 1872
[12/28 22:28:42    506s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:28:42    506s] End delay calculation. (MEM=1616.03 CPU=0:00:00.3 REAL=0:00:01.0)
[12/28 22:28:42    506s] End delay calculation (fullDC). (MEM=1616.03 CPU=0:00:00.4 REAL=0:00:01.0)
[12/28 22:28:42    506s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1616.0M) ***
[12/28 22:28:42    506s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:08:27 mem=1616.0M)
[12/28 22:28:42    506s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.504  |  0.504  |  3.398  |  4.265  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 14.649%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/28 22:28:42    506s] Total CPU time: 0.8 sec
[12/28 22:28:42    506s] Total Real time: 1.0 sec
[12/28 22:28:42    506s] Total Memory Usage: 1550.828125 Mbytes
[12/28 22:28:42    506s] 
[12/28 22:28:42    506s] =============================================================================================
[12/28 22:28:42    506s]  Final TAT Report for timeDesign
[12/28 22:28:42    506s] =============================================================================================
[12/28 22:28:42    506s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 22:28:42    506s] ---------------------------------------------------------------------------------------------
[12/28 22:28:42    506s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:28:42    506s] [ TimingUpdate           ]      1   0:00:00.0  (   6.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/28 22:28:42    506s] [ FullDelayCalc          ]      1   0:00:00.5  (  59.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/28 22:28:42    506s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[12/28 22:28:42    506s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/28 22:28:42    506s] [ GenerateReports        ]      1   0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/28 22:28:42    506s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/28 22:28:42    506s] [ MISC                   ]          0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/28 22:28:42    506s] ---------------------------------------------------------------------------------------------
[12/28 22:28:42    506s]  timeDesign TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/28 22:28:42    506s] ---------------------------------------------------------------------------------------------
[12/28 22:28:42    506s] 
[12/28 22:32:30    525s] <CMD> saveDesign ipdc/cts
[12/28 22:32:30    525s] #% Begin save design ... (date=12/28 22:32:30, mem=1116.3M)
[12/28 22:32:30    525s] % Begin Save ccopt configuration ... (date=12/28 22:32:30, mem=1116.3M)
[12/28 22:32:30    525s] % End Save ccopt configuration ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
[12/28 22:32:30    525s] % Begin Save netlist data ... (date=12/28 22:32:30, mem=1116.6M)
[12/28 22:32:30    525s] Writing Binary DB to ipdc/cts.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 22:32:30    525s] % End Save netlist data ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
[12/28 22:32:30    525s] Saving symbol-table file ...
[12/28 22:32:30    525s] Saving congestion map file ipdc/cts.dat.tmp/ipdc.route.congmap.gz ...
[12/28 22:32:30    525s] % Begin Save AAE data ... (date=12/28 22:32:30, mem=1116.8M)
[12/28 22:32:30    525s] Saving AAE Data ...
[12/28 22:32:30    525s] % End Save AAE data ... (date=12/28 22:32:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.8M, current mem=1116.8M)
[12/28 22:32:30    525s] Saving preference file ipdc/cts.dat.tmp/gui.pref.tcl ...
[12/28 22:32:30    525s] Saving mode setting ...
[12/28 22:32:30    525s] Saving global file ...
[12/28 22:32:31    525s] % Begin Save floorplan data ... (date=12/28 22:32:31, mem=1117.2M)
[12/28 22:32:31    525s] Saving floorplan file ...
[12/28 22:32:31    525s] % End Save floorplan data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.2M, current mem=1117.2M)
[12/28 22:32:31    525s] Saving PG file ipdc/cts.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:32:31 2021)
[12/28 22:32:31    525s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1553.1M) ***
[12/28 22:32:31    525s] Saving Drc markers ...
[12/28 22:32:31    525s] ... No Drc file written since there is no markers found.
[12/28 22:32:31    525s] % Begin Save placement data ... (date=12/28 22:32:31, mem=1117.3M)
[12/28 22:32:31    525s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 22:32:31    525s] Save Adaptive View Pruning View Names to Binary file
[12/28 22:32:31    525s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1556.1M) ***
[12/28 22:32:31    525s] % End Save placement data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.3M, current mem=1117.3M)
[12/28 22:32:31    525s] % Begin Save routing data ... (date=12/28 22:32:31, mem=1117.3M)
[12/28 22:32:31    525s] Saving route file ...
[12/28 22:32:31    525s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1553.1M) ***
[12/28 22:32:31    525s] % End Save routing data ... (date=12/28 22:32:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
[12/28 22:32:31    525s] Saving property file ipdc/cts.dat.tmp/ipdc.prop
[12/28 22:32:31    525s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1556.1M) ***
[12/28 22:32:31    525s] #Saving pin access data to file ipdc/cts.dat.tmp/ipdc.apa ...
[12/28 22:32:32    525s] #
[12/28 22:32:32    525s] % Begin Save power constraints data ... (date=12/28 22:32:32, mem=1117.4M)
[12/28 22:32:32    525s] % End Save power constraints data ... (date=12/28 22:32:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
[12/28 22:32:36    529s] Generated self-contained design cts.dat.tmp
[12/28 22:32:36    529s] #% End save design ... (date=12/28 22:32:36, total cpu=0:00:04.6, real=0:00:06.0, peak res=1118.6M, current mem=1118.6M)
[12/28 22:32:36    529s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 22:32:36    529s] 
[12/28 22:33:18    532s] <CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
[12/28 22:33:18    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:1571.9M
[12/28 22:33:18    532s] #spOpts: N=130 mergeVia=F 
[12/28 22:33:18    532s] All LLGs are deleted
[12/28 22:33:18    532s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1571.9M
[12/28 22:33:18    532s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1571.9M
[12/28 22:33:18    532s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1571.9M
[12/28 22:33:18    532s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1571.9M
[12/28 22:33:18    532s] Core basic site is TSM13SITE
[12/28 22:33:18    532s] Fast DP-INIT is on for default
[12/28 22:33:18    532s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 22:33:18    532s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1603.9M
[12/28 22:33:18    532s] OPERPROF:     Starting CMU at level 3, MEM:1603.9M
[12/28 22:33:18    532s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1603.9M
[12/28 22:33:18    532s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1603.9M
[12/28 22:33:18    532s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1603.9MB).
[12/28 22:33:18    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.040, MEM:1603.9M
[12/28 22:33:18    532s] Options: No distance constraint, No Fan-out constraint.
[12/28 22:33:18    532s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1603.9M
[12/28 22:33:18    532s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1603.9M
[12/28 22:33:18    532s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:18    532s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:18    532s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] Re-routed 2 nets
[12/28 22:33:19    533s] INFO: Total Number of Tie Cells (TIEHI) placed: 2  
[12/28 22:33:19    533s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1735.1M
[12/28 22:33:19    533s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1735.1M
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 22:33:19    533s] Re-routed 1 nets
[12/28 22:33:19    533s] INFO: Total Number of Tie Cells (TIELO) placed: 1  
[12/28 22:33:19    533s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1735.1M
[12/28 22:33:19    533s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1735.1M
[12/28 22:33:19    533s] All LLGs are deleted
[12/28 22:33:19    533s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1735.1M
[12/28 22:33:19    533s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1735.1M
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/28 22:34:39    539s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/28 22:34:39    539s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/28 22:34:39    539s] Running Native NanoRoute ...
[12/28 22:34:39    539s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/28 22:34:39    539s] ### Time Record (routeDesign) is installed.
[12/28 22:34:39    539s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.79 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/28 22:34:39    539s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/28 22:34:39    539s] **INFO: User settings:
[12/28 22:34:39    539s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/28 22:34:39    539s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/28 22:34:39    539s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/28 22:34:39    539s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/28 22:34:39    539s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/28 22:34:39    539s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/28 22:34:39    539s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/28 22:34:39    539s] setNanoRouteMode -routeTdrEffort                                10
[12/28 22:34:39    539s] setNanoRouteMode -routeWithSiDriven                             true
[12/28 22:34:39    539s] setNanoRouteMode -routeWithTimingDriven                         true
[12/28 22:34:39    539s] setNanoRouteMode -timingEngine                                  {}
[12/28 22:34:39    539s] setDesignMode -process                                          130
[12/28 22:34:39    539s] setExtractRCMode -coupling_c_th                                 0.4
[12/28 22:34:39    539s] setExtractRCMode -engine                                        preRoute
[12/28 22:34:39    539s] setExtractRCMode -relative_c_th                                 1
[12/28 22:34:39    539s] setExtractRCMode -total_c_th                                    0
[12/28 22:34:39    539s] setDelayCalMode -enable_high_fanout                             true
[12/28 22:34:39    539s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/28 22:34:39    539s] setDelayCalMode -engine                                         aae
[12/28 22:34:39    539s] setDelayCalMode -ignoreNetLoad                                  false
[12/28 22:34:39    539s] setSIMode -separate_delta_delay_on_data                         true
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] #**INFO: setDesignMode -flowEffort standard
[12/28 22:34:39    539s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/28 22:34:39    539s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/28 22:34:39    539s] OPERPROF: Starting checkPlace at level 1, MEM:1667.1M
[12/28 22:34:39    539s] #spOpts: N=130 
[12/28 22:34:39    539s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.1M
[12/28 22:34:39    539s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1667.1M
[12/28 22:34:39    539s] Core basic site is TSM13SITE
[12/28 22:34:39    539s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 22:34:39    539s] SiteArray: use 675,840 bytes
[12/28 22:34:39    539s] SiteArray: current memory after site array memory allocation 1667.1M
[12/28 22:34:39    539s] SiteArray: FP blocked sites are writable
[12/28 22:34:39    539s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1667.1M
[12/28 22:34:39    539s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1667.1M
[12/28 22:34:39    539s] Begin checking placement ... (start mem=1667.1M, init mem=1667.1M)
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] Running CheckPlace using 1 thread in normal mode...
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] ...checkPlace normal is done!
[12/28 22:34:39    539s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1667.1M
[12/28 22:34:39    539s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1667.1M
[12/28 22:34:39    539s] *info: Placed = 1550           (Fixed = 7)
[12/28 22:34:39    539s] *info: Unplaced = 0           
[12/28 22:34:39    539s] Placement Density:14.66%(18393/125485)
[12/28 22:34:39    539s] Placement Density (including fixed std cells):14.66%(18393/125485)
[12/28 22:34:39    539s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1667.1M
[12/28 22:34:39    539s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1667.1M
[12/28 22:34:39    539s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1667.1M)
[12/28 22:34:39    539s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.031, MEM:1667.1M
[12/28 22:34:39    539s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/28 22:34:39    539s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/28 22:34:39    539s] *** Changed status on (5) nets in Clock.
[12/28 22:34:39    539s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1667.1M) ***
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] globalDetailRoute
[12/28 22:34:39    539s] 
[12/28 22:34:39    539s] ### Time Record (globalDetailRoute) is installed.
[12/28 22:34:39    539s] #Start globalDetailRoute on Tue Dec 28 22:34:39 2021
[12/28 22:34:39    539s] #
[12/28 22:34:39    539s] ### Time Record (Pre Callback) is installed.
[12/28 22:34:39    539s] RC Grid backup saved.
[12/28 22:34:39    539s] ### Time Record (Pre Callback) is uninstalled.
[12/28 22:34:39    539s] ### Time Record (DB Import) is installed.
[12/28 22:34:39    539s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:34:39    539s] #Generating timing data, please wait...
[12/28 22:34:39    539s] #1812 total nets, 1812 already routed, 1812 will ignore in trialRoute
[12/28 22:34:39    539s] ### run_trial_route starts on Tue Dec 28 22:34:39 2021 with memory = 1193.55 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/28 22:34:39    539s] ### dump_timing_file starts on Tue Dec 28 22:34:39 2021 with memory = 1195.59 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] ### extractRC starts on Tue Dec 28 22:34:39 2021 with memory = 1190.14 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 22:34:39    539s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/28 22:34:39    539s] ### view av_func_mode_max is currectly active
[12/28 22:34:39    539s] 0 out of 1 active views are pruned
[12/28 22:34:39    539s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.59 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] ### generate_timing_data starts on Tue Dec 28 22:34:39 2021 with memory = 1187.59 (MB), peak = 1207.36 (MB)
[12/28 22:34:39    539s] #Reporting timing...
[12/28 22:34:39    539s] ### report_timing starts on Tue Dec 28 22:34:39 2021 with memory = 1187.59 (MB), peak = 1207.36 (MB)
[12/28 22:34:40    540s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[12/28 22:34:40    540s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 6.80
[12/28 22:34:40    540s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1247.99 (MB), peak = 1291.00 (MB)
[12/28 22:34:40    540s] #Library Standard Delay: 35.20ps
[12/28 22:34:40    540s] #Slack threshold: 70.40ps
[12/28 22:34:40    540s] ### generate_cdm_net_timing starts on Tue Dec 28 22:34:40 2021 with memory = 1247.99 (MB), peak = 1291.00 (MB)
[12/28 22:34:40    540s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:40    540s] #*** Analyzed 0 timing critical paths
[12/28 22:34:40    540s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.02 (MB), peak = 1291.00 (MB)
[12/28 22:34:40    540s] ### Use bna from skp: 0
[12/28 22:34:40    540s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 22:34:42    542s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.39 (MB), peak = 1291.00 (MB)
[12/28 22:34:42    542s] #Default setup view is reset to av_func_mode_max.
[12/28 22:34:42    542s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.41 (MB), peak = 1291.00 (MB)
[12/28 22:34:42    542s] ### generate_timing_data cpu:00:00:02, real:00:00:03, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #Current view: av_func_mode_max 
[12/28 22:34:42    542s] #Current enabled view: av_func_mode_max 
[12/28 22:34:42    542s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1254.41 (MB), peak = 1291.00 (MB)
[12/28 22:34:42    542s] ### dump_timing_file cpu:00:00:02, real:00:00:03, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #Done generating timing data.
[12/28 22:34:42    542s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:34:42    542s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/28 22:34:42    542s] ### Net info: total nets: 1831
[12/28 22:34:42    542s] ### Net info: dirty nets: 3
[12/28 22:34:42    542s] ### Net info: marked as disconnected nets: 0
[12/28 22:34:42    542s] #num needed restored net=0
[12/28 22:34:42    542s] #need_extraction net=0 (total=1831)
[12/28 22:34:42    542s] ### Net info: fully routed nets: 5
[12/28 22:34:42    542s] ### Net info: trivial (< 2 pins) nets: 19
[12/28 22:34:42    542s] ### Net info: unrouted nets: 1807
[12/28 22:34:42    542s] ### Net info: re-extraction nets: 0
[12/28 22:34:42    542s] ### Net info: ignored nets: 0
[12/28 22:34:42    542s] ### Net info: skip routing nets: 0
[12/28 22:34:42    542s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/28 22:34:42    542s] ### import design signature (23): route=13328494 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1923569130 dirty_area=1436547091, del_dirty_area=0 cell=332768373 placement=642218687 pin_access=2084382673
[12/28 22:34:42    542s] ### Time Record (DB Import) is uninstalled.
[12/28 22:34:42    542s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/28 22:34:42    542s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/28 22:34:42    542s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/28 22:34:42    542s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/28 22:34:42    542s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/28 22:34:42    542s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/28 22:34:42    542s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/28 22:34:42    542s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/28 22:34:42    542s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/28 22:34:42    542s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is installed.
[12/28 22:34:42    542s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/28 22:34:42    542s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/28 22:34:42    542s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/28 22:34:42    542s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/28 22:34:42    542s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/28 22:34:42    542s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/28 22:34:42    542s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/28 22:34:42    542s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/28 22:34:42    542s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is installed.
[12/28 22:34:42    542s] #Start routing data preparation on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Minimum voltage of a net in the design = 0.000.
[12/28 22:34:42    542s] #Maximum voltage of a net in the design = 1.080.
[12/28 22:34:42    542s] #Voltage range [0.000 - 1.080] has 1829 nets.
[12/28 22:34:42    542s] #Voltage range [1.080 - 1.080] has 1 net.
[12/28 22:34:42    542s] #Voltage range [0.000 - 0.000] has 1 net.
[12/28 22:34:42    542s] ### Time Record (Cell Pin Access) is installed.
[12/28 22:34:42    542s] ### Time Record (Cell Pin Access) is uninstalled.
[12/28 22:34:42    542s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/28 22:34:42    542s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:34:42    542s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/28 22:34:42    542s] #Monitoring time of adding inner blkg by smac
[12/28 22:34:42    542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.80 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] #Regenerating Ggrids automatically.
[12/28 22:34:42    542s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/28 22:34:42    542s] #Using automatically generated G-grids.
[12/28 22:34:42    542s] #Done routing data preparation.
[12/28 22:34:42    542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.51 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Summary of active signal nets routing constraints set by OPT:
[12/28 22:34:42    542s] #	preferred routing layers      : 0
[12/28 22:34:42    542s] #	preferred routing layer effort: 0
[12/28 22:34:42    542s] #	preferred extra space         : 0
[12/28 22:34:42    542s] #	preferred multi-cut via       : 0
[12/28 22:34:42    542s] #	avoid detour                  : 0
[12/28 22:34:42    542s] #	expansion ratio               : 0
[12/28 22:34:42    542s] #	net priority                  : 0
[12/28 22:34:42    542s] #	s2s control                   : 0
[12/28 22:34:42    542s] #	avoid chaining                : 0
[12/28 22:34:42    542s] #	inst-based stacking via       : 0
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Summary of active signal nets routing constraints set by USER:
[12/28 22:34:42    542s] #	preferred routing layers      : 0
[12/28 22:34:42    542s] #	preferred routing layer effort     : 0
[12/28 22:34:42    542s] #	preferred extra space              : 0
[12/28 22:34:42    542s] #	preferred multi-cut via            : 0
[12/28 22:34:42    542s] #	avoid detour                       : 0
[12/28 22:34:42    542s] #	net weight                         : 0
[12/28 22:34:42    542s] #	avoid chaining                     : 0
[12/28 22:34:42    542s] #	cell-based stacking via (required) : 0
[12/28 22:34:42    542s] #	cell-based stacking via (optional) : 0
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Start timing driven prevention iteration
[12/28 22:34:42    542s] ### td_prevention_read_timing_data starts on Tue Dec 28 22:34:42 2021 with memory = 1264.52 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #----------------------------------------------------
[12/28 22:34:42    542s] # Summary of active signal nets routing constraints
[12/28 22:34:42    542s] #+--------------------------+-----------+
[12/28 22:34:42    542s] #+--------------------------+-----------+
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #----------------------------------------------------
[12/28 22:34:42    542s] #Done timing-driven prevention
[12/28 22:34:42    542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.96 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is installed.
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Finished routing data preparation on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Cpu time = 00:00:00
[12/28 22:34:42    542s] #Elapsed time = 00:00:00
[12/28 22:34:42    542s] #Increased memory = 0.05 (MB)
[12/28 22:34:42    542s] #Total memory = 1265.02 (MB)
[12/28 22:34:42    542s] #Peak memory = 1295.66 (MB)
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:34:42    542s] ### Time Record (Global Routing) is installed.
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Start global routing on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Start global routing initialization on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Number of eco nets is 0
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Start global routing data preparation on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 28 22:34:42 2021 with memory = 1265.23 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #Start routing resource analysis on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### init_is_bin_blocked starts on Tue Dec 28 22:34:42 2021 with memory = 1265.52 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 28 22:34:42 2021 with memory = 1267.16 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### adjust_flow_cap starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### adjust_partial_route_blockage starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### set_via_blocked starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### copy_flow starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #Routing resource analysis is done on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### report_flow_cap starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] #  Resource Analysis:
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/28 22:34:42    542s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/28 22:34:42    542s] #  --------------------------------------------------------------
[12/28 22:34:42    542s] #  METAL1         H        1369         211       11342    18.06%
[12/28 22:34:42    542s] #  METAL2         V         950         471       11342    30.22%
[12/28 22:34:42    542s] #  METAL3         H        1035         545       11342    31.57%
[12/28 22:34:42    542s] #  METAL4         V        1202         219       11342    14.64%
[12/28 22:34:42    542s] #  METAL5         H        1515          65       11342     0.93%
[12/28 22:34:42    542s] #  METAL6         V        1421           0       11342     0.00%
[12/28 22:34:42    542s] #  METAL7         H        1580           0       11342     0.00%
[12/28 22:34:42    542s] #  METAL8         V         568           0       11342     0.00%
[12/28 22:34:42    542s] #  --------------------------------------------------------------
[12/28 22:34:42    542s] #  Total                   9641      12.55%       90736    11.93%
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #  5 nets (0.27%) with 1 preferred extra spacing.
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### analyze_m2_tracks starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### report_initial_resource starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### mark_pg_pins_accessibility starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### set_net_region starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Global routing data preparation is done on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] ### prepare_level starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### init level 1 starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### Level 1 hgrid = 107 X 106
[12/28 22:34:42    542s] ### prepare_level_flow starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Global routing initialization is done on Tue Dec 28 22:34:42 2021
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] #
[12/28 22:34:42    542s] #Skip 1/3 round for no nets in the round...
[12/28 22:34:42    542s] #Skip 2/3 round for no nets in the round...
[12/28 22:34:42    542s] #Route nets in 3/3 round...
[12/28 22:34:42    542s] #start global routing iteration 1...
[12/28 22:34:42    542s] ### init_flow_edge starts on Tue Dec 28 22:34:42 2021 with memory = 1267.28 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### cal_flow starts on Tue Dec 28 22:34:42 2021 with memory = 1270.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:42    542s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:42    542s] ### routing at level 1 (topmost level) iter 0
[12/28 22:34:43    543s] ### measure_qor starts on Tue Dec 28 22:34:43 2021 with memory = 1274.50 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### measure_congestion starts on Tue Dec 28 22:34:43 2021 with memory = 1274.50 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1274.50 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #start global routing iteration 2...
[12/28 22:34:43    543s] ### routing at level 1 (topmost level) iter 1
[12/28 22:34:43    543s] ### measure_qor starts on Tue Dec 28 22:34:43 2021 with memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### measure_congestion starts on Tue Dec 28 22:34:43 2021 with memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### route_end starts on Tue Dec 28 22:34:43 2021 with memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
[12/28 22:34:43    543s] #Total number of routable nets = 1812.
[12/28 22:34:43    543s] #Total number of nets in the design = 1831.
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #1807 routable nets have only global wires.
[12/28 22:34:43    543s] #5 routable nets have only detail routed wires.
[12/28 22:34:43    543s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Routed nets constraints summary:
[12/28 22:34:43    543s] #-----------------------------
[12/28 22:34:43    543s] #        Rules   Unconstrained  
[12/28 22:34:43    543s] #-----------------------------
[12/28 22:34:43    543s] #      Default            1807  
[12/28 22:34:43    543s] #-----------------------------
[12/28 22:34:43    543s] #        Total            1807  
[12/28 22:34:43    543s] #-----------------------------
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Routing constraints summary of the whole design:
[12/28 22:34:43    543s] #------------------------------------------------
[12/28 22:34:43    543s] #        Rules   Pref Extra Space   Unconstrained  
[12/28 22:34:43    543s] #------------------------------------------------
[12/28 22:34:43    543s] #      Default                  5            1807  
[12/28 22:34:43    543s] #------------------------------------------------
[12/28 22:34:43    543s] #        Total                  5            1807  
[12/28 22:34:43    543s] #------------------------------------------------
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### cal_base_flow starts on Tue Dec 28 22:34:43 2021 with memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### init_flow_edge starts on Tue Dec 28 22:34:43 2021 with memory = 1275.70 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### cal_flow starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### report_overcon starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #                 OverCon       OverCon          
[12/28 22:34:43    543s] #                  #Gcell        #Gcell    %Gcell
[12/28 22:34:43    543s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[12/28 22:34:43    543s] #  ------------------------------------------------------------
[12/28 22:34:43    543s] #  METAL1        0(0.00%)      0(0.00%)   (0.00%)     0.17  
[12/28 22:34:43    543s] #  METAL2        4(0.05%)      5(0.06%)   (0.11%)     0.10  
[12/28 22:34:43    543s] #  METAL3        1(0.01%)      0(0.00%)   (0.01%)     0.08  
[12/28 22:34:43    543s] #  METAL4        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/28 22:34:43    543s] #  METAL5        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[12/28 22:34:43    543s] #  METAL6        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/28 22:34:43    543s] #  METAL7        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/28 22:34:43    543s] #  METAL8        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/28 22:34:43    543s] #  ------------------------------------------------------------
[12/28 22:34:43    543s] #     Total      5(0.01%)      5(0.01%)   (0.01%)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[12/28 22:34:43    543s] #  Overflow after GR: 0.00% H + 0.01% V
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### cal_base_flow starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### init_flow_edge starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### cal_flow starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### export_cong_map starts on Tue Dec 28 22:34:43 2021 with memory = 1275.73 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### PDZT_Export::export_cong_map starts on Tue Dec 28 22:34:43 2021 with memory = 1275.93 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### import_cong_map starts on Tue Dec 28 22:34:43 2021 with memory = 1275.93 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #Hotspot report including placement blocked areas
[12/28 22:34:43    543s] OPERPROF: Starting HotSpotCal at level 1, MEM:1729.3M
[12/28 22:34:43    543s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/28 22:34:43    543s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/28 22:34:43    543s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/28 22:34:43    543s] [hotspot] |   METAL1(H)    |             77.00 |             77.00 |   221.40   265.68   472.31   369.00 |
[12/28 22:34:43    543s] [hotspot] |   METAL2(V)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL3(H)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL7(H)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] |   METAL8(V)    |              0.00 |              0.00 |   (none)                            |
[12/28 22:34:43    543s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/28 22:34:43    543s] [hotspot] |      worst     | (METAL1)    77.00 | (METAL1)    77.00 |                                     |
[12/28 22:34:43    543s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/28 22:34:43    543s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/28 22:34:43    543s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/28 22:34:43    543s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/28 22:34:43    543s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/28 22:34:43    543s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/28 22:34:43    543s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:1729.3M
[12/28 22:34:43    543s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### update starts on Tue Dec 28 22:34:43 2021 with memory = 1275.94 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #Complete Global Routing.
[12/28 22:34:43    543s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:34:43    543s] #Total wire length = 71505 um.
[12/28 22:34:43    543s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL1 = 3205 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL2 = 22312 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL3 = 25348 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL4 = 14182 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL5 = 5346 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL6 = 1113 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:34:43    543s] #Total number of vias = 10323
[12/28 22:34:43    543s] #Up-Via Summary (total 10323):
[12/28 22:34:43    543s] #           
[12/28 22:34:43    543s] #-----------------------
[12/28 22:34:43    543s] # METAL1           5909
[12/28 22:34:43    543s] # METAL2           3417
[12/28 22:34:43    543s] # METAL3            843
[12/28 22:34:43    543s] # METAL4            136
[12/28 22:34:43    543s] # METAL5             18
[12/28 22:34:43    543s] #-----------------------
[12/28 22:34:43    543s] #                 10323 
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Total number of involved regular nets 266
[12/28 22:34:43    543s] #Maximum src to sink distance  690.3
[12/28 22:34:43    543s] #Average of max src_to_sink distance  88.2
[12/28 22:34:43    543s] #Average of ave src_to_sink distance  65.7
[12/28 22:34:43    543s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### report_overcon starts on Tue Dec 28 22:34:43 2021 with memory = 1276.36 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### report_overcon starts on Tue Dec 28 22:34:43 2021 with memory = 1276.36 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #Max overcon = 2 tracks.
[12/28 22:34:43    543s] #Total overcon = 0.01%.
[12/28 22:34:43    543s] #Worst layer Gcell overcon rate = 0.01%.
[12/28 22:34:43    543s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### global_route design signature (26): route=1134088068 net_attr=560405969
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Global routing statistics:
[12/28 22:34:43    543s] #Cpu time = 00:00:01
[12/28 22:34:43    543s] #Elapsed time = 00:00:01
[12/28 22:34:43    543s] #Increased memory = 10.86 (MB)
[12/28 22:34:43    543s] #Total memory = 1275.88 (MB)
[12/28 22:34:43    543s] #Peak memory = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Finished global routing on Tue Dec 28 22:34:43 2021
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### Time Record (Global Routing) is uninstalled.
[12/28 22:34:43    543s] ### Time Record (Data Preparation) is installed.
[12/28 22:34:43    543s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:34:43    543s] ### track-assign external-init starts on Tue Dec 28 22:34:43 2021 with memory = 1271.23 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### Time Record (Track Assignment) is installed.
[12/28 22:34:43    543s] ### Time Record (Track Assignment) is uninstalled.
[12/28 22:34:43    543s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.23 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### track-assign engine-init starts on Tue Dec 28 22:34:43 2021 with memory = 1271.23 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### Time Record (Track Assignment) is installed.
[12/28 22:34:43    543s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### track-assign core-engine starts on Tue Dec 28 22:34:43 2021 with memory = 1271.23 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #Start Track Assignment.
[12/28 22:34:43    543s] #Done with 2208 horizontal wires in 4 hboxes and 2409 vertical wires in 4 hboxes.
[12/28 22:34:43    543s] #Done with 461 horizontal wires in 4 hboxes and 620 vertical wires in 4 hboxes.
[12/28 22:34:43    543s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Track assignment summary:
[12/28 22:34:43    543s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/28 22:34:43    543s] #------------------------------------------------------------------------
[12/28 22:34:43    543s] # METAL1      3203.42 	  0.00%  	  0.00% 	  0.00%
[12/28 22:34:43    543s] # METAL2     22119.45 	  0.41%  	  0.00% 	  0.35%
[12/28 22:34:43    543s] # METAL3     23224.51 	  0.06%  	  0.00% 	  0.01%
[12/28 22:34:43    543s] # METAL4     12959.38 	  0.53%  	  0.00% 	  0.52%
[12/28 22:34:43    543s] # METAL5      5270.36 	 23.35%  	 23.16% 	 23.35%
[12/28 22:34:43    543s] # METAL6       881.68 	  0.00%  	  0.00% 	  0.00%
[12/28 22:34:43    543s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/28 22:34:43    543s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/28 22:34:43    543s] #------------------------------------------------------------------------
[12/28 22:34:43    543s] # All       67658.78  	  2.08% 	  1.80% 	  0.00%
[12/28 22:34:43    543s] #Complete Track Assignment.
[12/28 22:34:43    543s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:34:43    543s] #Total wire length = 73970 um.
[12/28 22:34:43    543s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL1 = 5211 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL2 = 22113 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL3 = 25955 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL4 = 14197 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL5 = 5383 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL6 = 1113 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:34:43    543s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:34:43    543s] #Total number of vias = 10323
[12/28 22:34:43    543s] #Up-Via Summary (total 10323):
[12/28 22:34:43    543s] #           
[12/28 22:34:43    543s] #-----------------------
[12/28 22:34:43    543s] # METAL1           5909
[12/28 22:34:43    543s] # METAL2           3417
[12/28 22:34:43    543s] # METAL3            843
[12/28 22:34:43    543s] # METAL4            136
[12/28 22:34:43    543s] # METAL5             18
[12/28 22:34:43    543s] #-----------------------
[12/28 22:34:43    543s] #                 10323 
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### track_assign design signature (29): route=778039134
[12/28 22:34:43    543s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:43    543s] ### Time Record (Track Assignment) is uninstalled.
[12/28 22:34:43    543s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.25 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #number of short segments in preferred routing layers
[12/28 22:34:43    543s] #	
[12/28 22:34:43    543s] #	
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Start post global route fixing for timing critical nets ...
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] ### update_timing_after_routing starts on Tue Dec 28 22:34:43 2021 with memory = 1271.26 (MB), peak = 1295.66 (MB)
[12/28 22:34:43    543s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:34:43    543s] #* Updating design timing data...
[12/28 22:34:43    543s] #Extracting RC...
[12/28 22:34:43    543s] Un-suppress "**WARN ..." messages.
[12/28 22:34:43    543s] #
[12/28 22:34:43    543s] #Start tQuantus RC extraction...
[12/28 22:34:43    543s] #Extract in track assign mode
[12/28 22:34:43    543s] #Start building rc corner(s)...
[12/28 22:34:43    543s] #Number of RC Corner = 1
[12/28 22:34:43    543s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/28 22:34:43    543s] #METAL_1 -> METAL1 (1)
[12/28 22:34:43    543s] #METAL_2 -> METAL2 (2)
[12/28 22:34:43    543s] #METAL_3 -> METAL3 (3)
[12/28 22:34:43    543s] #METAL_4 -> METAL4 (4)
[12/28 22:34:43    543s] #METAL_5 -> METAL5 (5)
[12/28 22:34:43    543s] #METAL_6 -> METAL6 (6)
[12/28 22:34:43    543s] #METAL_7 -> METAL7 (7)
[12/28 22:34:43    543s] #METAL_8 -> METAL8 (8)
[12/28 22:34:44    544s] #SADV_On
[12/28 22:34:44    544s] # Corner(s) : 
[12/28 22:34:44    544s] #RC_corner [25.00]
[12/28 22:34:44    544s] #ERROR (NREX-87) Failed to read tech file .
[12/28 22:34:44    544s] Un-suppress "**WARN ..." messages.
[12/28 22:34:44    544s] #RC Extraction Completed...
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:34:44    544s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:44    544s] ### run_free_timing_graph starts on Tue Dec 28 22:34:44 2021 with memory = 1274.82 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:34:44    544s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:44    544s] ### run_build_timing_graph starts on Tue Dec 28 22:34:44 2021 with memory = 1250.72 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:34:44    544s] Current (total cpu=0:09:04, real=1:13:08, peak res=1295.7M, current mem=1251.3M)
[12/28 22:34:44    544s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.0M, current mem=1262.0M)
[12/28 22:34:44    544s] Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1262.0M)
[12/28 22:34:44    544s] Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1262.1M)
[12/28 22:34:44    544s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1266.3M, current mem=1266.3M)
[12/28 22:34:44    544s] Current (total cpu=0:09:05, real=1:13:08, peak res=1295.7M, current mem=1266.3M)
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:34:44    544s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:44    544s] ### track-assign external-init starts on Tue Dec 28 22:34:44 2021 with memory = 1266.29 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] ### Time Record (Track Assignment) is installed.
[12/28 22:34:44    544s] ### Time Record (Track Assignment) is uninstalled.
[12/28 22:34:44    544s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:44    544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.29 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] ### update_timing_after_routing starts on Tue Dec 28 22:34:44 2021 with memory = 1266.29 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:34:44    544s] #* Updating design timing data...
[12/28 22:34:44    544s] #Extracting RC...
[12/28 22:34:44    544s] Un-suppress "**WARN ..." messages.
[12/28 22:34:44    544s] #
[12/28 22:34:44    544s] #Start tQuantus RC extraction...
[12/28 22:34:44    544s] #Extract in track assign mode
[12/28 22:34:44    544s] #Start building rc corner(s)...
[12/28 22:34:44    544s] #Number of RC Corner = 1
[12/28 22:34:44    544s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/28 22:34:44    544s] #METAL_1 -> METAL1 (1)
[12/28 22:34:44    544s] #METAL_2 -> METAL2 (2)
[12/28 22:34:44    544s] #METAL_3 -> METAL3 (3)
[12/28 22:34:44    544s] #METAL_4 -> METAL4 (4)
[12/28 22:34:44    544s] #METAL_5 -> METAL5 (5)
[12/28 22:34:44    544s] #METAL_6 -> METAL6 (6)
[12/28 22:34:44    544s] #METAL_7 -> METAL7 (7)
[12/28 22:34:44    544s] #METAL_8 -> METAL8 (8)
[12/28 22:34:44    544s] #SADV_On
[12/28 22:34:44    544s] # Corner(s) : 
[12/28 22:34:44    544s] #RC_corner [25.00]
[12/28 22:34:44    544s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/28 22:34:44    544s] #ERROR (NREX-87) Failed to read tech file .
[12/28 22:34:44    544s] Un-suppress "**WARN ..." messages.
[12/28 22:34:44    544s] #RC Extraction Completed...
[12/28 22:34:44    544s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:34:44    544s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:34:44    544s] #Skip timing driven track assignment.
[12/28 22:34:44    544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.34 (MB), peak = 1295.66 (MB)
[12/28 22:34:44    544s] #
[12/28 22:34:44    544s] ### Time Record (Post Callback) is installed.
[12/28 22:34:44    544s] ### Time Record (Post Callback) is uninstalled.
[12/28 22:34:44    544s] #Cpu time = 00:00:05
[12/28 22:34:44    544s] #Elapsed time = 00:00:06
[12/28 22:34:44    544s] #Increased memory = 72.23 (MB)
[12/28 22:34:44    544s] #Total memory = 1265.86 (MB)
[12/28 22:34:44    544s] #Peak memory = 1295.66 (MB)
[12/28 22:34:44    544s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 28 22:34:44 2021
[12/28 22:34:44    544s] #
[12/28 22:34:44    544s] ### import design signature (33): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=732240946
[12/28 22:34:44    544s] ### Time Record (globalDetailRoute) is uninstalled.
[12/28 22:34:44    544s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/28 22:34:44    544s] #Default setup view is reset to av_func_mode_max.
[12/28 22:34:44    544s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1258.52 (MB), peak = 1295.66 (MB)
[12/28 22:34:45    544s] 
[12/28 22:34:45    544s] *** Summary of all messages that are not suppressed in this session:
[12/28 22:34:45    544s] Severity  ID               Count  Summary                                  
[12/28 22:34:45    544s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/28 22:34:45    544s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/28 22:34:45    544s] WARNING   IMPESI-3086          1  The cell '%s' does not have characterize...
[12/28 22:34:45    544s] *** Message Summary: 3 warning(s), 0 error(s)
[12/28 22:34:45    544s] 
[12/28 22:34:45    544s] ### Time Record (routeDesign) is uninstalled.
[12/28 22:34:45    544s] ### 
[12/28 22:34:45    544s] ###   Scalability Statistics
[12/28 22:34:45    544s] ### 
[12/28 22:34:45    544s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:34:45    544s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/28 22:34:45    544s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:34:45    544s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Timing Data Generation        |        00:00:03|        00:00:04|             0.9|
[12/28 22:34:45    544s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/28 22:34:45    544s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/28 22:34:45    544s] ###   Entire Command                |        00:00:05|        00:00:06|             0.9|
[12/28 22:34:45    544s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:34:45    544s] ### 
[12/28 22:34:45    544s] 1
[12/28 22:35:14    547s] <CMD> saveDesign ipdc/route
[12/28 22:35:14    547s] #% Begin save design ... (date=12/28 22:35:14, mem=1258.5M)
[12/28 22:35:14    547s] % Begin Save ccopt configuration ... (date=12/28 22:35:14, mem=1258.5M)
[12/28 22:35:14    547s] % End Save ccopt configuration ... (date=12/28 22:35:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.9M, current mem=1258.9M)
[12/28 22:35:14    547s] % Begin Save netlist data ... (date=12/28 22:35:14, mem=1258.9M)
[12/28 22:35:14    547s] Writing Binary DB to ipdc/route.dat/ipdc.v.bin in single-threaded mode...
[12/28 22:35:14    547s] % End Save netlist data ... (date=12/28 22:35:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.9M, current mem=1258.9M)
[12/28 22:35:14    547s] Saving symbol-table file ...
[12/28 22:35:14    547s] Saving congestion map file ipdc/route.dat/ipdc.route.congmap.gz ...
[12/28 22:35:15    547s] % Begin Save AAE data ... (date=12/28 22:35:14, mem=1258.9M)
[12/28 22:35:15    547s] Saving AAE Data ...
[12/28 22:35:15    547s] AAE DB initialization (MEM=1726.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/28 22:35:15    547s] % End Save AAE data ... (date=12/28 22:35:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1259.4M, current mem=1259.4M)
[12/28 22:35:15    547s] Saving preference file ipdc/route.dat/gui.pref.tcl ...
[12/28 22:35:15    547s] Saving mode setting ...
[12/28 22:35:15    547s] Saving global file ...
[12/28 22:35:15    547s] % Begin Save floorplan data ... (date=12/28 22:35:15, mem=1261.5M)
[12/28 22:35:15    547s] Saving floorplan file ...
[12/28 22:35:15    547s] % End Save floorplan data ... (date=12/28 22:35:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.5M, current mem=1261.5M)
[12/28 22:35:15    547s] Saving PG file ipdc/route.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:35:15 2021)
[12/28 22:35:15    547s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1729.2M) ***
[12/28 22:35:15    547s] Saving Drc markers ...
[12/28 22:35:15    547s] ... No Drc file written since there is no markers found.
[12/28 22:35:15    547s] % Begin Save placement data ... (date=12/28 22:35:15, mem=1261.5M)
[12/28 22:35:15    547s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 22:35:15    547s] Save Adaptive View Pruning View Names to Binary file
[12/28 22:35:15    547s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1732.2M) ***
[12/28 22:35:15    547s] % End Save placement data ... (date=12/28 22:35:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.5M, current mem=1261.5M)
[12/28 22:35:15    547s] % Begin Save routing data ... (date=12/28 22:35:15, mem=1261.5M)
[12/28 22:35:15    547s] Saving route file ...
[12/28 22:35:16    547s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1729.2M) ***
[12/28 22:35:16    547s] % End Save routing data ... (date=12/28 22:35:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=1261.6M, current mem=1261.6M)
[12/28 22:35:16    547s] Saving property file ipdc/route.dat/ipdc.prop
[12/28 22:35:16    547s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1732.2M) ***
[12/28 22:35:16    547s] #Saving pin access data to file ipdc/route.dat/ipdc.apa ...
[12/28 22:35:16    547s] #
[12/28 22:35:16    548s] % Begin Save power constraints data ... (date=12/28 22:35:16, mem=1261.7M)
[12/28 22:35:16    548s] % End Save power constraints data ... (date=12/28 22:35:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1261.7M, current mem=1261.7M)
[12/28 22:35:20    551s] Generated self-contained design route.dat
[12/28 22:35:20    552s] #% End save design ... (date=12/28 22:35:20, total cpu=0:00:04.8, real=0:00:06.0, peak res=1261.8M, current mem=1261.8M)
[12/28 22:35:20    552s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 22:35:20    552s] 
[12/28 22:37:02    560s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[12/28 22:37:22    561s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/28 22:37:22    561s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ipdc_postRoute -outDir timingReports
[12/28 22:37:22    561s] Switching SI Aware to true by default in postroute mode   
[12/28 22:37:22    561s]  Reset EOS DB
[12/28 22:37:22    561s] Ignoring AAE DB Resetting ...
[12/28 22:37:22    561s] Extraction called for design 'ipdc' of instances=1550 and nets=1831 using extraction engine 'postRoute' at effort level 'low' .
[12/28 22:37:22    561s] PostRoute (effortLevel low) RC Extraction called for design ipdc.
[12/28 22:37:22    561s] RC Extraction called in multi-corner(1) mode.
[12/28 22:37:22    561s] Process corner(s) are loaded.
[12/28 22:37:22    561s]  Corner: RC_corner
[12/28 22:37:22    561s] extractDetailRC Option : -outfile /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d  -extended
[12/28 22:37:22    561s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/28 22:37:22    561s]       RC Corner Indexes            0   
[12/28 22:37:22    561s] Capacitance Scaling Factor   : 1.00000 
[12/28 22:37:22    561s] Coupling Cap. Scaling Factor : 1.00000 
[12/28 22:37:22    561s] Resistance Scaling Factor    : 1.00000 
[12/28 22:37:22    561s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 22:37:22    561s] Clock Res. Scaling Factor    : 1.00000 
[12/28 22:37:22    561s] Shrink Factor                : 1.00000
[12/28 22:37:22    561s] LayerId::1 widthSet size::4
[12/28 22:37:22    561s] LayerId::2 widthSet size::4
[12/28 22:37:22    561s] LayerId::3 widthSet size::4
[12/28 22:37:22    561s] LayerId::4 widthSet size::4
[12/28 22:37:22    561s] LayerId::5 widthSet size::4
[12/28 22:37:22    561s] LayerId::6 widthSet size::4
[12/28 22:37:22    561s] LayerId::7 widthSet size::5
[12/28 22:37:22    561s] LayerId::8 widthSet size::3
[12/28 22:37:22    561s] Initializing multi-corner capacitance tables ... 
[12/28 22:37:22    561s] Initializing multi-corner resistance tables ...
[12/28 22:37:22    561s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258731 ; uaWl: 1.000000 ; uaWlH: 0.229163 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:37:22    561s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1701.9M)
[12/28 22:37:22    561s] Creating parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for storing RC.
[12/28 22:37:22    561s] Extracted 10.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 20.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 30.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 40.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 50.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 60.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 70.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 80.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 90.0295% (CPU Time= 0:00:00.1  MEM= 1770.9M)
[12/28 22:37:22    561s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1770.9M)
[12/28 22:37:23    561s] Number of Extracted Resistors     : 20141
[12/28 22:37:23    561s] Number of Extracted Ground Cap.   : 9422
[12/28 22:37:23    561s] Number of Extracted Coupling Cap. : 21588
[12/28 22:37:23    561s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1732.887M)
[12/28 22:37:23    561s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/28 22:37:23    561s]  Corner: RC_corner
[12/28 22:37:23    561s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1732.9M)
[12/28 22:37:23    561s] Creating parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb_Filter.rcdb.d' for storing RC.
[12/28 22:37:23    561s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 1812 access done (mem: 1736.887M)
[12/28 22:37:23    561s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1736.887M)
[12/28 22:37:23    561s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1736.887M)
[12/28 22:37:23    561s] processing rcdb (/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d) for hinst (top) of cell (ipdc);
[12/28 22:37:23    562s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 0 access done (mem: 1736.887M)
[12/28 22:37:23    562s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1736.887M)
[12/28 22:37:23    562s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1736.887M)
[12/28 22:37:23    562s] Starting delay calculation for Setup views
[12/28 22:37:23    562s] AAE DB initialization (MEM=1755.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/28 22:37:23    562s] Starting SI iteration 1 using Infinite Timing Windows
[12/28 22:37:23    562s] #################################################################################
[12/28 22:37:23    562s] # Design Stage: PostRoute
[12/28 22:37:23    562s] # Design Name: ipdc
[12/28 22:37:23    562s] # Design Mode: 130nm
[12/28 22:37:23    562s] # Analysis Mode: MMMC OCV 
[12/28 22:37:23    562s] # Parasitics Mode: SPEF/RCDB
[12/28 22:37:23    562s] # Signoff Settings: SI On 
[12/28 22:37:23    562s] #################################################################################
[12/28 22:37:24    562s] AAE_INFO: 1 threads acquired from CTE.
[12/28 22:37:24    562s] Setting infinite Tws ...
[12/28 22:37:24    562s] First Iteration Infinite Tw... 
[12/28 22:37:24    562s] Calculate early delays in OCV mode...
[12/28 22:37:24    562s] Calculate late delays in OCV mode...
[12/28 22:37:24    562s] Topological Sorting (REAL = 0:00:00.0, MEM = 1756.0M, InitMEM = 1756.0M)
[12/28 22:37:24    562s] Start delay calculation (fullDC) (1 T). (MEM=1755.96)
[12/28 22:37:24    562s] LayerId::1 widthSet size::4
[12/28 22:37:24    562s] LayerId::2 widthSet size::4
[12/28 22:37:24    562s] LayerId::3 widthSet size::4
[12/28 22:37:24    562s] LayerId::4 widthSet size::4
[12/28 22:37:24    562s] LayerId::5 widthSet size::4
[12/28 22:37:24    562s] LayerId::6 widthSet size::4
[12/28 22:37:24    562s] LayerId::7 widthSet size::5
[12/28 22:37:24    562s] LayerId::8 widthSet size::3
[12/28 22:37:24    562s] Initializing multi-corner capacitance tables ... 
[12/28 22:37:24    562s] Initializing multi-corner resistance tables ...
[12/28 22:37:24    562s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258731 ; uaWl: 1.000000 ; uaWlH: 0.229163 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:37:24    562s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
[12/28 22:37:24    562s] AAE_INFO: Cdb files are: 
[12/28 22:37:24    562s]  	/home/raid7_1/userd/d10013/CVSD/hw5/APR/ipdc/powerring.dat/libs/mmmc/slow.cdB
[12/28 22:37:24    562s]  
[12/28 22:37:24    562s] Start AAE Lib Loading. (MEM=1772.26)
[12/28 22:37:24    562s] End AAE Lib Loading. (MEM=1823.35 CPU=0:00:00.3 Real=0:00:00.0)
[12/28 22:37:24    562s] End AAE Lib Interpolated Model. (MEM=1823.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:24    562s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1823.348M)
[12/28 22:37:24    562s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1823.3M)
[12/28 22:37:25    563s] **WARN: (IMPESI-3086):	The cell 'sram_256x8' does not have characterized noise model(s) for 'sram_256x8' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/28 22:37:25    563s] Type 'man IMPESI-3086' for more detail.
[12/28 22:37:25    563s] Total number of fetched objects 1875
[12/28 22:37:25    563s] AAE_INFO-618: Total number of nets in the design is 1831,  100.0 percent of the nets selected for SI analysis
[12/28 22:37:25    563s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:25    563s] End delay calculation. (MEM=1829.95 CPU=0:00:01.0 REAL=0:00:01.0)
[12/28 22:37:26    565s] End delay calculation (fullDC). (MEM=1802.88 CPU=0:00:02.4 REAL=0:00:02.0)
[12/28 22:37:26    565s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1802.9M) ***
[12/28 22:37:26    565s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1802.9M)
[12/28 22:37:26    565s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/28 22:37:26    565s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1802.9M)
[12/28 22:37:26    565s] Starting SI iteration 2
[12/28 22:37:26    565s] Calculate early delays in OCV mode...
[12/28 22:37:26    565s] Calculate late delays in OCV mode...
[12/28 22:37:26    565s] Start delay calculation (fullDC) (1 T). (MEM=1710.99)
[12/28 22:37:26    565s] End AAE Lib Interpolated Model. (MEM=1710.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:26    565s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/28 22:37:26    565s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1875. 
[12/28 22:37:26    565s] Total number of fetched objects 1875
[12/28 22:37:26    565s] AAE_INFO-618: Total number of nets in the design is 1831,  0.4 percent of the nets selected for SI analysis
[12/28 22:37:26    565s] End delay calculation. (MEM=1753.67 CPU=0:00:00.0 REAL=0:00:00.0)
[12/28 22:37:26    565s] End delay calculation (fullDC). (MEM=1753.67 CPU=0:00:00.0 REAL=0:00:00.0)
[12/28 22:37:26    565s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1753.7M) ***
[12/28 22:37:27    565s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:04.0 totSessionCpu=0:09:25 mem=1753.7M)
[12/28 22:37:27    565s] All LLGs are deleted
[12/28 22:37:27    565s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1712.7M
[12/28 22:37:27    565s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1712.7M
[12/28 22:37:27    565s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1712.7M
[12/28 22:37:27    565s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1712.7M
[12/28 22:37:27    565s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1744.7M
[12/28 22:37:27    565s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1744.7M
[12/28 22:37:27    565s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1744.7M
[12/28 22:37:27    565s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.027, MEM:1744.7M
[12/28 22:37:27    565s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1744.7M
[12/28 22:37:27    565s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1744.7M
[12/28 22:37:28    565s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.758  |  1.016  |  2.093  |  0.758  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.658%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[12/28 22:37:28    565s] Total CPU time: 3.91 sec
[12/28 22:37:28    565s] Total Real time: 6.0 sec
[12/28 22:37:28    565s] Total Memory Usage: 1743.6875 Mbytes
[12/28 22:37:28    565s] Info: pop threads available for lower-level modules during optimization.
[12/28 22:37:28    565s] Reset AAE Options
[12/28 22:37:28    565s] 
[12/28 22:37:28    565s] =============================================================================================
[12/28 22:37:28    565s]  Final TAT Report for timeDesign
[12/28 22:37:28    565s] =============================================================================================
[12/28 22:37:28    565s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 22:37:28    565s] ---------------------------------------------------------------------------------------------
[12/28 22:37:28    565s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:37:28    565s] [ ExtractRC              ]      1   0:00:01.3  (  21.0 % )     0:00:01.3 /  0:00:00.7    0.5
[12/28 22:37:28    565s] [ TimingUpdate           ]      2   0:00:00.1  (   1.2 % )     0:00:03.2 /  0:00:02.9    0.9
[12/28 22:37:28    565s] [ FullDelayCalc          ]      1   0:00:03.1  (  49.5 % )     0:00:03.1 /  0:00:02.8    0.9
[12/28 22:37:28    565s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:01.8 /  0:00:00.3    0.2
[12/28 22:37:28    565s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 22:37:28    565s] [ DrvReport              ]      1   0:00:01.3  (  20.3 % )     0:00:01.5 /  0:00:00.1    0.0
[12/28 22:37:28    565s] [ GenerateReports        ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    0.9
[12/28 22:37:28    565s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 22:37:28    565s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 22:37:28    565s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 22:37:28    565s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:37:28    565s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.0    0.0
[12/28 22:37:28    565s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/28 22:37:28    565s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/28 22:37:28    565s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/28 22:37:28    565s] ---------------------------------------------------------------------------------------------
[12/28 22:37:28    565s]  timeDesign TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:03.9    0.6
[12/28 22:37:28    565s] ---------------------------------------------------------------------------------------------
[12/28 22:37:28    565s] 
[12/28 22:37:53    567s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/28 22:37:53    567s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ipdc_postRoute -outDir timingReports
[12/28 22:37:53    567s]  Reset EOS DB
[12/28 22:37:53    567s] Ignoring AAE DB Resetting ...
[12/28 22:37:53    567s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 1812 access done (mem: 1743.688M)
[12/28 22:37:53    567s] Extraction called for design 'ipdc' of instances=1550 and nets=1831 using extraction engine 'postRoute' at effort level 'low' .
[12/28 22:37:53    567s] PostRoute (effortLevel low) RC Extraction called for design ipdc.
[12/28 22:37:53    567s] RC Extraction called in multi-corner(1) mode.
[12/28 22:37:53    567s] Process corner(s) are loaded.
[12/28 22:37:53    567s]  Corner: RC_corner
[12/28 22:37:53    567s] extractDetailRC Option : -outfile /tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d -maxResLength 200  -extended
[12/28 22:37:53    567s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/28 22:37:53    567s]       RC Corner Indexes            0   
[12/28 22:37:53    567s] Capacitance Scaling Factor   : 1.00000 
[12/28 22:37:53    567s] Coupling Cap. Scaling Factor : 1.00000 
[12/28 22:37:53    567s] Resistance Scaling Factor    : 1.00000 
[12/28 22:37:53    567s] Clock Cap. Scaling Factor    : 1.00000 
[12/28 22:37:53    567s] Clock Res. Scaling Factor    : 1.00000 
[12/28 22:37:53    567s] Shrink Factor                : 1.00000
[12/28 22:37:53    567s] LayerId::1 widthSet size::4
[12/28 22:37:53    567s] LayerId::2 widthSet size::4
[12/28 22:37:53    567s] LayerId::3 widthSet size::4
[12/28 22:37:53    567s] LayerId::4 widthSet size::4
[12/28 22:37:53    567s] LayerId::5 widthSet size::4
[12/28 22:37:53    567s] LayerId::6 widthSet size::4
[12/28 22:37:53    567s] LayerId::7 widthSet size::5
[12/28 22:37:53    567s] LayerId::8 widthSet size::3
[12/28 22:37:53    567s] Initializing multi-corner capacitance tables ... 
[12/28 22:37:53    567s] Initializing multi-corner resistance tables ...
[12/28 22:37:53    567s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258731 ; uaWl: 1.000000 ; uaWlH: 0.229163 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:37:53    567s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1741.7M)
[12/28 22:37:54    568s] Creating parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for storing RC.
[12/28 22:37:54    568s] Extracted 10.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 20.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 30.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 40.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 50.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 60.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 70.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 80.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 90.0295% (CPU Time= 0:00:00.5  MEM= 1812.2M)
[12/28 22:37:54    568s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1812.2M)
[12/28 22:37:54    568s] Number of Extracted Resistors     : 20141
[12/28 22:37:54    568s] Number of Extracted Ground Cap.   : 9422
[12/28 22:37:54    568s] Number of Extracted Coupling Cap. : 21588
[12/28 22:37:54    568s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1768.191M)
[12/28 22:37:54    568s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/28 22:37:54    568s]  Corner: RC_corner
[12/28 22:37:54    568s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1768.2M)
[12/28 22:37:54    568s] Creating parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb_Filter.rcdb.d' for storing RC.
[12/28 22:37:54    568s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 1812 access done (mem: 1768.191M)
[12/28 22:37:54    568s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1768.191M)
[12/28 22:37:54    568s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1768.191M)
[12/28 22:37:55    568s] processing rcdb (/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d) for hinst (top) of cell (ipdc);
[12/28 22:37:55    569s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 0 access done (mem: 1768.191M)
[12/28 22:37:55    569s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1768.191M)
[12/28 22:37:55    569s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1768.191M)
[12/28 22:37:55    569s] All LLGs are deleted
[12/28 22:37:55    569s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.8M
[12/28 22:37:55    569s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1703.8M
[12/28 22:37:55    569s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.8M
[12/28 22:37:55    569s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1703.8M
[12/28 22:37:55    569s] Fast DP-INIT is on for default
[12/28 22:37:55    569s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1705.8M
[12/28 22:37:55    569s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1705.8M
[12/28 22:37:55    569s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1705.8M
[12/28 22:37:55    569s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1705.8M
[12/28 22:37:55    569s] Starting delay calculation for Hold views
[12/28 22:37:55    569s] Starting SI iteration 1 using Infinite Timing Windows
[12/28 22:37:55    569s] #################################################################################
[12/28 22:37:55    569s] # Design Stage: PostRoute
[12/28 22:37:55    569s] # Design Name: ipdc
[12/28 22:37:55    569s] # Design Mode: 130nm
[12/28 22:37:55    569s] # Analysis Mode: MMMC OCV 
[12/28 22:37:55    569s] # Parasitics Mode: SPEF/RCDB
[12/28 22:37:55    569s] # Signoff Settings: SI On 
[12/28 22:37:55    569s] #################################################################################
[12/28 22:37:55    569s] AAE_INFO: 1 threads acquired from CTE.
[12/28 22:37:55    569s] Setting infinite Tws ...
[12/28 22:37:55    569s] First Iteration Infinite Tw... 
[12/28 22:37:55    569s] Calculate late delays in OCV mode...
[12/28 22:37:55    569s] Calculate early delays in OCV mode...
[12/28 22:37:55    569s] Topological Sorting (REAL = 0:00:00.0, MEM = 1713.3M, InitMEM = 1713.3M)
[12/28 22:37:55    569s] Start delay calculation (fullDC) (1 T). (MEM=1713.3)
[12/28 22:37:55    569s] LayerId::1 widthSet size::4
[12/28 22:37:55    569s] LayerId::2 widthSet size::4
[12/28 22:37:55    569s] LayerId::3 widthSet size::4
[12/28 22:37:55    569s] LayerId::4 widthSet size::4
[12/28 22:37:55    569s] LayerId::5 widthSet size::4
[12/28 22:37:55    569s] LayerId::6 widthSet size::4
[12/28 22:37:55    569s] LayerId::7 widthSet size::5
[12/28 22:37:55    569s] LayerId::8 widthSet size::3
[12/28 22:37:55    569s] Initializing multi-corner capacitance tables ... 
[12/28 22:37:55    569s] Initializing multi-corner resistance tables ...
[12/28 22:37:55    569s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258731 ; uaWl: 1.000000 ; uaWlH: 0.229163 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:37:55    569s] End AAE Lib Interpolated Model. (MEM=1729.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:55    569s] Opening parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d' for reading (mem: 1729.602M)
[12/28 22:37:56    570s] RC Database In Completed (CPU Time= 0:00:00.7  Real Time=0:00:01.0  MEM= 1729.6M)
[12/28 22:37:57    571s] Total number of fetched objects 1875
[12/28 22:37:57    571s] AAE_INFO-618: Total number of nets in the design is 1831,  100.0 percent of the nets selected for SI analysis
[12/28 22:37:57    571s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:57    571s] End delay calculation. (MEM=1752.82 CPU=0:00:00.6 REAL=0:00:00.0)
[12/28 22:37:57    571s] End delay calculation (fullDC). (MEM=1752.82 CPU=0:00:02.0 REAL=0:00:02.0)
[12/28 22:37:57    571s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1752.8M) ***
[12/28 22:37:57    571s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1752.8M)
[12/28 22:37:57    571s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/28 22:37:57    571s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1752.8M)
[12/28 22:37:57    571s] Starting SI iteration 2
[12/28 22:37:57    571s] Calculate late delays in OCV mode...
[12/28 22:37:57    571s] Calculate early delays in OCV mode...
[12/28 22:37:57    571s] Start delay calculation (fullDC) (1 T). (MEM=1718.94)
[12/28 22:37:57    571s] End AAE Lib Interpolated Model. (MEM=1718.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/28 22:37:58    571s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/28 22:37:58    571s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1875. 
[12/28 22:37:58    571s] Total number of fetched objects 1875
[12/28 22:37:58    571s] AAE_INFO-618: Total number of nets in the design is 1831,  0.4 percent of the nets selected for SI analysis
[12/28 22:37:58    571s] End delay calculation. (MEM=1761.62 CPU=0:00:00.0 REAL=0:00:01.0)
[12/28 22:37:58    571s] End delay calculation (fullDC). (MEM=1761.62 CPU=0:00:00.0 REAL=0:00:01.0)
[12/28 22:37:58    571s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 1761.6M) ***
[12/28 22:37:58    571s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:09:32 mem=1761.6M)
[12/28 22:37:58    571s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.818  |  0.818  |  3.399  |  4.568  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   481   |   231   |   247   |   26    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 14.658%
------------------------------------------------------------
Reported timing to dir timingReports
[12/28 22:37:58    571s] Total CPU time: 4.1 sec
[12/28 22:37:58    571s] Total Real time: 5.0 sec
[12/28 22:37:58    571s] Total Memory Usage: 1682.203125 Mbytes
[12/28 22:37:58    571s] Reset AAE Options
[12/28 22:37:58    571s] 
[12/28 22:37:58    571s] =============================================================================================
[12/28 22:37:58    571s]  Final TAT Report for timeDesign
[12/28 22:37:58    571s] =============================================================================================
[12/28 22:37:58    571s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/28 22:37:58    571s] ---------------------------------------------------------------------------------------------
[12/28 22:37:58    571s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/28 22:37:58    571s] [ ExtractRC              ]      1   0:00:02.1  (  44.5 % )     0:00:02.1 /  0:00:01.5    0.7
[12/28 22:37:58    571s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:02.3 /  0:00:02.3    1.0
[12/28 22:37:58    571s] [ FullDelayCalc          ]      1   0:00:02.3  (  47.8 % )     0:00:02.3 /  0:00:02.3    1.0
[12/28 22:37:58    571s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/28 22:37:58    571s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 22:37:58    571s] [ GenerateReports        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/28 22:37:58    571s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/28 22:37:58    571s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/28 22:37:58    571s] ---------------------------------------------------------------------------------------------
[12/28 22:37:58    571s]  timeDesign TOTAL                   0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.1    0.9
[12/28 22:37:58    571s] ---------------------------------------------------------------------------------------------
[12/28 22:37:58    571s] 
[12/28 22:38:16    573s] <CMD> saveDesign ipdc/route
[12/28 22:38:16    573s] The in-memory database contained RC information but was not saved. To save 
[12/28 22:38:16    573s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/28 22:38:16    573s] so it should only be saved when it is really desired.
[12/28 22:38:16    573s] #% Begin save design ... (date=12/28 22:38:16, mem=1234.3M)
[12/28 22:38:16    573s] % Begin Save ccopt configuration ... (date=12/28 22:38:16, mem=1234.3M)
[12/28 22:38:16    573s] % End Save ccopt configuration ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
[12/28 22:38:16    573s] % Begin Save netlist data ... (date=12/28 22:38:16, mem=1234.6M)
[12/28 22:38:16    573s] Writing Binary DB to ipdc/route.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 22:38:16    573s] % End Save netlist data ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
[12/28 22:38:16    573s] Saving symbol-table file ...
[12/28 22:38:16    573s] Saving congestion map file ipdc/route.dat.tmp/ipdc.route.congmap.gz ...
[12/28 22:38:16    573s] % Begin Save AAE data ... (date=12/28 22:38:16, mem=1234.6M)
[12/28 22:38:16    573s] Saving AAE Data ...
[12/28 22:38:16    573s] % End Save AAE data ... (date=12/28 22:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
[12/28 22:38:16    573s] Saving preference file ipdc/route.dat.tmp/gui.pref.tcl ...
[12/28 22:38:16    573s] Saving mode setting ...
[12/28 22:38:16    573s] Saving global file ...
[12/28 22:38:17    573s] % Begin Save floorplan data ... (date=12/28 22:38:17, mem=1234.7M)
[12/28 22:38:17    573s] Saving floorplan file ...
[12/28 22:38:17    573s] % End Save floorplan data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.7M, current mem=1234.7M)
[12/28 22:38:17    573s] Saving PG file ipdc/route.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:38:17 2021)
[12/28 22:38:17    573s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1685.4M) ***
[12/28 22:38:17    573s] Saving Drc markers ...
[12/28 22:38:17    573s] ... No Drc file written since there is no markers found.
[12/28 22:38:17    573s] % Begin Save placement data ... (date=12/28 22:38:17, mem=1234.8M)
[12/28 22:38:17    573s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 22:38:17    573s] Save Adaptive View Pruning View Names to Binary file
[12/28 22:38:17    573s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1688.4M) ***
[12/28 22:38:17    573s] % End Save placement data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
[12/28 22:38:17    573s] % Begin Save routing data ... (date=12/28 22:38:17, mem=1234.8M)
[12/28 22:38:17    573s] Saving route file ...
[12/28 22:38:17    573s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1685.4M) ***
[12/28 22:38:17    573s] % End Save routing data ... (date=12/28 22:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
[12/28 22:38:17    573s] Saving property file ipdc/route.dat.tmp/ipdc.prop
[12/28 22:38:17    573s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1688.4M) ***
[12/28 22:38:18    573s] #Saving pin access data to file ipdc/route.dat.tmp/ipdc.apa ...
[12/28 22:38:18    573s] #
[12/28 22:38:18    574s] % Begin Save power constraints data ... (date=12/28 22:38:18, mem=1234.8M)
[12/28 22:38:18    574s] % End Save power constraints data ... (date=12/28 22:38:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
[12/28 22:38:23    578s] Generated self-contained design route.dat.tmp
[12/28 22:38:23    578s] #% End save design ... (date=12/28 22:38:23, total cpu=0:00:04.9, real=0:00:07.0, peak res=1235.5M, current mem=1235.5M)
[12/28 22:38:23    578s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 22:38:23    578s] 
[12/28 22:38:50    580s] <CMD> getFillerMode -quiet
[12/28 22:41:34    593s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[12/28 22:41:34    593s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1705.2M
[12/28 22:41:34    593s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1705.2M
[12/28 22:41:34    593s] #spOpts: N=130 
[12/28 22:41:34    593s] All LLGs are deleted
[12/28 22:41:34    593s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1705.2M
[12/28 22:41:34    593s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1705.2M
[12/28 22:41:34    593s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1705.2M
[12/28 22:41:34    593s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1705.2M
[12/28 22:41:34    593s] Core basic site is TSM13SITE
[12/28 22:41:34    593s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 22:41:34    593s] SiteArray: use 675,840 bytes
[12/28 22:41:34    593s] SiteArray: current memory after site array memory allocation 1737.2M
[12/28 22:41:34    593s] SiteArray: FP blocked sites are writable
[12/28 22:41:34    593s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 22:41:34    593s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1737.2M
[12/28 22:41:34    593s] Process 9725 wires and vias for routing blockage and capacity analysis
[12/28 22:41:34    593s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.007, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.230, REAL:0.058, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.230, REAL:0.060, MEM:1737.2M
[12/28 22:41:34    593s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1737.2MB).
[12/28 22:41:34    593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.068, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1737.2M
[12/28 22:41:34    593s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[12/28 22:41:34    593s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1737.2M
[12/28 22:41:34    593s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/28 22:41:34    593s] AddFiller main function time CPU:0.107, REAL:0.109
[12/28 22:41:34    593s] Filler instance commit time CPU:0.047, REAL:0.047
[12/28 22:41:34    593s] *INFO: Adding fillers to top-module.
[12/28 22:41:34    593s] *INFO:   Added 815 filler insts (cell FILL64 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 84 filler insts (cell FILL32 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 53 filler insts (cell FILL16 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 373 filler insts (cell FILL8 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 474 filler insts (cell FILL4 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 823 filler insts (cell FILL2 / prefix FILLER).
[12/28 22:41:34    593s] *INFO:   Added 870 filler insts (cell FILL1 / prefix FILLER).
[12/28 22:41:34    593s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.110, REAL:0.109, MEM:1737.2M
[12/28 22:41:34    593s] *INFO: Total 3492 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[12/28 22:41:34    593s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.110, REAL:0.109, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1737.2M
[12/28 22:41:34    593s] For 3492 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/28 22:41:34    593s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.002, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.110, REAL:0.112, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.110, REAL:0.112, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1737.2M
[12/28 22:41:34    593s] All LLGs are deleted
[12/28 22:41:34    593s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1737.2M
[12/28 22:41:34    593s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.360, REAL:0.193, MEM:1737.2M
[12/28 22:41:45    594s] <CMD> verify_drc
[12/28 22:41:45    594s]  *** Starting Verify DRC (MEM: 1737.2) ***
[12/28 22:41:45    594s] 
[12/28 22:41:45    594s]   VERIFY DRC ...... Starting Verification
[12/28 22:41:45    594s]   VERIFY DRC ...... Initializing
[12/28 22:41:45    594s]   VERIFY DRC ...... Deleting Existing Violations
[12/28 22:41:45    594s]   VERIFY DRC ...... Creating Sub-Areas
[12/28 22:41:45    594s]   VERIFY DRC ...... Using new threading
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 163.200} 1 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {165.920 0.000 331.840 163.200} 2 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {331.840 0.000 497.760 163.200} 3 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {497.760 0.000 653.660 163.200} 4 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {0.000 163.200 165.920 326.400} 5 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {165.920 163.200 331.840 326.400} 6 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 6 complete 40 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {331.840 163.200 497.760 326.400} 7 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 7 complete 48 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {497.760 163.200 653.660 326.400} 8 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {0.000 326.400 165.920 489.600} 9 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {165.920 326.400 331.840 489.600} 10 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 10 complete 23 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {331.840 326.400 497.760 489.600} 11 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 11 complete 65 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {497.760 326.400 653.660 489.600} 12 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 12 complete 5 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {0.000 489.600 165.920 647.800} 13 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {165.920 489.600 331.840 647.800} 14 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {331.840 489.600 497.760 647.800} 15 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area: {497.760 489.600 653.660 647.800} 16 of 16
[12/28 22:41:45    594s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/28 22:41:45    594s] 
[12/28 22:41:45    594s]   Verification Complete : 181 Viols.
[12/28 22:41:45    594s] 
[12/28 22:41:45    594s]  Violation Summary By Layer and Type:
[12/28 22:41:45    594s] 
[12/28 22:41:45    594s] 	          Short   MetSpc      Mar   Totals
[12/28 22:41:45    594s] 	METAL2       79        7        0       86
[12/28 22:41:45    594s] 	METAL3       62        3        2       67
[12/28 22:41:45    594s] 	METAL4       21        2        1       24
[12/28 22:41:45    594s] 	METAL5        3        1        0        4
[12/28 22:41:45    594s] 	Totals      165       13        3      181
[12/28 22:41:45    594s] 
[12/28 22:41:45    594s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[12/28 22:41:45    594s] 
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/28 22:42:25    598s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/28 22:42:25    598s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/28 22:42:25    598s] Running Native NanoRoute ...
[12/28 22:42:25    598s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/28 22:42:25    598s] ### Time Record (routeDesign) is installed.
[12/28 22:42:25    598s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.61 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/28 22:42:25    598s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/28 22:42:25    598s] **INFO: User settings:
[12/28 22:42:25    598s] setNanoRouteMode -drouteStartIteration                          0
[12/28 22:42:25    598s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/28 22:42:25    598s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/28 22:42:25    598s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/28 22:42:25    598s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/28 22:42:25    598s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/28 22:42:25    598s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/28 22:42:25    598s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/28 22:42:25    598s] setNanoRouteMode -routeTdrEffort                                10
[12/28 22:42:25    598s] setNanoRouteMode -routeWithEco                                  true
[12/28 22:42:25    598s] setNanoRouteMode -routeWithSiDriven                             true
[12/28 22:42:25    598s] setNanoRouteMode -routeWithTimingDriven                         true
[12/28 22:42:25    598s] setNanoRouteMode -timingEngine                                  {}
[12/28 22:42:25    598s] setDesignMode -process                                          130
[12/28 22:42:25    598s] setExtractRCMode -coupled                                       true
[12/28 22:42:25    598s] setExtractRCMode -coupling_c_th                                 0.4
[12/28 22:42:25    598s] setExtractRCMode -engine                                        postRoute
[12/28 22:42:25    598s] setExtractRCMode -relative_c_th                                 1
[12/28 22:42:25    598s] setExtractRCMode -total_c_th                                    0
[12/28 22:42:25    598s] setDelayCalMode -enable_high_fanout                             true
[12/28 22:42:25    598s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/28 22:42:25    598s] setDelayCalMode -engine                                         aae
[12/28 22:42:25    598s] setDelayCalMode -ignoreNetLoad                                  false
[12/28 22:42:25    598s] setDelayCalMode -SIAware                                        true
[12/28 22:42:25    598s] setSIMode -separate_delta_delay_on_data                         true
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] #**INFO: setDesignMode -flowEffort standard
[12/28 22:42:25    598s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/28 22:42:25    598s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/28 22:42:25    598s] OPERPROF: Starting checkPlace at level 1, MEM:1727.2M
[12/28 22:42:25    598s] #spOpts: N=130 
[12/28 22:42:25    598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1727.2M
[12/28 22:42:25    598s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1727.2M
[12/28 22:42:25    598s] Core basic site is TSM13SITE
[12/28 22:42:25    598s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 22:42:25    598s] SiteArray: use 675,840 bytes
[12/28 22:42:25    598s] SiteArray: current memory after site array memory allocation 1727.2M
[12/28 22:42:25    598s] SiteArray: FP blocked sites are writable
[12/28 22:42:25    598s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1727.2M
[12/28 22:42:25    598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1727.2M
[12/28 22:42:25    598s] Begin checking placement ... (start mem=1727.2M, init mem=1727.2M)
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] Running CheckPlace using 1 thread in normal mode...
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] ...checkPlace normal is done!
[12/28 22:42:25    598s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1727.2M
[12/28 22:42:25    598s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1727.2M
[12/28 22:42:25    598s] *info: Placed = 5042           (Fixed = 7)
[12/28 22:42:25    598s] *info: Unplaced = 0           
[12/28 22:42:25    598s] Placement Density:100.00%(125485/125485)
[12/28 22:42:25    598s] Placement Density (including fixed std cells):100.00%(125485/125485)
[12/28 22:42:25    598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.2M
[12/28 22:42:25    598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1727.2M
[12/28 22:42:25    598s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1727.2M)
[12/28 22:42:25    598s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.058, MEM:1727.2M
[12/28 22:42:25    598s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/28 22:42:25    598s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/28 22:42:25    598s] *** Changed status on (0) nets in Clock.
[12/28 22:42:25    598s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1727.2M) ***
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] globalDetailRoute
[12/28 22:42:25    598s] 
[12/28 22:42:25    598s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/28 22:42:25    598s] ### Time Record (globalDetailRoute) is installed.
[12/28 22:42:25    598s] #Start globalDetailRoute on Tue Dec 28 22:42:25 2021
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] ### Time Record (Pre Callback) is installed.
[12/28 22:42:25    598s] Closing parasitic data file '/tmp/innovus_temp_147172_cad29_d10013_Lirsxk/ipdc_147172_IRSWVT.rcdb.d': 1812 access done (mem: 1727.242M)
[12/28 22:42:25    598s] ### Time Record (Pre Callback) is uninstalled.
[12/28 22:42:25    598s] ### Time Record (DB Import) is installed.
[12/28 22:42:25    598s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:42:25    598s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:42:25    598s] LayerId::1 widthSet size::4
[12/28 22:42:25    598s] LayerId::2 widthSet size::4
[12/28 22:42:25    598s] LayerId::3 widthSet size::4
[12/28 22:42:25    598s] LayerId::4 widthSet size::4
[12/28 22:42:25    598s] LayerId::5 widthSet size::4
[12/28 22:42:25    598s] LayerId::6 widthSet size::4
[12/28 22:42:25    598s] LayerId::7 widthSet size::5
[12/28 22:42:25    598s] LayerId::8 widthSet size::3
[12/28 22:42:25    598s] Initializing multi-corner capacitance tables ... 
[12/28 22:42:25    598s] Initializing multi-corner resistance tables ...
[12/28 22:42:25    598s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258731 ; uaWl: 1.000000 ; uaWlH: 0.229163 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:42:25    598s] ### Net info: total nets: 1831
[12/28 22:42:25    598s] ### Net info: dirty nets: 0
[12/28 22:42:25    598s] ### Net info: marked as disconnected nets: 0
[12/28 22:42:25    598s] #num needed restored net=0
[12/28 22:42:25    598s] #need_extraction net=0 (total=1831)
[12/28 22:42:25    598s] ### Net info: fully routed nets: 1812
[12/28 22:42:25    598s] ### Net info: trivial (< 2 pins) nets: 19
[12/28 22:42:25    598s] ### Net info: unrouted nets: 0
[12/28 22:42:25    598s] ### Net info: re-extraction nets: 0
[12/28 22:42:25    598s] ### Net info: ignored nets: 0
[12/28 22:42:25    598s] ### Net info: skip routing nets: 0
[12/28 22:42:25    598s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/28 22:42:25    598s] ### import design signature (34): route=808832673 flt_obj=0 vio=131086393 swire=282492057 shield_wire=1 net_attr=749875801 dirty_area=2138078528, del_dirty_area=0 cell=2005141748 placement=497706455 pin_access=732240946
[12/28 22:42:25    598s] ### Time Record (DB Import) is uninstalled.
[12/28 22:42:25    598s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/28 22:42:25    598s] #RTESIG:78da8d94316fc32010853bf7579c4806576adce30083c754caea56519a35726592584a70
[12/28 22:42:25    598s] #       85f1d07f5fd4aeb5013120f1e9e9dde38ed5fab8db03232c396ebe10e58943b3a778e062
[12/28 22:42:25    598s] #       8324e40be1295e7dbcb2c7d5faedfd509101d64e61605004eb5debbf9f611aad87d186d0
[12/28 22:42:25    598s] #       bbcbd31f6714c1b9bd8d168acf61b8fdcbd48243f0d312c251d680252a8c0b8af36d68c3
[12/28 22:42:25    598s] #       0ca809d8b5bf5ca3b131f87833c7993c418e9474479c27ab8c90060945ef82bd583fc310
[12/28 22:42:25    598s] #       c226c65e22268d9194a0f2c00a78a932c08a80b2147546264664302a83a9928ce02a83d1
[12/28 22:42:25    598s] #       692676a25025a5131032c395ca705521b0bbedfae99e6858a131a9a67854db36875dd36c
[12/28 22:42:25    598s] #       13728af2e644d502d8185ad7b5be8bac75d37d8e94c0dce0ec22a5ab7419daa43f045d6b
[12/28 22:42:25    598s] #       60bf339728c0c44ce25e9e3b23d34f6594cc60969aece1072d899e25
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Skip comparing routing design signature in db-snapshot flow
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is installed.
[12/28 22:42:25    598s] #RTESIG:78da8d94c16ec3200c8677de5358b4874c5a336320906327f59a4d55b76b9529b48dd492
[12/28 22:42:25    598s] #       8990c3de7ea8bb2e01c401894fbf7f8cedd5fa73b707465872dc7c23ca2387664ff1c0c5
[12/28 22:42:25    598s] #       0649c817c263bcfa78658fabf5dbfba12203ac9dc2c0a008d6bbd6ff3cc3345a0fa30da1
[12/28 22:42:25    598s] #       77e7a73fce2882537b1d2d145fc370fd97a90587e0a72584a3ac014b54181714a7ebd086
[12/28 22:42:25    598s] #       195013b04b7fbe446363f0f1668e3379821c29e98e384fbe32421a2414bd0bf66cfd0c43
[12/28 22:42:25    598s] #       089b98f61231698ca404950756c04b9501560494a5a83372624406a332982ac908ae3218
[12/28 22:42:25    598s] #       9d6662250a55523a034266b85219ae2a0476b35d3fdd12052b3426d5148f6adbe6b06b9a
[12/28 22:42:25    598s] #       6d424e515e9fa85a001b43ebbad67791b56ebacd9112981b9c5da4ee83e3de2b89c0ba4a
[12/28 22:42:25    598s] #       bf579bf4e4d0b5ce0b6862f2e25e6e5023d37f6a94cc6096aaf1e1178604aada
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is installed.
[12/28 22:42:25    598s] #Start routing data preparation on Tue Dec 28 22:42:25 2021
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Minimum voltage of a net in the design = 0.000.
[12/28 22:42:25    598s] #Maximum voltage of a net in the design = 1.080.
[12/28 22:42:25    598s] #Voltage range [0.000 - 1.080] has 1829 nets.
[12/28 22:42:25    598s] #Voltage range [1.080 - 1.080] has 1 net.
[12/28 22:42:25    598s] #Voltage range [0.000 - 0.000] has 1 net.
[12/28 22:42:25    598s] ### Time Record (Cell Pin Access) is installed.
[12/28 22:42:25    598s] ### Time Record (Cell Pin Access) is uninstalled.
[12/28 22:42:25    598s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/28 22:42:25    598s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:25    598s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/28 22:42:25    598s] #Monitoring time of adding inner blkg by smac
[12/28 22:42:25    598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] #Using user defined Ggrids in DB.
[12/28 22:42:25    598s] #Done routing data preparation.
[12/28 22:42:25    598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Summary of active signal nets routing constraints set by OPT:
[12/28 22:42:25    598s] #	preferred routing layers      : 0
[12/28 22:42:25    598s] #	preferred routing layer effort: 0
[12/28 22:42:25    598s] #	preferred extra space         : 0
[12/28 22:42:25    598s] #	preferred multi-cut via       : 0
[12/28 22:42:25    598s] #	avoid detour                  : 0
[12/28 22:42:25    598s] #	expansion ratio               : 0
[12/28 22:42:25    598s] #	net priority                  : 0
[12/28 22:42:25    598s] #	s2s control                   : 0
[12/28 22:42:25    598s] #	avoid chaining                : 0
[12/28 22:42:25    598s] #	inst-based stacking via       : 0
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Summary of active signal nets routing constraints set by USER:
[12/28 22:42:25    598s] #	preferred routing layers      : 0
[12/28 22:42:25    598s] #	preferred routing layer effort     : 0
[12/28 22:42:25    598s] #	preferred extra space              : 0
[12/28 22:42:25    598s] #	preferred multi-cut via            : 0
[12/28 22:42:25    598s] #	avoid detour                       : 0
[12/28 22:42:25    598s] #	net weight                         : 0
[12/28 22:42:25    598s] #	avoid chaining                     : 0
[12/28 22:42:25    598s] #	cell-based stacking via (required) : 0
[12/28 22:42:25    598s] #	cell-based stacking via (optional) : 0
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Start timing driven prevention iteration
[12/28 22:42:25    598s] ### td_prevention_read_timing_data starts on Tue Dec 28 22:42:25 2021 with memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #----------------------------------------------------
[12/28 22:42:25    598s] # Summary of active signal nets routing constraints
[12/28 22:42:25    598s] #+--------------------------+-----------+
[12/28 22:42:25    598s] #+--------------------------+-----------+
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #----------------------------------------------------
[12/28 22:42:25    598s] #Done timing-driven prevention
[12/28 22:42:25    598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is installed.
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Finished routing data preparation on Tue Dec 28 22:42:25 2021
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Cpu time = 00:00:00
[12/28 22:42:25    598s] #Elapsed time = 00:00:00
[12/28 22:42:25    598s] #Increased memory = 0.00 (MB)
[12/28 22:42:25    598s] #Total memory = 1243.80 (MB)
[12/28 22:42:25    598s] #Peak memory = 1372.93 (MB)
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:42:25    598s] ### Time Record (Global Routing) is installed.
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Start global routing on Tue Dec 28 22:42:25 2021
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Start global routing initialization on Tue Dec 28 22:42:25 2021
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #WARNING (NRGR-24) Design is already global routed.
[12/28 22:42:25    598s] ### Time Record (Global Routing) is uninstalled.
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is installed.
[12/28 22:42:25    598s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:42:25    598s] ### track-assign external-init starts on Tue Dec 28 22:42:25 2021 with memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### Time Record (Track Assignment) is installed.
[12/28 22:42:25    598s] ### Time Record (Track Assignment) is uninstalled.
[12/28 22:42:25    598s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:42:25    598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### track-assign engine-init starts on Tue Dec 28 22:42:25 2021 with memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] ### Time Record (Track Assignment) is installed.
[12/28 22:42:25    598s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:42:25    598s] ### track-assign core-engine starts on Tue Dec 28 22:42:25 2021 with memory = 1243.80 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] #Start Track Assignment.
[12/28 22:42:25    598s] #Done with 113 horizontal wires in 4 hboxes and 159 vertical wires in 4 hboxes.
[12/28 22:42:25    598s] #Done with 34 horizontal wires in 4 hboxes and 53 vertical wires in 4 hboxes.
[12/28 22:42:25    598s] #Complete Track Assignment.
[12/28 22:42:25    598s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:25    598s] #Total wire length = 73992 um.
[12/28 22:42:25    598s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL1 = 5370 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL2 = 22130 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL3 = 25850 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL4 = 14155 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL5 = 5375 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL6 = 1113 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:25    598s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:25    598s] #Total number of vias = 10323
[12/28 22:42:25    598s] #Up-Via Summary (total 10323):
[12/28 22:42:25    598s] #           
[12/28 22:42:25    598s] #-----------------------
[12/28 22:42:25    598s] # METAL1           5909
[12/28 22:42:25    598s] # METAL2           3417
[12/28 22:42:25    598s] # METAL3            843
[12/28 22:42:25    598s] # METAL4            136
[12/28 22:42:25    598s] # METAL5             18
[12/28 22:42:25    598s] #-----------------------
[12/28 22:42:25    598s] #                 10323 
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] ### track_assign design signature (38): route=1151395937
[12/28 22:42:25    598s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:42:25    598s] ### Time Record (Track Assignment) is uninstalled.
[12/28 22:42:25    598s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.96 (MB), peak = 1372.93 (MB)
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #number of short segments in preferred routing layers
[12/28 22:42:25    598s] #	
[12/28 22:42:25    598s] #	
[12/28 22:42:25    598s] #
[12/28 22:42:25    598s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/28 22:42:25    598s] #Cpu time = 00:00:00
[12/28 22:42:25    598s] #Elapsed time = 00:00:00
[12/28 22:42:25    598s] #Increased memory = 4.00 (MB)
[12/28 22:42:25    598s] #Total memory = 1243.96 (MB)
[12/28 22:42:25    598s] #Peak memory = 1372.93 (MB)
[12/28 22:42:25    598s] ### Time Record (Detail Routing) is installed.
[12/28 22:42:25    598s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:26    599s] #
[12/28 22:42:26    599s] #Start Detail Routing..
[12/28 22:42:26    599s] #start initial detail routing ...
[12/28 22:42:26    599s] ### Design has 5 dirty nets, 4705 dirty-areas), has valid drcs
[12/28 22:42:35    608s] # ECO: 44.8% of the total area was rechecked for DRC, and 46.9% required routing.
[12/28 22:42:35    608s] #   number of violations = 1
[12/28 22:42:35    608s] #
[12/28 22:42:35    608s] #    By Layer and Type :
[12/28 22:42:35    608s] #	         MetSpc   Totals
[12/28 22:42:35    608s] #	METAL1        0        0
[12/28 22:42:35    608s] #	METAL2        1        1
[12/28 22:42:35    608s] #	Totals        1        1
[12/28 22:42:35    608s] #3495 out of 5042 instances (69.3%) need to be verified(marked ipoed), dirty area = 28.7%.
[12/28 22:42:38    611s] #   number of violations = 1
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #    By Layer and Type :
[12/28 22:42:38    611s] #	         MetSpc   Totals
[12/28 22:42:38    611s] #	METAL1        0        0
[12/28 22:42:38    611s] #	METAL2        1        1
[12/28 22:42:38    611s] #	Totals        1        1
[12/28 22:42:38    611s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1255.70 (MB), peak = 1372.93 (MB)
[12/28 22:42:38    611s] #start 1st optimization iteration ...
[12/28 22:42:38    611s] #   number of violations = 0
[12/28 22:42:38    611s] #    number of process antenna violations = 12
[12/28 22:42:38    611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.06 (MB), peak = 1372.93 (MB)
[12/28 22:42:38    611s] #Complete Detail Routing.
[12/28 22:42:38    611s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:38    611s] #Total wire length = 75816 um.
[12/28 22:42:38    611s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL1 = 5024 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL2 = 26115 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL3 = 24613 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL4 = 13525 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL5 = 5327 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:38    611s] #Total number of vias = 11166
[12/28 22:42:38    611s] #Up-Via Summary (total 11166):
[12/28 22:42:38    611s] #           
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] # METAL1           6136
[12/28 22:42:38    611s] # METAL2           4002
[12/28 22:42:38    611s] # METAL3            860
[12/28 22:42:38    611s] # METAL4            142
[12/28 22:42:38    611s] # METAL5             26
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] #                 11166 
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Total number of DRC violations = 0
[12/28 22:42:38    611s] ### Time Record (Detail Routing) is uninstalled.
[12/28 22:42:38    611s] #Cpu time = 00:00:12
[12/28 22:42:38    611s] #Elapsed time = 00:00:12
[12/28 22:42:38    611s] #Increased memory = 7.55 (MB)
[12/28 22:42:38    611s] #Total memory = 1251.52 (MB)
[12/28 22:42:38    611s] #Peak memory = 1372.93 (MB)
[12/28 22:42:38    611s] ### Time Record (Antenna Fixing) is installed.
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #start routing for process antenna violation fix ...
[12/28 22:42:38    611s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:38    611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.00 (MB), peak = 1372.93 (MB)
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:38    611s] #Total wire length = 75816 um.
[12/28 22:42:38    611s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL1 = 5024 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL2 = 26080 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL3 = 24607 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL4 = 13561 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL5 = 5333 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:38    611s] #Total number of vias = 11182
[12/28 22:42:38    611s] #Up-Via Summary (total 11182):
[12/28 22:42:38    611s] #           
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] # METAL1           6136
[12/28 22:42:38    611s] # METAL2           4008
[12/28 22:42:38    611s] # METAL3            868
[12/28 22:42:38    611s] # METAL4            144
[12/28 22:42:38    611s] # METAL5             26
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] #                 11182 
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Total number of DRC violations = 0
[12/28 22:42:38    611s] #Total number of process antenna violations = 0
[12/28 22:42:38    611s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:38    611s] #Total wire length = 75816 um.
[12/28 22:42:38    611s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL1 = 5024 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL2 = 26080 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL3 = 24607 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL4 = 13561 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL5 = 5333 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:38    611s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:38    611s] #Total number of vias = 11182
[12/28 22:42:38    611s] #Up-Via Summary (total 11182):
[12/28 22:42:38    611s] #           
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] # METAL1           6136
[12/28 22:42:38    611s] # METAL2           4008
[12/28 22:42:38    611s] # METAL3            868
[12/28 22:42:38    611s] # METAL4            144
[12/28 22:42:38    611s] # METAL5             26
[12/28 22:42:38    611s] #-----------------------
[12/28 22:42:38    611s] #                 11182 
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Total number of DRC violations = 0
[12/28 22:42:38    611s] #Total number of process antenna violations = 0
[12/28 22:42:38    611s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] ### Time Record (Antenna Fixing) is uninstalled.
[12/28 22:42:38    611s] ### Time Record (Post Route Wire Spreading) is installed.
[12/28 22:42:38    611s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Start Post Route wire spreading..
[12/28 22:42:38    611s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:38    611s] #
[12/28 22:42:38    611s] #Start DRC checking..
[12/28 22:42:42    616s] #   number of violations = 0
[12/28 22:42:42    616s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1255.04 (MB), peak = 1372.93 (MB)
[12/28 22:42:42    616s] #CELL_VIEW ipdc,init has no DRC violation.
[12/28 22:42:42    616s] #Total number of DRC violations = 0
[12/28 22:42:42    616s] #Total number of process antenna violations = 0
[12/28 22:42:42    616s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:42    616s] #
[12/28 22:42:42    616s] #Start data preparation for wire spreading...
[12/28 22:42:42    616s] #
[12/28 22:42:42    616s] #Data preparation is done on Tue Dec 28 22:42:42 2021
[12/28 22:42:42    616s] #
[12/28 22:42:43    616s] ### track-assign engine-init starts on Tue Dec 28 22:42:43 2021 with memory = 1255.04 (MB), peak = 1372.93 (MB)
[12/28 22:42:43    616s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/28 22:42:43    616s] #
[12/28 22:42:43    616s] #Start Post Route Wire Spread.
[12/28 22:42:43    616s] #Done with 380 horizontal wires in 7 hboxes and 349 vertical wires in 7 hboxes.
[12/28 22:42:43    616s] #Complete Post Route Wire Spread.
[12/28 22:42:43    616s] #
[12/28 22:42:43    616s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:43    616s] #Total wire length = 76282 um.
[12/28 22:42:43    616s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL1 = 5042 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL2 = 26202 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL3 = 24794 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL4 = 13685 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL5 = 5349 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:43    616s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:43    616s] #Total number of vias = 11182
[12/28 22:42:43    616s] #Up-Via Summary (total 11182):
[12/28 22:42:43    616s] #           
[12/28 22:42:43    616s] #-----------------------
[12/28 22:42:43    616s] # METAL1           6136
[12/28 22:42:43    616s] # METAL2           4008
[12/28 22:42:43    616s] # METAL3            868
[12/28 22:42:43    616s] # METAL4            144
[12/28 22:42:43    616s] # METAL5             26
[12/28 22:42:43    616s] #-----------------------
[12/28 22:42:43    616s] #                 11182 
[12/28 22:42:43    616s] #
[12/28 22:42:43    616s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:43    616s] #
[12/28 22:42:43    616s] #Start DRC checking..
[12/28 22:42:46    619s] #   number of violations = 0
[12/28 22:42:46    619s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1253.07 (MB), peak = 1372.93 (MB)
[12/28 22:42:46    619s] #CELL_VIEW ipdc,init has no DRC violation.
[12/28 22:42:46    619s] #Total number of DRC violations = 0
[12/28 22:42:46    619s] #Total number of process antenna violations = 0
[12/28 22:42:46    619s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:46    619s] #   number of violations = 0
[12/28 22:42:46    619s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1253.07 (MB), peak = 1372.93 (MB)
[12/28 22:42:46    619s] #CELL_VIEW ipdc,init has no DRC violation.
[12/28 22:42:46    619s] #Total number of DRC violations = 0
[12/28 22:42:46    619s] #Total number of process antenna violations = 0
[12/28 22:42:46    619s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:46    619s] #Post Route wire spread is done.
[12/28 22:42:46    619s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/28 22:42:46    619s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:46    619s] #Total wire length = 76282 um.
[12/28 22:42:46    619s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL1 = 5042 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL2 = 26202 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL3 = 24794 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL4 = 13685 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL5 = 5349 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:46    619s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:46    619s] #Total number of vias = 11182
[12/28 22:42:46    619s] #Up-Via Summary (total 11182):
[12/28 22:42:46    619s] #           
[12/28 22:42:46    619s] #-----------------------
[12/28 22:42:46    619s] # METAL1           6136
[12/28 22:42:46    619s] # METAL2           4008
[12/28 22:42:46    619s] # METAL3            868
[12/28 22:42:46    619s] # METAL4            144
[12/28 22:42:46    619s] # METAL5             26
[12/28 22:42:46    619s] #-----------------------
[12/28 22:42:46    619s] #                 11182 
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] #detailRoute Statistics:
[12/28 22:42:46    619s] #Cpu time = 00:00:21
[12/28 22:42:46    619s] #Elapsed time = 00:00:21
[12/28 22:42:46    619s] #Increased memory = 7.38 (MB)
[12/28 22:42:46    619s] #Total memory = 1251.34 (MB)
[12/28 22:42:46    619s] #Peak memory = 1372.93 (MB)
[12/28 22:42:46    619s] #Skip updating routing design signature in db-snapshot flow
[12/28 22:42:46    619s] ### global_detail_route design signature (63): route=1916676458 flt_obj=0 vio=1905142130 shield_wire=1
[12/28 22:42:46    619s] ### Time Record (DB Export) is installed.
[12/28 22:42:46    619s] ### export design design signature (64): route=1916676458 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1601287075 dirty_area=0, del_dirty_area=0 cell=2005141748 placement=497706455 pin_access=1971225757
[12/28 22:42:46    619s] ### Time Record (DB Export) is uninstalled.
[12/28 22:42:46    619s] ### Time Record (Post Callback) is installed.
[12/28 22:42:46    619s] ### Time Record (Post Callback) is uninstalled.
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] #globalDetailRoute statistics:
[12/28 22:42:46    619s] #Cpu time = 00:00:21
[12/28 22:42:46    619s] #Elapsed time = 00:00:21
[12/28 22:42:46    619s] #Increased memory = 7.32 (MB)
[12/28 22:42:46    619s] #Total memory = 1247.04 (MB)
[12/28 22:42:46    619s] #Peak memory = 1372.93 (MB)
[12/28 22:42:46    619s] #Number of warnings = 3
[12/28 22:42:46    619s] #Total number of warnings = 19
[12/28 22:42:46    619s] #Number of fails = 0
[12/28 22:42:46    619s] #Total number of fails = 2
[12/28 22:42:46    619s] #Complete globalDetailRoute on Tue Dec 28 22:42:46 2021
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] ### import design signature (65): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1971225757
[12/28 22:42:46    619s] ### Time Record (globalDetailRoute) is uninstalled.
[12/28 22:42:46    619s] #Default setup view is reset to av_func_mode_max.
[12/28 22:42:46    619s] 
[12/28 22:42:46    619s] detailRoute
[12/28 22:42:46    619s] 
[12/28 22:42:46    619s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/28 22:42:46    619s] ### Time Record (detailRoute) is installed.
[12/28 22:42:46    619s] #Start detailRoute on Tue Dec 28 22:42:46 2021
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] ### Time Record (Pre Callback) is installed.
[12/28 22:42:46    619s] ### Time Record (Pre Callback) is uninstalled.
[12/28 22:42:46    619s] ### Time Record (DB Import) is installed.
[12/28 22:42:46    619s] ### Time Record (Timing Data Generation) is installed.
[12/28 22:42:46    619s] ### Time Record (Timing Data Generation) is uninstalled.
[12/28 22:42:46    619s] LayerId::1 widthSet size::4
[12/28 22:42:46    619s] LayerId::2 widthSet size::4
[12/28 22:42:46    619s] LayerId::3 widthSet size::4
[12/28 22:42:46    619s] LayerId::4 widthSet size::4
[12/28 22:42:46    619s] LayerId::5 widthSet size::4
[12/28 22:42:46    619s] LayerId::6 widthSet size::4
[12/28 22:42:46    619s] LayerId::7 widthSet size::5
[12/28 22:42:46    619s] LayerId::8 widthSet size::3
[12/28 22:42:46    619s] Initializing multi-corner capacitance tables ... 
[12/28 22:42:46    619s] Initializing multi-corner resistance tables ...
[12/28 22:42:46    619s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.237418 ; uaWl: 1.000000 ; uaWlH: 0.255951 ; aWlH: 0.000000 ; Pmax: 0.828000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/28 22:42:46    619s] ### Net info: total nets: 1831
[12/28 22:42:46    619s] ### Net info: dirty nets: 0
[12/28 22:42:46    619s] ### Net info: marked as disconnected nets: 0
[12/28 22:42:46    619s] #num needed restored net=0
[12/28 22:42:46    619s] #need_extraction net=0 (total=1831)
[12/28 22:42:46    619s] ### Net info: fully routed nets: 1812
[12/28 22:42:46    619s] ### Net info: trivial (< 2 pins) nets: 19
[12/28 22:42:46    619s] ### Net info: unrouted nets: 0
[12/28 22:42:46    619s] ### Net info: re-extraction nets: 0
[12/28 22:42:46    619s] ### Net info: ignored nets: 0
[12/28 22:42:46    619s] ### Net info: skip routing nets: 0
[12/28 22:42:46    619s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/28 22:42:46    619s] ### import design signature (66): route=98134634 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1447534061 dirty_area=0, del_dirty_area=0 cell=2005141748 placement=497706455 pin_access=1971225757
[12/28 22:42:46    619s] ### Time Record (DB Import) is uninstalled.
[12/28 22:42:46    619s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/28 22:42:46    619s] #RTESIG:78da8dd4c16ac3300c00d09df715c2ed21833593653b768e1df49a8db2ed5a32eab68136
[12/28 22:42:46    619s] #       198e73d8df4f74d73676c821e0872c4b7216cbafcd1604612971f583a877129a2df18754
[12/28 22:42:46    619s] #       2b24a55f0877bcf4f92a1e17cbb7f70f490e6489d7078ac37968e3334ca30f30fa18bbfe
[12/28 22:42:46    619s] #       f8f4ef2a76a29de220a0883ef46df8bde99c2138b4e7d143f13d0ce79ba656126298e688
[12/28 22:42:46    619s] #       445d039668527949b404e2d41d4f9cd81803afdc732e2f2049993c01230b1a8aae8ffee8
[12/28 22:42:46    619s] #       c31d43082b2e7d467525690d260f56dc2f93012b02ca8ac8054c75839cca3026c35449a3
[12/28 22:42:46    619s] #       a4c930366d78ca9429295d01a533b23219595508e2e2f7dd74490ca3b2988ca649a5e7d0
[12/28 22:42:46    619s] #       48de72dd7c6c9a669dd8d350de4531b50231c6b6dfb761cfd6f7d3e59ed420faa1f7b3ca
[12/28 22:42:46    619s] #       56e9b35a97fe23d81ab3f2b7b505712d5c023aae1dbff397d8e974df9dd119666e621ffe
[12/28 22:42:46    619s] #       00fedeb5ee
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] ### Time Record (Data Preparation) is installed.
[12/28 22:42:46    619s] #Start routing data preparation on Tue Dec 28 22:42:46 2021
[12/28 22:42:46    619s] #
[12/28 22:42:46    619s] #Minimum voltage of a net in the design = 0.000.
[12/28 22:42:46    619s] #Maximum voltage of a net in the design = 1.080.
[12/28 22:42:46    619s] #Voltage range [0.000 - 1.080] has 1829 nets.
[12/28 22:42:46    619s] #Voltage range [1.080 - 1.080] has 1 net.
[12/28 22:42:46    619s] #Voltage range [0.000 - 0.000] has 1 net.
[12/28 22:42:46    619s] ### Time Record (Cell Pin Access) is installed.
[12/28 22:42:46    619s] ### Time Record (Cell Pin Access) is uninstalled.
[12/28 22:42:46    619s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/28 22:42:46    619s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/28 22:42:46    619s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/28 22:42:46    619s] #Monitoring time of adding inner blkg by smac
[12/28 22:42:46    619s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.24 (MB), peak = 1372.93 (MB)
[12/28 22:42:46    619s] #Regenerating Ggrids automatically.
[12/28 22:42:46    619s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/28 22:42:46    619s] #Using automatically generated G-grids.
[12/28 22:42:46    619s] #Done routing data preparation.
[12/28 22:42:46    619s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.24 (MB), peak = 1372.93 (MB)
[12/28 22:42:46    619s] ### Time Record (Data Preparation) is uninstalled.
[12/28 22:42:46    619s] ### Time Record (Detail Routing) is installed.
[12/28 22:42:46    619s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Start Detail Routing..
[12/28 22:42:47    620s] #start initial detail routing ...
[12/28 22:42:47    620s] ### Design has 0 dirty nets, has valid drcs
[12/28 22:42:47    620s] #   number of violations = 0
[12/28 22:42:47    620s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.98 (MB), peak = 1372.93 (MB)
[12/28 22:42:47    620s] #Complete Detail Routing.
[12/28 22:42:47    620s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:47    620s] #Total wire length = 76282 um.
[12/28 22:42:47    620s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL1 = 5042 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL2 = 26202 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL3 = 24794 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL4 = 13685 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL5 = 5349 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:47    620s] #Total number of vias = 11182
[12/28 22:42:47    620s] #Up-Via Summary (total 11182):
[12/28 22:42:47    620s] #           
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] # METAL1           6136
[12/28 22:42:47    620s] # METAL2           4008
[12/28 22:42:47    620s] # METAL3            868
[12/28 22:42:47    620s] # METAL4            144
[12/28 22:42:47    620s] # METAL5             26
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] #                 11182 
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Total number of DRC violations = 0
[12/28 22:42:47    620s] ### Time Record (Detail Routing) is uninstalled.
[12/28 22:42:47    620s] #Cpu time = 00:00:00
[12/28 22:42:47    620s] #Elapsed time = 00:00:00
[12/28 22:42:47    620s] #Increased memory = 3.81 (MB)
[12/28 22:42:47    620s] #Total memory = 1240.24 (MB)
[12/28 22:42:47    620s] #Peak memory = 1372.93 (MB)
[12/28 22:42:47    620s] ### Time Record (Antenna Fixing) is installed.
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #start routing for process antenna violation fix ...
[12/28 22:42:47    620s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/28 22:42:47    620s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.98 (MB), peak = 1372.93 (MB)
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:47    620s] #Total wire length = 76282 um.
[12/28 22:42:47    620s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL1 = 5042 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL2 = 26202 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL3 = 24794 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL4 = 13685 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL5 = 5349 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:47    620s] #Total number of vias = 11182
[12/28 22:42:47    620s] #Up-Via Summary (total 11182):
[12/28 22:42:47    620s] #           
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] # METAL1           6136
[12/28 22:42:47    620s] # METAL2           4008
[12/28 22:42:47    620s] # METAL3            868
[12/28 22:42:47    620s] # METAL4            144
[12/28 22:42:47    620s] # METAL5             26
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] #                 11182 
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Total number of DRC violations = 0
[12/28 22:42:47    620s] #Total number of process antenna violations = 0
[12/28 22:42:47    620s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Total number of nets with non-default rule or having extra spacing = 5
[12/28 22:42:47    620s] #Total wire length = 76282 um.
[12/28 22:42:47    620s] #Total half perimeter of net bounding box = 69444 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL1 = 5042 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL2 = 26202 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL3 = 24794 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL4 = 13685 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL5 = 5349 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL6 = 1211 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL7 = 0 um.
[12/28 22:42:47    620s] #Total wire length on LAYER METAL8 = 0 um.
[12/28 22:42:47    620s] #Total number of vias = 11182
[12/28 22:42:47    620s] #Up-Via Summary (total 11182):
[12/28 22:42:47    620s] #           
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] # METAL1           6136
[12/28 22:42:47    620s] # METAL2           4008
[12/28 22:42:47    620s] # METAL3            868
[12/28 22:42:47    620s] # METAL4            144
[12/28 22:42:47    620s] # METAL5             26
[12/28 22:42:47    620s] #-----------------------
[12/28 22:42:47    620s] #                 11182 
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #Total number of DRC violations = 0
[12/28 22:42:47    620s] #Total number of process antenna violations = 0
[12/28 22:42:47    620s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] ### Time Record (Antenna Fixing) is uninstalled.
[12/28 22:42:47    620s] ### detail_route design signature (74): route=1928815487 flt_obj=0 vio=1905142130 shield_wire=1
[12/28 22:42:47    620s] ### Time Record (DB Export) is installed.
[12/28 22:42:47    620s] ### export design design signature (75): route=1928815487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=967370913 dirty_area=0, del_dirty_area=0 cell=2005141748 placement=497706455 pin_access=1971225757
[12/28 22:42:47    620s] ### Time Record (DB Export) is uninstalled.
[12/28 22:42:47    620s] ### Time Record (Post Callback) is installed.
[12/28 22:42:47    620s] ### Time Record (Post Callback) is uninstalled.
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] #detailRoute statistics:
[12/28 22:42:47    620s] #Cpu time = 00:00:01
[12/28 22:42:47    620s] #Elapsed time = 00:00:01
[12/28 22:42:47    620s] #Increased memory = -0.64 (MB)
[12/28 22:42:47    620s] #Total memory = 1239.77 (MB)
[12/28 22:42:47    620s] #Peak memory = 1372.93 (MB)
[12/28 22:42:47    620s] #Number of warnings = 2
[12/28 22:42:47    620s] #Total number of warnings = 21
[12/28 22:42:47    620s] #Number of fails = 0
[12/28 22:42:47    620s] #Total number of fails = 2
[12/28 22:42:47    620s] #Complete detailRoute on Tue Dec 28 22:42:47 2021
[12/28 22:42:47    620s] #
[12/28 22:42:47    620s] ### import design signature (76): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1971225757
[12/28 22:42:47    620s] ### Time Record (detailRoute) is uninstalled.
[12/28 22:42:47    620s] #Default setup view is reset to av_func_mode_max.
[12/28 22:42:47    620s] #routeDesign: cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1239.71 (MB), peak = 1372.93 (MB)
[12/28 22:42:47    620s] 
[12/28 22:42:47    620s] *** Summary of all messages that are not suppressed in this session:
[12/28 22:42:47    620s] Severity  ID               Count  Summary                                  
[12/28 22:42:47    620s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/28 22:42:47    620s] *** Message Summary: 1 warning(s), 0 error(s)
[12/28 22:42:47    620s] 
[12/28 22:42:47    620s] ### Time Record (routeDesign) is uninstalled.
[12/28 22:42:47    620s] ### 
[12/28 22:42:47    620s] ###   Scalability Statistics
[12/28 22:42:47    620s] ### 
[12/28 22:42:47    620s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:42:47    620s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/28 22:42:47    620s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:42:47    620s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/28 22:42:47    620s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[12/28 22:42:47    620s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/28 22:42:47    620s] ###   Post Route Wire Spreading     |        00:00:08|        00:00:08|             1.0|
[12/28 22:42:47    620s] ###   Entire Command                |        00:00:23|        00:00:23|             1.0|
[12/28 22:42:47    620s] ### --------------------------------+----------------+----------------+----------------+
[12/28 22:42:47    620s] ### 
[12/28 22:42:52    621s] <CMD> verify_drc
[12/28 22:42:52    621s]  *** Starting Verify DRC (MEM: 1731.9) ***
[12/28 22:42:52    621s] 
[12/28 22:42:52    621s]   VERIFY DRC ...... Starting Verification
[12/28 22:42:52    621s]   VERIFY DRC ...... Initializing
[12/28 22:42:52    621s]   VERIFY DRC ...... Deleting Existing Violations
[12/28 22:42:52    621s]   VERIFY DRC ...... Creating Sub-Areas
[12/28 22:42:52    621s]   VERIFY DRC ...... Using new threading
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 163.200} 1 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {165.920 0.000 331.840 163.200} 2 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {331.840 0.000 497.760 163.200} 3 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {497.760 0.000 653.660 163.200} 4 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {0.000 163.200 165.920 326.400} 5 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {165.920 163.200 331.840 326.400} 6 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {331.840 163.200 497.760 326.400} 7 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {497.760 163.200 653.660 326.400} 8 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {0.000 326.400 165.920 489.600} 9 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {165.920 326.400 331.840 489.600} 10 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {331.840 326.400 497.760 489.600} 11 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {497.760 326.400 653.660 489.600} 12 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {0.000 489.600 165.920 647.800} 13 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {165.920 489.600 331.840 647.800} 14 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {331.840 489.600 497.760 647.800} 15 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area: {497.760 489.600 653.660 647.800} 16 of 16
[12/28 22:42:52    621s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/28 22:42:52    621s] 
[12/28 22:42:52    621s]   Verification Complete : 0 Viols.
[12/28 22:42:52    621s] 
[12/28 22:42:52    621s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[12/28 22:42:52    621s] 
[12/28 22:43:18    623s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/28 22:43:18    623s] VERIFY_CONNECTIVITY use new engine.
[12/28 22:43:18    623s] 
[12/28 22:43:18    623s] ******** Start: VERIFY CONNECTIVITY ********
[12/28 22:43:18    623s] Start Time: Tue Dec 28 22:43:18 2021
[12/28 22:43:18    623s] 
[12/28 22:43:18    623s] Design Name: ipdc
[12/28 22:43:18    623s] Database Units: 2000
[12/28 22:43:18    623s] Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
[12/28 22:43:18    623s] Error Limit = 1000; Warning Limit = 50
[12/28 22:43:18    623s] Check all nets
[12/28 22:43:18    623s] **WARN: (IMPVFC-97):	IO pin VDD of net VDD has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/28 22:43:18    623s] **WARN: (IMPVFC-97):	IO pin VSS of net VSS has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/28 22:43:18    623s] 
[12/28 22:43:18    623s] Begin Summary 
[12/28 22:43:18    623s]   Found no problems or warnings.
[12/28 22:43:18    623s] End Summary
[12/28 22:43:18    623s] 
[12/28 22:43:18    623s] End Time: Tue Dec 28 22:43:18 2021
[12/28 22:43:18    623s] Time Elapsed: 0:00:00.0
[12/28 22:43:18    623s] 
[12/28 22:43:18    623s] ******** End: VERIFY CONNECTIVITY ********
[12/28 22:43:18    623s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/28 22:43:18    623s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/28 22:43:18    623s] 
[12/28 22:43:39    625s] <CMD> verifyProcessAntenna -report ipdc.antenna.rpt -error 1000
[12/28 22:43:39    625s] 
[12/28 22:43:39    625s] ******* START VERIFY ANTENNA ********
[12/28 22:43:39    625s] Report File: ipdc.antenna.rpt
[12/28 22:43:39    625s] LEF Macro File: ipdc.antenna.lef
[12/28 22:43:39    625s] Verification Complete: 0 Violations
[12/28 22:43:39    625s] ******* DONE VERIFY ANTENNA ********
[12/28 22:43:39    625s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[12/28 22:43:39    625s] 
[12/28 22:44:14    627s] <CMD> saveNetlist ipdc_pr.v
[12/28 22:44:14    627s] Writing Netlist "ipdc_pr.v" ...
[12/28 22:44:30    629s] <CMD> saveDesign ipdc/final
[12/28 22:44:30    629s] #% Begin save design ... (date=12/28 22:44:30, mem=1249.1M)
[12/28 22:44:30    629s] % Begin Save ccopt configuration ... (date=12/28 22:44:30, mem=1249.1M)
[12/28 22:44:30    629s] % End Save ccopt configuration ... (date=12/28 22:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.3M, current mem=1249.3M)
[12/28 22:44:30    629s] % Begin Save netlist data ... (date=12/28 22:44:30, mem=1249.3M)
[12/28 22:44:30    629s] Writing Binary DB to ipdc/final.dat/ipdc.v.bin in single-threaded mode...
[12/28 22:44:30    629s] % End Save netlist data ... (date=12/28 22:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.3M, current mem=1249.3M)
[12/28 22:44:30    629s] Saving symbol-table file ...
[12/28 22:44:30    629s] Saving congestion map file ipdc/final.dat/ipdc.route.congmap.gz ...
[12/28 22:44:32    629s] % Begin Save AAE data ... (date=12/28 22:44:32, mem=1249.6M)
[12/28 22:44:32    629s] Saving AAE Data ...
[12/28 22:44:32    629s] AAE DB initialization (MEM=1740.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/28 22:44:32    629s] % End Save AAE data ... (date=12/28 22:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.1M, current mem=1250.1M)
[12/28 22:44:37    635s] Saving preference file ipdc/final.dat/gui.pref.tcl ...
[12/28 22:44:37    635s] Saving mode setting ...
[12/28 22:44:37    635s] Saving global file ...
[12/28 22:44:38    635s] % Begin Save floorplan data ... (date=12/28 22:44:38, mem=1250.4M)
[12/28 22:44:38    635s] Saving floorplan file ...
[12/28 22:44:38    635s] % End Save floorplan data ... (date=12/28 22:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.4M, current mem=1250.4M)
[12/28 22:44:38    635s] Saving PG file ipdc/final.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 22:44:38 2021)
[12/28 22:44:38    635s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1743.5M) ***
[12/28 22:44:38    635s] Saving Drc markers ...
[12/28 22:44:38    635s] ... No Drc file written since there is no markers found.
[12/28 22:44:38    635s] % Begin Save placement data ... (date=12/28 22:44:38, mem=1250.4M)
[12/28 22:44:38    635s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 22:44:38    635s] Save Adaptive View Pruning View Names to Binary file
[12/28 22:44:38    635s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1746.5M) ***
[12/28 22:44:38    635s] % End Save placement data ... (date=12/28 22:44:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.4M, current mem=1250.4M)
[12/28 22:44:38    635s] % Begin Save routing data ... (date=12/28 22:44:38, mem=1250.4M)
[12/28 22:44:38    635s] Saving route file ...
[12/28 22:44:40    635s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=1743.5M) ***
[12/28 22:44:40    635s] % End Save routing data ... (date=12/28 22:44:40, total cpu=0:00:00.1, real=0:00:02.0, peak res=1250.6M, current mem=1250.6M)
[12/28 22:44:40    635s] Saving property file ipdc/final.dat/ipdc.prop
[12/28 22:44:40    635s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1746.5M) ***
[12/28 22:44:40    635s] #Saving pin access data to file ipdc/final.dat/ipdc.apa ...
[12/28 22:44:40    635s] #
[12/28 22:44:40    635s] % Begin Save power constraints data ... (date=12/28 22:44:40, mem=1250.6M)
[12/28 22:44:40    635s] % End Save power constraints data ... (date=12/28 22:44:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.6M, current mem=1250.6M)
[12/28 22:44:44    639s] Generated self-contained design final.dat
[12/28 22:44:44    639s] #% End save design ... (date=12/28 22:44:44, total cpu=0:00:10.3, real=0:00:14.0, peak res=1251.2M, current mem=1251.2M)
[12/28 22:44:44    639s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 22:44:44    639s] 
[12/28 22:44:46    639s] <CMD> zoomBox -113.83650 56.40600 900.59200 571.24500
[12/28 22:44:47    639s] <CMD> zoomBox 142.67900 144.20400 765.66450 460.37950
[12/28 22:44:48    639s] <CMD> zoomBox 337.93350 209.85300 663.13650 374.89900
[12/28 22:44:50    640s] <CMD> zoomBox 397.13700 229.71400 632.09650 348.96000
[12/28 22:44:52    640s] <CMD> zoomBox 415.36900 256.93000 538.02100 319.17800
[12/28 22:44:53    640s] <CMD> zoomBox 435.85100 266.06500 511.17550 304.29350
[12/28 22:45:05    641s] <CMD> zoomBox 381.73500 238.08550 551.49750 324.24300
[12/28 22:45:06    641s] <CMD> zoomBox 178.29950 136.01300 707.85750 404.77250
[12/28 22:45:08    641s] <CMD> fit
[12/28 22:47:26    653s] <CMD> zoomBox -114.50900 89.05700 747.75450 526.67000
[12/28 22:47:27    653s] <CMD> zoomBox 62.55700 176.08950 592.09550 444.83900
[12/28 22:47:29    653s] <CMD> zoomBox -386.40700 -0.85650 1017.64850 711.72500
[12/28 22:47:32    653s] <CMD> getIoFlowFlag
[12/28 23:06:59    746s] <CMD> zoomBox -89.90000 509.66700 235.30400 674.71350
[12/28 23:07:00    746s] <CMD> zoomBox -40.83950 583.64050 103.45650 656.87300
[12/28 23:07:01    746s] <CMD> zoomBox -15.44000 622.55150 38.98200 650.17150
[12/28 23:07:02    746s] <CMD> zoomBox -7.66600 634.42400 20.74300 648.84200
[12/28 23:07:04    746s] <CMD> zoomBox -3.15700 641.99700 9.44900 648.39500
[12/28 23:07:06    746s] <CMD> zoomBox -1.41200 644.77600 5.16900 648.11600
[12/28 23:08:26    753s] <CMD> panPage 0 -1
[12/28 23:08:26    753s] <CMD> panPage 1 0
[12/28 23:08:26    753s] <CMD> panPage 1 0
[12/28 23:08:26    753s] <CMD> panPage 1 0
[12/28 23:08:27    753s] <CMD> panPage 1 0
[12/28 23:08:27    753s] <CMD> panPage 1 0
[12/28 23:08:27    753s] <CMD> panPage 1 0
[12/28 23:08:27    753s] <CMD> panPage 1 0
[12/28 23:08:27    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:28    753s] <CMD> panPage 1 0
[12/28 23:08:29    753s] <CMD> fit
[12/28 23:08:30    753s] <CMD> zoomBox 197.80550 347.57600 820.79150 663.75150
[12/28 23:08:31    753s] <CMD> zoomBox 453.29900 515.75200 729.72200 656.04100
[12/28 23:08:32    753s] <CMD> zoomBox 564.35150 588.06000 687.00250 650.30750
[12/28 23:08:33    753s] <CMD> zoomBox 640.59850 638.03600 658.04600 646.89100
[12/28 23:08:34    753s] <CMD> zoomBox 646.64100 642.01750 655.74950 646.64000
[12/28 23:08:34    753s] <CMD> panPage 0 1
[12/28 23:08:35    753s] <CMD> panPage 0 1
[12/28 23:08:49    754s] <CMD> zoomBox 649.70100 646.02950 654.45650 648.44300
[12/28 23:08:50    754s] <CMD> zoomBox 651.00900 646.53450 653.93000 648.01700
[12/28 23:10:46    764s] <CMD> zoomBox 650.81500 646.44350 654.25150 648.18750
[12/28 23:10:49    764s] <CMD> fit
[12/28 23:12:31    772s] **WARN: (IMPAFPU-9006):	Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesign + earlyGlobalRoute + create_ps_per_micron_model + timeDesign -proto + load_timing_debug_report -proto' to analyze congestion and timing for the floorplan.
[12/28 23:12:31    772s] <CMD> get_proto_model -type_match {flex_module flex_instgroup blackbox} -committed -name -tcl
[12/28 23:12:31    772s] <CMD> getNanoRouteMode -user -routeTopRoutingLayer
[12/28 23:12:31    772s] <CMD> getRouteMode -earlyGlobalMaxRouteLayer -quiet
[12/28 23:12:31    772s] <CMD> unplaceAllInsts
[12/28 23:12:31    772s] <CMD> editDelete -type signal
[12/28 23:12:31    772s] Start to collect the design information.
[12/28 23:12:31    772s] Build netlist information for Cell ipdc.
[12/28 23:12:31    772s] Finished collecting the design information.
[12/28 23:12:31    772s] #spOpts: N=130 
[12/28 23:12:31    772s] All LLGs are deleted
[12/28 23:12:31    772s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1753.9M
[12/28 23:12:31    772s] Core basic site is TSM13SITE
[12/28 23:12:31    772s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 23:12:31    772s] SiteArray: use 675,840 bytes
[12/28 23:12:31    772s] SiteArray: current memory after site array memory allocation 1753.9M
[12/28 23:12:31    772s] SiteArray: FP blocked sites are writable
[12/28 23:12:31    772s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 23:12:31    772s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:1753.9M
[12/28 23:12:31    772s] Average module density = 1.000.
[12/28 23:12:31    772s] Density for the design = 1.000.
[12/28 23:12:31    772s]        = stdcell_area 73928 sites (125485 um^2) / alloc_area 73928 sites (125485 um^2).
[12/28 23:12:31    772s] Pin Density = 0.04420.
[12/28 23:12:31    772s]             = total # of pins 6260 / total area 141636.
[12/28 23:12:31    772s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1753.9M
[12/28 23:12:31    772s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1753.9M
[12/28 23:12:31    772s] ************************* Analyze Floorplan **************************
[12/28 23:12:31    772s]     Die Area(um^2)            : 423440.95
[12/28 23:12:31    772s]     Core Area(um^2)           : 240412.95
[12/28 23:12:31    772s]     Chip Density (Counting Std Cells and MACROs and IOs): 42.325%
[12/28 23:12:31    772s]     Core Density (Counting Std Cells and MACROs): 74.547%
[12/28 23:12:31    772s]     Average utilization       : 100.000%
[12/28 23:12:31    772s]     Number of instance(s)     : 5042
[12/28 23:12:31    772s]     Number of Macro(s)        : 3
[12/28 23:12:31    772s]     Number of IO Pin(s)       : 59
[12/28 23:12:31    772s]     Number of Power Domain(s) : 0
[12/28 23:12:31    772s] ************************* Estimation Results *************************
[12/28 23:12:31    772s] **********************************************************************
[12/28 23:12:34    772s] <CMD> zoomBox -192.21600 88.03500 822.21250 602.87400
[12/28 23:12:35    772s] <CMD> zoomBox -120.75450 135.06600 741.50950 572.67900
[12/28 23:12:36    772s] <CMD> zoomBox 57.83550 209.64900 587.37350 478.39850
[12/28 23:12:36    772s] <CMD> zoomBox 100.48800 227.41700 550.59550 455.85400
[12/28 23:12:37    772s] <CMD> zoomBox 234.94350 283.72800 434.66000 385.08750
[12/28 23:12:39    773s] <CMD> zoomBox 164.31250 255.58100 489.51950 420.62900
[12/28 23:12:40    773s] <CMD> zoomBox 49.30300 209.74950 578.84850 478.50250
[12/28 23:12:43    773s] <CMD> zoomBox -3.29400 188.78900 619.70100 504.96950
[12/28 23:12:44    773s] <CMD> zoomBox -223.61650 101.25050 790.82750 616.09750
[12/28 23:12:44    773s] <CMD> zoomBox -324.37550 61.31300 869.08800 667.01550
[12/28 23:12:47    773s] <CMD> fit
[12/28 23:39:28    902s] <CMD> setDrawView ameba
[12/28 23:39:28    902s] <CMD> setDrawView place
[12/28 23:39:30    902s] <CMD> zoomBox 43.69050 170.59000 776.61550 542.56150
[12/28 23:39:31    902s] <CMD> zoomBox 283.18900 279.44650 608.39200 444.49250
[12/28 23:39:32    902s] <CMD> zoomBox 310.67400 291.47300 587.09650 431.76200
[12/28 23:39:33    902s] <CMD> setDrawView fplan
[12/28 23:39:35    902s] <CMD> setDrawView place
[12/28 23:44:04    924s] <CMD> zoomBox 255.31700 260.04900 637.90950 454.22100
[12/28 23:44:05    924s] <CMD> zoomBox 129.98700 187.77050 752.97600 503.94750
[12/28 23:44:57    928s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Dec 28 23:44:57 2021
  Total CPU time:     0:15:53
  Total real time:    2:23:22
  Peak memory (main): 1354.45MB

[12/28 23:44:57    928s] 
[12/28 23:44:57    928s] *** Memory Usage v#1 (Current mem = 1753.898M, initial mem = 274.973M) ***
[12/28 23:44:57    928s] 
[12/28 23:44:57    928s] *** Summary of all messages that are not suppressed in this session:
[12/28 23:44:57    928s] Severity  ID               Count  Summary                                  
[12/28 23:44:57    928s] WARNING   IMPLF-44            22  Macro '%s' has no SIZE statement or a ze...
[12/28 23:44:57    928s] WARNING   IMPLF-200           20  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/28 23:44:57    928s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/28 23:44:57    928s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[12/28 23:44:57    928s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/28 23:44:57    928s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/28 23:44:57    928s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/28 23:44:57    928s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[12/28 23:44:57    928s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/28 23:44:57    928s] WARNING   IMPVFC-97            2  IO pin %s of net %s has not been assigne...
[12/28 23:44:57    928s] WARNING   IMPPP-531           20  ViaGen Warning: %s rule violation, no vi...
[12/28 23:44:57    928s] WARNING   IMPPP-532           15  ViaGen Warning: top layer and bottom lay...
[12/28 23:44:57    928s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[12/28 23:44:57    928s] WARNING   IMPPP-570            4  The power planner detected cut layer obs...
[12/28 23:44:57    928s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/28 23:44:57    928s] WARNING   IMPSP-9025           5  No scan chain specified/traced.          
[12/28 23:44:57    928s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[12/28 23:44:57    928s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/28 23:44:57    928s] WARNING   IMPOPT-665         117  %s : Net has unplaced terms or is connec...
[12/28 23:44:57    928s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/28 23:44:57    928s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[12/28 23:44:57    928s] WARNING   IMPAFPU-9006         1  Command 'analyzeFloorplan' is obsolete. ...
[12/28 23:44:57    928s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/28 23:44:57    928s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[12/28 23:44:57    928s] ERROR     TCLCMD-994           1  Can not find '%s' object with the name '...
[12/28 23:44:57    928s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/28 23:44:57    928s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/28 23:44:57    928s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/28 23:44:57    928s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/28 23:44:57    928s] *** Message Summary: 1317 warning(s), 1 error(s)
[12/28 23:44:57    928s] 
[12/28 23:44:57    928s] --- Ending "Innovus" (totcpu=0:15:29, real=2:23:21, mem=1753.9M) ---
