-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of kernel_mhsa is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "kernel_mhsa_kernel_mhsa,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.696000,HLS_SYN_LAT=31004562,HLS_SYN_TPT=none,HLS_SYN_MEM=50,HLS_SYN_DSP=0,HLS_SYN_FF=28175,HLS_SYN_LUT=43641,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (99 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (99 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (99 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (99 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (99 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (99 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (99 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (99 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (99 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (99 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (99 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv64_300 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_358637BD : STD_LOGIC_VECTOR (31 downto 0) := "00110101100001100011011110111101";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_44400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100010000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv27_900C00 : STD_LOGIC_VECTOR (26 downto 0) := "000100100000000110000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv27_C00 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000110000000000";
    constant ap_const_lv27_240C00 : STD_LOGIC_VECTOR (26 downto 0) := "000001001000000110000000000";
    constant ap_const_lv27_480C00 : STD_LOGIC_VECTOR (26 downto 0) := "000010010000000110000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv27_6C0C00 : STD_LOGIC_VECTOR (26 downto 0) := "000011011000000110000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (99 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal current_token : STD_LOGIC_VECTOR (63 downto 0);
    signal position : STD_LOGIC_VECTOR (31 downto 0);
    signal weights : STD_LOGIC_VECTOR (63 downto 0);
    signal key_cache : STD_LOGIC_VECTOR (63 downto 0);
    signal value_cache : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln53_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal gmem3_blk_n_AW : STD_LOGIC;
    signal gmem3_blk_n_B : STD_LOGIC;
    signal grp_fu_2183_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2201 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal value_cache_read_reg_2837 : STD_LOGIC_VECTOR (63 downto 0);
    signal key_cache_read_reg_2843 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_read_reg_2849 : STD_LOGIC_VECTOR (63 downto 0);
    signal position_read_reg_2858 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_2207_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_3257 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem0_addr_reg_3263 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_3271 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul43_fu_2260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul43_reg_3277 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add141_fu_2266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add141_reg_3282 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln100_fu_2286_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln100_reg_3287 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_3_fu_2318_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_3_reg_3293 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln53_5_fu_2332_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln53_5_reg_3304 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln53_6_fu_2338_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln53_6_reg_3309 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_x_assign_reg_3320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_fu_2190_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln5_fu_2391_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln5_reg_3331 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_fu_2416_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln60_reg_3341 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal wq_fu_2424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wq_reg_3346 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal add_ln61_fu_2430_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln61_reg_3351 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal wk_fu_2438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wk_reg_3356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal add_ln62_fu_2444_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln62_reg_3361 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal sub_ln53_fu_2467_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln53_reg_3366 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal add_ln53_1_fu_2477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_1_reg_3372 : STD_LOGIC_VECTOR (31 downto 0);
    signal wv_fu_2485_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wv_reg_3377 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln7_fu_2512_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln7_reg_3382 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln85_1_fu_2537_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln85_1_reg_3392 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln155_fu_2568_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln155_reg_3402 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal or_ln1_fu_2589_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln1_reg_3410 : STD_LOGIC_VECTOR (22 downto 0);
    signal wo_fu_2609_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wo_reg_3415 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_udiv1_fu_2814_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_udiv1_reg_3612 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal out_rms_vec_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_ce0 : STD_LOGIC;
    signal out_rms_vec_we0 : STD_LOGIC;
    signal out_rms_vec_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_1_ce0 : STD_LOGIC;
    signal out_rms_vec_1_we0 : STD_LOGIC;
    signal out_rms_vec_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_2_ce0 : STD_LOGIC;
    signal out_rms_vec_2_we0 : STD_LOGIC;
    signal out_rms_vec_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_3_ce0 : STD_LOGIC;
    signal out_rms_vec_3_we0 : STD_LOGIC;
    signal out_rms_vec_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_4_ce0 : STD_LOGIC;
    signal out_rms_vec_4_we0 : STD_LOGIC;
    signal out_rms_vec_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_5_ce0 : STD_LOGIC;
    signal out_rms_vec_5_we0 : STD_LOGIC;
    signal out_rms_vec_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_6_ce0 : STD_LOGIC;
    signal out_rms_vec_6_we0 : STD_LOGIC;
    signal out_rms_vec_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_rms_vec_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_rms_vec_7_ce0 : STD_LOGIC;
    signal out_rms_vec_7_we0 : STD_LOGIC;
    signal out_rms_vec_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_ce0 : STD_LOGIC;
    signal out_q_we0 : STD_LOGIC;
    signal out_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_1_ce0 : STD_LOGIC;
    signal out_q_1_we0 : STD_LOGIC;
    signal out_q_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_2_ce0 : STD_LOGIC;
    signal out_q_2_we0 : STD_LOGIC;
    signal out_q_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_3_ce0 : STD_LOGIC;
    signal out_q_3_we0 : STD_LOGIC;
    signal out_q_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_4_ce0 : STD_LOGIC;
    signal out_q_4_we0 : STD_LOGIC;
    signal out_q_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_5_ce0 : STD_LOGIC;
    signal out_q_5_we0 : STD_LOGIC;
    signal out_q_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_6_ce0 : STD_LOGIC;
    signal out_q_6_we0 : STD_LOGIC;
    signal out_q_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_7_ce0 : STD_LOGIC;
    signal out_q_7_we0 : STD_LOGIC;
    signal out_q_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_ce0 : STD_LOGIC;
    signal out_q_rope_we0 : STD_LOGIC;
    signal out_q_rope_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_1_ce0 : STD_LOGIC;
    signal out_q_rope_1_we0 : STD_LOGIC;
    signal out_q_rope_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_2_ce0 : STD_LOGIC;
    signal out_q_rope_2_we0 : STD_LOGIC;
    signal out_q_rope_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_3_ce0 : STD_LOGIC;
    signal out_q_rope_3_we0 : STD_LOGIC;
    signal out_q_rope_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_4_ce0 : STD_LOGIC;
    signal out_q_rope_4_we0 : STD_LOGIC;
    signal out_q_rope_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_5_ce0 : STD_LOGIC;
    signal out_q_rope_5_we0 : STD_LOGIC;
    signal out_q_rope_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_6_ce0 : STD_LOGIC;
    signal out_q_rope_6_we0 : STD_LOGIC;
    signal out_q_rope_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_q_rope_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_q_rope_7_ce0 : STD_LOGIC;
    signal out_q_rope_7_we0 : STD_LOGIC;
    signal out_q_rope_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_ce0 : STD_LOGIC;
    signal out_k_we0 : STD_LOGIC;
    signal out_k_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_1_ce0 : STD_LOGIC;
    signal out_k_1_we0 : STD_LOGIC;
    signal out_k_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_2_ce0 : STD_LOGIC;
    signal out_k_2_we0 : STD_LOGIC;
    signal out_k_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_3_ce0 : STD_LOGIC;
    signal out_k_3_we0 : STD_LOGIC;
    signal out_k_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_4_ce0 : STD_LOGIC;
    signal out_k_4_we0 : STD_LOGIC;
    signal out_k_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_5_ce0 : STD_LOGIC;
    signal out_k_5_we0 : STD_LOGIC;
    signal out_k_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_6_ce0 : STD_LOGIC;
    signal out_k_6_we0 : STD_LOGIC;
    signal out_k_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_7_ce0 : STD_LOGIC;
    signal out_k_7_we0 : STD_LOGIC;
    signal out_k_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_ce0 : STD_LOGIC;
    signal out_k_rope_we0 : STD_LOGIC;
    signal out_k_rope_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_1_ce0 : STD_LOGIC;
    signal out_k_rope_1_we0 : STD_LOGIC;
    signal out_k_rope_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_2_ce0 : STD_LOGIC;
    signal out_k_rope_2_we0 : STD_LOGIC;
    signal out_k_rope_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_3_ce0 : STD_LOGIC;
    signal out_k_rope_3_we0 : STD_LOGIC;
    signal out_k_rope_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_4_ce0 : STD_LOGIC;
    signal out_k_rope_4_we0 : STD_LOGIC;
    signal out_k_rope_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_5_ce0 : STD_LOGIC;
    signal out_k_rope_5_we0 : STD_LOGIC;
    signal out_k_rope_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_6_ce0 : STD_LOGIC;
    signal out_k_rope_6_we0 : STD_LOGIC;
    signal out_k_rope_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_k_rope_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_k_rope_7_ce0 : STD_LOGIC;
    signal out_k_rope_7_we0 : STD_LOGIC;
    signal out_k_rope_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_ce0 : STD_LOGIC;
    signal out_v_we0 : STD_LOGIC;
    signal out_v_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_1_ce0 : STD_LOGIC;
    signal out_v_1_we0 : STD_LOGIC;
    signal out_v_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_2_ce0 : STD_LOGIC;
    signal out_v_2_we0 : STD_LOGIC;
    signal out_v_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_3_ce0 : STD_LOGIC;
    signal out_v_3_we0 : STD_LOGIC;
    signal out_v_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_4_ce0 : STD_LOGIC;
    signal out_v_4_we0 : STD_LOGIC;
    signal out_v_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_5_ce0 : STD_LOGIC;
    signal out_v_5_we0 : STD_LOGIC;
    signal out_v_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_6_ce0 : STD_LOGIC;
    signal out_v_6_we0 : STD_LOGIC;
    signal out_v_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_v_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_v_7_ce0 : STD_LOGIC;
    signal out_v_7_we0 : STD_LOGIC;
    signal out_v_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_ce0 : STD_LOGIC;
    signal xb_we0 : STD_LOGIC;
    signal xb_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_1_ce0 : STD_LOGIC;
    signal xb_1_we0 : STD_LOGIC;
    signal xb_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_2_ce0 : STD_LOGIC;
    signal xb_2_we0 : STD_LOGIC;
    signal xb_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_3_ce0 : STD_LOGIC;
    signal xb_3_we0 : STD_LOGIC;
    signal xb_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_4_ce0 : STD_LOGIC;
    signal xb_4_we0 : STD_LOGIC;
    signal xb_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_5_ce0 : STD_LOGIC;
    signal xb_5_we0 : STD_LOGIC;
    signal xb_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_6_ce0 : STD_LOGIC;
    signal xb_6_we0 : STD_LOGIC;
    signal xb_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb_7_ce0 : STD_LOGIC;
    signal xb_7_we0 : STD_LOGIC;
    signal xb_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_ce0 : STD_LOGIC;
    signal xb2_we0 : STD_LOGIC;
    signal xb2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_1_ce0 : STD_LOGIC;
    signal xb2_1_we0 : STD_LOGIC;
    signal xb2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_2_ce0 : STD_LOGIC;
    signal xb2_2_we0 : STD_LOGIC;
    signal xb2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_3_ce0 : STD_LOGIC;
    signal xb2_3_we0 : STD_LOGIC;
    signal xb2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_4_ce0 : STD_LOGIC;
    signal xb2_4_we0 : STD_LOGIC;
    signal xb2_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_5_ce0 : STD_LOGIC;
    signal xb2_5_we0 : STD_LOGIC;
    signal xb2_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_6_ce0 : STD_LOGIC;
    signal xb2_6_we0 : STD_LOGIC;
    signal xb2_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xb2_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal xb2_7_ce0 : STD_LOGIC;
    signal xb2_7_we0 : STD_LOGIC;
    signal xb2_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_ce0 : STD_LOGIC;
    signal current_input_we0 : STD_LOGIC;
    signal current_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_ce1 : STD_LOGIC;
    signal current_input_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_8_ce0 : STD_LOGIC;
    signal current_input_8_we0 : STD_LOGIC;
    signal current_input_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_8_ce1 : STD_LOGIC;
    signal current_input_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_9_ce0 : STD_LOGIC;
    signal current_input_9_we0 : STD_LOGIC;
    signal current_input_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_9_ce1 : STD_LOGIC;
    signal current_input_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_10_ce0 : STD_LOGIC;
    signal current_input_10_we0 : STD_LOGIC;
    signal current_input_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_10_ce1 : STD_LOGIC;
    signal current_input_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_11_ce0 : STD_LOGIC;
    signal current_input_11_we0 : STD_LOGIC;
    signal current_input_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_11_ce1 : STD_LOGIC;
    signal current_input_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_12_ce0 : STD_LOGIC;
    signal current_input_12_we0 : STD_LOGIC;
    signal current_input_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_12_ce1 : STD_LOGIC;
    signal current_input_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_13_ce0 : STD_LOGIC;
    signal current_input_13_we0 : STD_LOGIC;
    signal current_input_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_13_ce1 : STD_LOGIC;
    signal current_input_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_14_ce0 : STD_LOGIC;
    signal current_input_14_we0 : STD_LOGIC;
    signal current_input_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_input_14_ce1 : STD_LOGIC;
    signal current_input_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_ce0 : STD_LOGIC;
    signal att_we0 : STD_LOGIC;
    signal att_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_1_ce0 : STD_LOGIC;
    signal att_1_we0 : STD_LOGIC;
    signal att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_2_ce0 : STD_LOGIC;
    signal att_2_we0 : STD_LOGIC;
    signal att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_3_ce0 : STD_LOGIC;
    signal att_3_we0 : STD_LOGIC;
    signal att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_4_ce0 : STD_LOGIC;
    signal att_4_we0 : STD_LOGIC;
    signal att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_5_ce0 : STD_LOGIC;
    signal att_5_we0 : STD_LOGIC;
    signal att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_6_ce0 : STD_LOGIC;
    signal att_6_we0 : STD_LOGIC;
    signal att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_7_ce0 : STD_LOGIC;
    signal att_7_we0 : STD_LOGIC;
    signal att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_8_ce0 : STD_LOGIC;
    signal att_8_we0 : STD_LOGIC;
    signal att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_9_ce0 : STD_LOGIC;
    signal att_9_we0 : STD_LOGIC;
    signal att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_10_ce0 : STD_LOGIC;
    signal att_10_we0 : STD_LOGIC;
    signal att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal att_11_ce0 : STD_LOGIC;
    signal att_11_we0 : STD_LOGIC;
    signal att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal att_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_0_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_0_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_0_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_0_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_1_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_1_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_1_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_1_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_2_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_2_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_2_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_2_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_3_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_3_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_3_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_3_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_4_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_4_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_4_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_4_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_5_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_5_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_5_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_5_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_6_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_6_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_6_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_6_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_7_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_7_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_7_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_o_vec_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_o_vec_7_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_0_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_0_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_0_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_0_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_1_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_1_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_1_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_1_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_2_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_2_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_2_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_2_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_3_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_3_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_3_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_3_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_4_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_4_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_4_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_4_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_5_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_5_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_5_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_5_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_6_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_6_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_6_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_6_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_7_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_7_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_7_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_vec_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_i_vec_7_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1772_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1772_i_mat : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1772_ap_start : STD_LOGIC;
    signal grp_matmul_1_fu_1772_ap_done : STD_LOGIC;
    signal grp_matmul_1_fu_1772_ap_ready : STD_LOGIC;
    signal grp_matmul_1_fu_1772_ap_idle : STD_LOGIC;
    signal grp_matmul_1_fu_1772_ap_continue : STD_LOGIC;
    signal grp_RoPE_fu_1803_ap_start : STD_LOGIC;
    signal grp_RoPE_fu_1803_ap_done : STD_LOGIC;
    signal grp_RoPE_fu_1803_ap_idle : STD_LOGIC;
    signal grp_RoPE_fu_1803_ap_ready : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_0_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_0_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_1_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_1_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_2_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_2_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_3_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_3_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_4_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_4_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_5_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_5_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_6_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_6_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_out_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_out_7_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_7_we0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_0_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_1_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_2_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_3_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_4_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_5_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_6_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_RoPE_fu_1803_in_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_RoPE_fu_1803_in_7_ce0 : STD_LOGIC;
    signal grp_RoPE_fu_1803_in_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out_ap_vld : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0 : STD_LOGIC;
    signal gmem0_0_AWVALID : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_WVALID : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARVALID : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RREADY : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem0_0_BREADY : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_ARVALID : STD_LOGIC;
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RREADY : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem2_0_AWVALID : STD_LOGIC;
    signal gmem2_0_AWREADY : STD_LOGIC;
    signal gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_WVALID : STD_LOGIC;
    signal gmem2_0_WREADY : STD_LOGIC;
    signal gmem2_0_ARVALID : STD_LOGIC;
    signal gmem2_0_ARREADY : STD_LOGIC;
    signal gmem2_0_RVALID : STD_LOGIC;
    signal gmem2_0_RREADY : STD_LOGIC;
    signal gmem2_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem2_0_BVALID : STD_LOGIC;
    signal gmem2_0_BREADY : STD_LOGIC;
    signal gmem3_0_AWVALID : STD_LOGIC;
    signal gmem3_0_AWREADY : STD_LOGIC;
    signal gmem3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_0_WVALID : STD_LOGIC;
    signal gmem3_0_WREADY : STD_LOGIC;
    signal gmem3_0_ARVALID : STD_LOGIC;
    signal gmem3_0_ARREADY : STD_LOGIC;
    signal gmem3_0_RVALID : STD_LOGIC;
    signal gmem3_0_RREADY : STD_LOGIC;
    signal gmem3_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem3_0_BVALID : STD_LOGIC;
    signal gmem3_0_BREADY : STD_LOGIC;
    signal h_reg_910 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal local_accum_63_load_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln155_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal local_accum_59_load_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_55_load_reg_946 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_51_load_reg_958 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_47_load_reg_970 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_43_load_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_39_load_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_35_load_reg_1006 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_31_load_reg_1018 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_27_load_reg_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_23_load_reg_1042 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_19_load_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_15_load_reg_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_11_load_reg_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_7_load_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_3_load_reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_62_load_reg_1114 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_58_load_reg_1126 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_54_load_reg_1138 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_50_load_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_46_load_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_42_load_reg_1174 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_38_load_reg_1186 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_34_load_reg_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_30_load_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_26_load_reg_1222 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_22_load_reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_18_load_reg_1246 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_14_load_reg_1258 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_10_load_reg_1270 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_6_load_reg_1282 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_2_load_reg_1294 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_61_load_reg_1306 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_57_load_reg_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_53_load_reg_1330 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_49_load_reg_1342 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_45_load_reg_1354 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_41_load_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_37_load_reg_1378 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_33_load_reg_1390 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_29_load_reg_1402 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_25_load_reg_1414 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_21_load_reg_1426 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_17_load_reg_1438 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_13_load_reg_1450 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_9_load_reg_1462 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_5_load_reg_1474 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_1_load_reg_1486 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_60_load_reg_1498 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_56_load_reg_1510 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_52_load_reg_1522 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_48_load_reg_1534 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_44_load_reg_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_40_load_reg_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_36_load_reg_1570 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_32_load_reg_1582 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_28_load_reg_1594 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_24_load_reg_1606 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_20_load_reg_1618 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_16_load_reg_1630 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_12_load_reg_1642 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_8_load_reg_1654 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_4_load_reg_1666 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_accum_load_reg_1678 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state14_io : BOOLEAN;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg : STD_LOGIC := '0';
    signal grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg : STD_LOGIC := '0';
    signal grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg : STD_LOGIC := '0';
    signal grp_matmul_1_fu_1772_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_reg_grp_matmul_1_fu_1772_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_matmul_1_fu_1772_ap_done : STD_LOGIC := '0';
    signal ap_block_state57_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_matmul_1_fu_1772_ap_ready : STD_LOGIC;
    signal ap_block_state59_on_subcall_done : BOOLEAN;
    signal ap_block_state61_io : BOOLEAN;
    signal ap_block_state61_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_block_state85_on_subcall_done : BOOLEAN;
    signal grp_RoPE_fu_1803_ap_start_reg : STD_LOGIC := '0';
    signal grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg : STD_LOGIC := '0';
    signal grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal sext_ln47_fu_2217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_fu_2401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln85_fu_2522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln85_1_fu_2547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state74 : BOOLEAN;
    signal phi_mul_fu_226 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal l_fu_230 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_2178_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2183_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal tmp_fu_2232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_235_fu_2250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_236_fu_2255_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln53_fu_2271_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln53_fu_2274_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln100_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_2294_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal umax_fu_2310_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln53_2_fu_2375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_2_fu_2378_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_fu_2421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_2435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_2456_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl_fu_2449_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln53_fu_2463_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln53_1_fu_2473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln62_fu_2482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_2491_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln53_3_fu_2498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_4_fu_2507_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_3_fu_2502_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_2580_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln63_fu_2600_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln63_fu_2605_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2183_ce : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal pre_grp_fu_2183_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_2183_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2190_ce : STD_LOGIC;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_fu_3617_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3617_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3621_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3621_ce : STD_LOGIC;
    signal pre_grp_fu_3621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_3621_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (99 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_block_state15_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln47 : IN STD_LOGIC_VECTOR (61 downto 0);
        current_input_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce0 : OUT STD_LOGIC;
        current_input_14_we0 : OUT STD_LOGIC;
        current_input_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce0 : OUT STD_LOGIC;
        current_input_13_we0 : OUT STD_LOGIC;
        current_input_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce0 : OUT STD_LOGIC;
        current_input_12_we0 : OUT STD_LOGIC;
        current_input_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce0 : OUT STD_LOGIC;
        current_input_11_we0 : OUT STD_LOGIC;
        current_input_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce0 : OUT STD_LOGIC;
        current_input_10_we0 : OUT STD_LOGIC;
        current_input_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce0 : OUT STD_LOGIC;
        current_input_9_we0 : OUT STD_LOGIC;
        current_input_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce0 : OUT STD_LOGIC;
        current_input_8_we0 : OUT STD_LOGIC;
        current_input_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce0 : OUT STD_LOGIC;
        current_input_we0 : OUT STD_LOGIC;
        current_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce0 : OUT STD_LOGIC;
        current_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce0 : OUT STD_LOGIC;
        current_input_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce0 : OUT STD_LOGIC;
        current_input_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce0 : OUT STD_LOGIC;
        current_input_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce0 : OUT STD_LOGIC;
        current_input_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce0 : OUT STD_LOGIC;
        current_input_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce0 : OUT STD_LOGIC;
        current_input_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce0 : OUT STD_LOGIC;
        current_input_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_local_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_local_out_ap_vld : OUT STD_LOGIC );
    end component;


    component kernel_mhsa_kernel_mhsa_Outline_ATT_INIT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln100 : IN STD_LOGIC_VECTOR (32 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_we0 : OUT STD_LOGIC;
        att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_we0 : OUT STD_LOGIC;
        att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_we0 : OUT STD_LOGIC;
        att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_we0 : OUT STD_LOGIC;
        att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_we0 : OUT STD_LOGIC;
        att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_we0 : OUT STD_LOGIC;
        att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_we0 : OUT STD_LOGIC;
        att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_we0 : OUT STD_LOGIC;
        att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_we0 : OUT STD_LOGIC;
        att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_we0 : OUT STD_LOGIC;
        att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_we0 : OUT STD_LOGIC;
        att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_ce0 : OUT STD_LOGIC;
        att_we0 : OUT STD_LOGIC;
        att_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xb_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_7_ce0 : OUT STD_LOGIC;
        xb_7_we0 : OUT STD_LOGIC;
        xb_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_6_ce0 : OUT STD_LOGIC;
        xb_6_we0 : OUT STD_LOGIC;
        xb_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_5_ce0 : OUT STD_LOGIC;
        xb_5_we0 : OUT STD_LOGIC;
        xb_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_4_ce0 : OUT STD_LOGIC;
        xb_4_we0 : OUT STD_LOGIC;
        xb_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_3_ce0 : OUT STD_LOGIC;
        xb_3_we0 : OUT STD_LOGIC;
        xb_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_2_ce0 : OUT STD_LOGIC;
        xb_2_we0 : OUT STD_LOGIC;
        xb_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_1_ce0 : OUT STD_LOGIC;
        xb_1_we0 : OUT STD_LOGIC;
        xb_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_ce0 : OUT STD_LOGIC;
        xb_we0 : OUT STD_LOGIC;
        xb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln27 : IN STD_LOGIC_VECTOR (61 downto 0);
        out_rms_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_7_ce0 : OUT STD_LOGIC;
        out_rms_vec_7_we0 : OUT STD_LOGIC;
        out_rms_vec_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_6_ce0 : OUT STD_LOGIC;
        out_rms_vec_6_we0 : OUT STD_LOGIC;
        out_rms_vec_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_5_ce0 : OUT STD_LOGIC;
        out_rms_vec_5_we0 : OUT STD_LOGIC;
        out_rms_vec_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_4_ce0 : OUT STD_LOGIC;
        out_rms_vec_4_we0 : OUT STD_LOGIC;
        out_rms_vec_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_3_ce0 : OUT STD_LOGIC;
        out_rms_vec_3_we0 : OUT STD_LOGIC;
        out_rms_vec_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_2_ce0 : OUT STD_LOGIC;
        out_rms_vec_2_we0 : OUT STD_LOGIC;
        out_rms_vec_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_1_ce0 : OUT STD_LOGIC;
        out_rms_vec_1_we0 : OUT STD_LOGIC;
        out_rms_vec_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_rms_vec_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_rms_vec_ce0 : OUT STD_LOGIC;
        out_rms_vec_we0 : OUT STD_LOGIC;
        out_rms_vec_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce0 : OUT STD_LOGIC;
        current_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce0 : OUT STD_LOGIC;
        current_input_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce0 : OUT STD_LOGIC;
        current_input_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce0 : OUT STD_LOGIC;
        current_input_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce0 : OUT STD_LOGIC;
        current_input_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce0 : OUT STD_LOGIC;
        current_input_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce0 : OUT STD_LOGIC;
        current_input_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce0 : OUT STD_LOGIC;
        current_input_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3617_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3617_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3617_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_matmul_1 IS
    port (
        o_vec_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_0_ce0 : OUT STD_LOGIC;
        o_vec_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_0_we0 : OUT STD_LOGIC;
        o_vec_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_0_ce1 : OUT STD_LOGIC;
        o_vec_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_0_we1 : OUT STD_LOGIC;
        o_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_1_ce0 : OUT STD_LOGIC;
        o_vec_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_1_we0 : OUT STD_LOGIC;
        o_vec_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_1_ce1 : OUT STD_LOGIC;
        o_vec_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_1_we1 : OUT STD_LOGIC;
        o_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_2_ce0 : OUT STD_LOGIC;
        o_vec_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_2_we0 : OUT STD_LOGIC;
        o_vec_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_2_ce1 : OUT STD_LOGIC;
        o_vec_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_2_we1 : OUT STD_LOGIC;
        o_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_3_ce0 : OUT STD_LOGIC;
        o_vec_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_3_we0 : OUT STD_LOGIC;
        o_vec_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_3_ce1 : OUT STD_LOGIC;
        o_vec_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_3_we1 : OUT STD_LOGIC;
        o_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_4_ce0 : OUT STD_LOGIC;
        o_vec_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_4_we0 : OUT STD_LOGIC;
        o_vec_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_4_ce1 : OUT STD_LOGIC;
        o_vec_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_4_we1 : OUT STD_LOGIC;
        o_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_5_ce0 : OUT STD_LOGIC;
        o_vec_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_5_we0 : OUT STD_LOGIC;
        o_vec_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_5_ce1 : OUT STD_LOGIC;
        o_vec_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_5_we1 : OUT STD_LOGIC;
        o_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_6_ce0 : OUT STD_LOGIC;
        o_vec_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_6_we0 : OUT STD_LOGIC;
        o_vec_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_6_ce1 : OUT STD_LOGIC;
        o_vec_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_6_we1 : OUT STD_LOGIC;
        o_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_7_ce0 : OUT STD_LOGIC;
        o_vec_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_7_we0 : OUT STD_LOGIC;
        o_vec_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        o_vec_7_ce1 : OUT STD_LOGIC;
        o_vec_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o_vec_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        o_vec_7_we1 : OUT STD_LOGIC;
        i_vec_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_0_ce0 : OUT STD_LOGIC;
        i_vec_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_0_we0 : OUT STD_LOGIC;
        i_vec_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_0_ce1 : OUT STD_LOGIC;
        i_vec_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_0_we1 : OUT STD_LOGIC;
        i_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_1_ce0 : OUT STD_LOGIC;
        i_vec_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_1_we0 : OUT STD_LOGIC;
        i_vec_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_1_ce1 : OUT STD_LOGIC;
        i_vec_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_1_we1 : OUT STD_LOGIC;
        i_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_2_ce0 : OUT STD_LOGIC;
        i_vec_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_2_we0 : OUT STD_LOGIC;
        i_vec_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_2_ce1 : OUT STD_LOGIC;
        i_vec_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_2_we1 : OUT STD_LOGIC;
        i_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_3_ce0 : OUT STD_LOGIC;
        i_vec_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_3_we0 : OUT STD_LOGIC;
        i_vec_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_3_ce1 : OUT STD_LOGIC;
        i_vec_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_3_we1 : OUT STD_LOGIC;
        i_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_4_ce0 : OUT STD_LOGIC;
        i_vec_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_4_we0 : OUT STD_LOGIC;
        i_vec_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_4_ce1 : OUT STD_LOGIC;
        i_vec_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_4_we1 : OUT STD_LOGIC;
        i_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_5_ce0 : OUT STD_LOGIC;
        i_vec_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_5_we0 : OUT STD_LOGIC;
        i_vec_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_5_ce1 : OUT STD_LOGIC;
        i_vec_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_5_we1 : OUT STD_LOGIC;
        i_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_6_ce0 : OUT STD_LOGIC;
        i_vec_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_6_we0 : OUT STD_LOGIC;
        i_vec_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_6_ce1 : OUT STD_LOGIC;
        i_vec_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_6_we1 : OUT STD_LOGIC;
        i_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_7_ce0 : OUT STD_LOGIC;
        i_vec_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_7_we0 : OUT STD_LOGIC;
        i_vec_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_7_ce1 : OUT STD_LOGIC;
        i_vec_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_7_we1 : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        i_mat : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        i_mat_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component kernel_mhsa_RoPE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_0_ce0 : OUT STD_LOGIC;
        in_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_1_ce0 : OUT STD_LOGIC;
        in_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_2_ce0 : OUT STD_LOGIC;
        in_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_3_ce0 : OUT STD_LOGIC;
        in_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_4_ce0 : OUT STD_LOGIC;
        in_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_5_ce0 : OUT STD_LOGIC;
        in_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_6_ce0 : OUT STD_LOGIC;
        in_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_7_ce0 : OUT STD_LOGIC;
        in_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pos_r : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_WREADY : IN STD_LOGIC;
        m_axi_gmem3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RVALID : IN STD_LOGIC;
        m_axi_gmem3_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_RLAST : IN STD_LOGIC;
        m_axi_gmem3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BVALID : IN STD_LOGIC;
        m_axi_gmem3_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln85 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln85_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        out_k_rope_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_ce0 : OUT STD_LOGIC;
        out_k_rope_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_1_ce0 : OUT STD_LOGIC;
        out_k_rope_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_2_ce0 : OUT STD_LOGIC;
        out_k_rope_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_3_ce0 : OUT STD_LOGIC;
        out_k_rope_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_4_ce0 : OUT STD_LOGIC;
        out_k_rope_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_5_ce0 : OUT STD_LOGIC;
        out_k_rope_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_6_ce0 : OUT STD_LOGIC;
        out_k_rope_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_k_rope_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_k_rope_7_ce0 : OUT STD_LOGIC;
        out_k_rope_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_ce0 : OUT STD_LOGIC;
        out_v_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_1_ce0 : OUT STD_LOGIC;
        out_v_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_2_ce0 : OUT STD_LOGIC;
        out_v_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_3_ce0 : OUT STD_LOGIC;
        out_v_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_4_ce0 : OUT STD_LOGIC;
        out_v_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_5_ce0 : OUT STD_LOGIC;
        out_v_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_6_ce0 : OUT STD_LOGIC;
        out_v_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_v_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_v_7_ce0 : OUT STD_LOGIC;
        out_v_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln100 : IN STD_LOGIC_VECTOR (32 downto 0);
        mul_ln53 : IN STD_LOGIC_VECTOR (22 downto 0);
        empty : IN STD_LOGIC_VECTOR (0 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_we0 : OUT STD_LOGIC;
        att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_we0 : OUT STD_LOGIC;
        att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_we0 : OUT STD_LOGIC;
        att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_we0 : OUT STD_LOGIC;
        att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_we0 : OUT STD_LOGIC;
        att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_we0 : OUT STD_LOGIC;
        att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_we0 : OUT STD_LOGIC;
        att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_we0 : OUT STD_LOGIC;
        att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_we0 : OUT STD_LOGIC;
        att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_we0 : OUT STD_LOGIC;
        att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_we0 : OUT STD_LOGIC;
        att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_ce0 : OUT STD_LOGIC;
        att_we0 : OUT STD_LOGIC;
        att_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_ce0 : OUT STD_LOGIC;
        out_q_rope_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_1_ce0 : OUT STD_LOGIC;
        out_q_rope_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_2_ce0 : OUT STD_LOGIC;
        out_q_rope_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_3_ce0 : OUT STD_LOGIC;
        out_q_rope_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_4_ce0 : OUT STD_LOGIC;
        out_q_rope_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_5_ce0 : OUT STD_LOGIC;
        out_q_rope_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_6_ce0 : OUT STD_LOGIC;
        out_q_rope_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_7_ce0 : OUT STD_LOGIC;
        out_q_rope_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        key_cache : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_ce : OUT STD_LOGIC;
        grp_fu_3617_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3617_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3617_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        att_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_ce0 : OUT STD_LOGIC;
        att_we0 : OUT STD_LOGIC;
        att_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        add141 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_we0 : OUT STD_LOGIC;
        att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_we0 : OUT STD_LOGIC;
        att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_we0 : OUT STD_LOGIC;
        att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_we0 : OUT STD_LOGIC;
        att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_we0 : OUT STD_LOGIC;
        att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_we0 : OUT STD_LOGIC;
        att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_we0 : OUT STD_LOGIC;
        att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_we0 : OUT STD_LOGIC;
        att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_we0 : OUT STD_LOGIC;
        att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_we0 : OUT STD_LOGIC;
        att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_we0 : OUT STD_LOGIC;
        att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem3_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_WREADY : IN STD_LOGIC;
        m_axi_gmem3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RVALID : IN STD_LOGIC;
        m_axi_gmem3_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_RLAST : IN STD_LOGIC;
        m_axi_gmem3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BVALID : IN STD_LOGIC;
        m_axi_gmem3_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp_12 : IN STD_LOGIC_VECTOR (37 downto 0);
        h_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln159 : IN STD_LOGIC_VECTOR (22 downto 0);
        value_cache : IN STD_LOGIC_VECTOR (63 downto 0);
        att_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_ce0 : OUT STD_LOGIC;
        att_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_63_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_63_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_61_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_61_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_59_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_59_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_57_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_57_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_55_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_55_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_53_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_53_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_51_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_51_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_49_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_49_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_47_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_47_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_45_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_45_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_43_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_43_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_41_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_41_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_39_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_39_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_37_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_37_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_35_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_35_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_33_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_33_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_31_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_31_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_29_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_29_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_27_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_27_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_25_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_25_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_23_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_23_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_21_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_21_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_19_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_19_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_17_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_17_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_15_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_15_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_13_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_13_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_11_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_11_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_9_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_9_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_7_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_7_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_5_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_5_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_3_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_3_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_1_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_1_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_62_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_62_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_60_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_60_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_58_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_58_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_56_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_56_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_54_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_54_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_52_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_52_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_50_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_50_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_48_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_48_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_46_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_46_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_44_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_44_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_42_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_42_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_40_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_40_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_38_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_38_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_36_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_36_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_34_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_34_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_32_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_32_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_30_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_30_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_28_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_28_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_26_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_26_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_24_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_24_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_22_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_22_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_20_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_20_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_18_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_18_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_16_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_16_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_14_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_14_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_12_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_12_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_10_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_10_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_8_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_8_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_6_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_6_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_4_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_4_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_2_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_2_load_1_out_ap_vld : OUT STD_LOGIC;
        local_accum_load_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_load_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3621_p_ce : OUT STD_LOGIC );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xb_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_7_ce0 : OUT STD_LOGIC;
        xb_7_we0 : OUT STD_LOGIC;
        xb_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_6_ce0 : OUT STD_LOGIC;
        xb_6_we0 : OUT STD_LOGIC;
        xb_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_5_ce0 : OUT STD_LOGIC;
        xb_5_we0 : OUT STD_LOGIC;
        xb_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_4_ce0 : OUT STD_LOGIC;
        xb_4_we0 : OUT STD_LOGIC;
        xb_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_3_ce0 : OUT STD_LOGIC;
        xb_3_we0 : OUT STD_LOGIC;
        xb_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_2_ce0 : OUT STD_LOGIC;
        xb_2_we0 : OUT STD_LOGIC;
        xb_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_1_ce0 : OUT STD_LOGIC;
        xb_1_we0 : OUT STD_LOGIC;
        xb_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        xb_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb_ce0 : OUT STD_LOGIC;
        xb_we0 : OUT STD_LOGIC;
        xb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_accum_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_8_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_12_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_16_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_20_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_24_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_28_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_32_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_36_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_40_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_44_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_48_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_52_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_56_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_60_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_udiv1 : IN STD_LOGIC_VECTOR (6 downto 0);
        local_accum_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_9_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_13_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_17_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_21_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_25_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_29_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_33_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_37_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_41_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_45_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_49_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_53_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_57_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_61_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_6_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_10_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_14_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_18_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_22_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_26_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_30_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_34_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_38_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_42_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_46_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_50_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_54_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_58_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_62_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_7_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_11_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_15_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_19_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_23_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_27_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_31_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_35_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_39_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_43_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_47_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_51_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_55_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_59_load : IN STD_LOGIC_VECTOR (31 downto 0);
        local_accum_63_load : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_input_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce0 : OUT STD_LOGIC;
        current_input_14_we0 : OUT STD_LOGIC;
        current_input_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce1 : OUT STD_LOGIC;
        current_input_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce0 : OUT STD_LOGIC;
        current_input_13_we0 : OUT STD_LOGIC;
        current_input_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce1 : OUT STD_LOGIC;
        current_input_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce0 : OUT STD_LOGIC;
        current_input_12_we0 : OUT STD_LOGIC;
        current_input_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce1 : OUT STD_LOGIC;
        current_input_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce0 : OUT STD_LOGIC;
        current_input_11_we0 : OUT STD_LOGIC;
        current_input_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce1 : OUT STD_LOGIC;
        current_input_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce0 : OUT STD_LOGIC;
        current_input_10_we0 : OUT STD_LOGIC;
        current_input_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce1 : OUT STD_LOGIC;
        current_input_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce0 : OUT STD_LOGIC;
        current_input_9_we0 : OUT STD_LOGIC;
        current_input_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce1 : OUT STD_LOGIC;
        current_input_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce0 : OUT STD_LOGIC;
        current_input_8_we0 : OUT STD_LOGIC;
        current_input_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce1 : OUT STD_LOGIC;
        current_input_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce0 : OUT STD_LOGIC;
        current_input_we0 : OUT STD_LOGIC;
        current_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_input_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce1 : OUT STD_LOGIC;
        current_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_ce0 : OUT STD_LOGIC;
        xb2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_1_ce0 : OUT STD_LOGIC;
        xb2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_2_ce0 : OUT STD_LOGIC;
        xb2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_3_ce0 : OUT STD_LOGIC;
        xb2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_4_ce0 : OUT STD_LOGIC;
        xb2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_5_ce0 : OUT STD_LOGIC;
        xb2_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_6_ce0 : OUT STD_LOGIC;
        xb2_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        xb2_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        xb2_7_ce0 : OUT STD_LOGIC;
        xb2_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2178_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln47 : IN STD_LOGIC_VECTOR (61 downto 0);
        current_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_ce0 : OUT STD_LOGIC;
        current_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_8_ce0 : OUT STD_LOGIC;
        current_input_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_9_ce0 : OUT STD_LOGIC;
        current_input_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_10_ce0 : OUT STD_LOGIC;
        current_input_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_11_ce0 : OUT STD_LOGIC;
        current_input_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_12_ce0 : OUT STD_LOGIC;
        current_input_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_13_ce0 : OUT STD_LOGIC;
        current_input_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_input_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        current_input_14_ce0 : OUT STD_LOGIC;
        current_input_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_current_input_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_att_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        current_token : OUT STD_LOGIC_VECTOR (63 downto 0);
        position : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        key_cache : OUT STD_LOGIC_VECTOR (63 downto 0);
        value_cache : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component kernel_mhsa_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component kernel_mhsa_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component kernel_mhsa_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component kernel_mhsa_gmem3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    out_rms_vec_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_address0,
        ce0 => out_rms_vec_ce0,
        we0 => out_rms_vec_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0,
        q0 => out_rms_vec_q0);

    out_rms_vec_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_1_address0,
        ce0 => out_rms_vec_1_ce0,
        we0 => out_rms_vec_1_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0,
        q0 => out_rms_vec_1_q0);

    out_rms_vec_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_2_address0,
        ce0 => out_rms_vec_2_ce0,
        we0 => out_rms_vec_2_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0,
        q0 => out_rms_vec_2_q0);

    out_rms_vec_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_3_address0,
        ce0 => out_rms_vec_3_ce0,
        we0 => out_rms_vec_3_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0,
        q0 => out_rms_vec_3_q0);

    out_rms_vec_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_4_address0,
        ce0 => out_rms_vec_4_ce0,
        we0 => out_rms_vec_4_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0,
        q0 => out_rms_vec_4_q0);

    out_rms_vec_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_5_address0,
        ce0 => out_rms_vec_5_ce0,
        we0 => out_rms_vec_5_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0,
        q0 => out_rms_vec_5_q0);

    out_rms_vec_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_6_address0,
        ce0 => out_rms_vec_6_ce0,
        we0 => out_rms_vec_6_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0,
        q0 => out_rms_vec_6_q0);

    out_rms_vec_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_rms_vec_7_address0,
        ce0 => out_rms_vec_7_ce0,
        we0 => out_rms_vec_7_we0,
        d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0,
        q0 => out_rms_vec_7_q0);

    out_q_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_address0,
        ce0 => out_q_ce0,
        we0 => out_q_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_0_d0,
        q0 => out_q_q0);

    out_q_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_1_address0,
        ce0 => out_q_1_ce0,
        we0 => out_q_1_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_1_d0,
        q0 => out_q_1_q0);

    out_q_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_2_address0,
        ce0 => out_q_2_ce0,
        we0 => out_q_2_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_2_d0,
        q0 => out_q_2_q0);

    out_q_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_3_address0,
        ce0 => out_q_3_ce0,
        we0 => out_q_3_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_3_d0,
        q0 => out_q_3_q0);

    out_q_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_4_address0,
        ce0 => out_q_4_ce0,
        we0 => out_q_4_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_4_d0,
        q0 => out_q_4_q0);

    out_q_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_5_address0,
        ce0 => out_q_5_ce0,
        we0 => out_q_5_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_5_d0,
        q0 => out_q_5_q0);

    out_q_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_6_address0,
        ce0 => out_q_6_ce0,
        we0 => out_q_6_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_6_d0,
        q0 => out_q_6_q0);

    out_q_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_7_address0,
        ce0 => out_q_7_ce0,
        we0 => out_q_7_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_7_d0,
        q0 => out_q_7_q0);

    out_q_rope_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_address0,
        ce0 => out_q_rope_ce0,
        we0 => out_q_rope_we0,
        d0 => grp_RoPE_fu_1803_out_0_d0,
        q0 => out_q_rope_q0);

    out_q_rope_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_1_address0,
        ce0 => out_q_rope_1_ce0,
        we0 => out_q_rope_1_we0,
        d0 => grp_RoPE_fu_1803_out_1_d0,
        q0 => out_q_rope_1_q0);

    out_q_rope_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_2_address0,
        ce0 => out_q_rope_2_ce0,
        we0 => out_q_rope_2_we0,
        d0 => grp_RoPE_fu_1803_out_2_d0,
        q0 => out_q_rope_2_q0);

    out_q_rope_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_3_address0,
        ce0 => out_q_rope_3_ce0,
        we0 => out_q_rope_3_we0,
        d0 => grp_RoPE_fu_1803_out_3_d0,
        q0 => out_q_rope_3_q0);

    out_q_rope_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_4_address0,
        ce0 => out_q_rope_4_ce0,
        we0 => out_q_rope_4_we0,
        d0 => grp_RoPE_fu_1803_out_4_d0,
        q0 => out_q_rope_4_q0);

    out_q_rope_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_5_address0,
        ce0 => out_q_rope_5_ce0,
        we0 => out_q_rope_5_we0,
        d0 => grp_RoPE_fu_1803_out_5_d0,
        q0 => out_q_rope_5_q0);

    out_q_rope_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_6_address0,
        ce0 => out_q_rope_6_ce0,
        we0 => out_q_rope_6_we0,
        d0 => grp_RoPE_fu_1803_out_6_d0,
        q0 => out_q_rope_6_q0);

    out_q_rope_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_q_rope_7_address0,
        ce0 => out_q_rope_7_ce0,
        we0 => out_q_rope_7_we0,
        d0 => grp_RoPE_fu_1803_out_7_d0,
        q0 => out_q_rope_7_q0);

    out_k_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_address0,
        ce0 => out_k_ce0,
        we0 => out_k_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_0_d0,
        q0 => out_k_q0);

    out_k_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_1_address0,
        ce0 => out_k_1_ce0,
        we0 => out_k_1_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_1_d0,
        q0 => out_k_1_q0);

    out_k_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_2_address0,
        ce0 => out_k_2_ce0,
        we0 => out_k_2_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_2_d0,
        q0 => out_k_2_q0);

    out_k_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_3_address0,
        ce0 => out_k_3_ce0,
        we0 => out_k_3_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_3_d0,
        q0 => out_k_3_q0);

    out_k_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_4_address0,
        ce0 => out_k_4_ce0,
        we0 => out_k_4_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_4_d0,
        q0 => out_k_4_q0);

    out_k_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_5_address0,
        ce0 => out_k_5_ce0,
        we0 => out_k_5_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_5_d0,
        q0 => out_k_5_q0);

    out_k_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_6_address0,
        ce0 => out_k_6_ce0,
        we0 => out_k_6_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_6_d0,
        q0 => out_k_6_q0);

    out_k_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_7_address0,
        ce0 => out_k_7_ce0,
        we0 => out_k_7_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_7_d0,
        q0 => out_k_7_q0);

    out_k_rope_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_address0,
        ce0 => out_k_rope_ce0,
        we0 => out_k_rope_we0,
        d0 => grp_RoPE_fu_1803_out_0_d0,
        q0 => out_k_rope_q0);

    out_k_rope_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_1_address0,
        ce0 => out_k_rope_1_ce0,
        we0 => out_k_rope_1_we0,
        d0 => grp_RoPE_fu_1803_out_1_d0,
        q0 => out_k_rope_1_q0);

    out_k_rope_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_2_address0,
        ce0 => out_k_rope_2_ce0,
        we0 => out_k_rope_2_we0,
        d0 => grp_RoPE_fu_1803_out_2_d0,
        q0 => out_k_rope_2_q0);

    out_k_rope_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_3_address0,
        ce0 => out_k_rope_3_ce0,
        we0 => out_k_rope_3_we0,
        d0 => grp_RoPE_fu_1803_out_3_d0,
        q0 => out_k_rope_3_q0);

    out_k_rope_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_4_address0,
        ce0 => out_k_rope_4_ce0,
        we0 => out_k_rope_4_we0,
        d0 => grp_RoPE_fu_1803_out_4_d0,
        q0 => out_k_rope_4_q0);

    out_k_rope_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_5_address0,
        ce0 => out_k_rope_5_ce0,
        we0 => out_k_rope_5_we0,
        d0 => grp_RoPE_fu_1803_out_5_d0,
        q0 => out_k_rope_5_q0);

    out_k_rope_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_6_address0,
        ce0 => out_k_rope_6_ce0,
        we0 => out_k_rope_6_we0,
        d0 => grp_RoPE_fu_1803_out_6_d0,
        q0 => out_k_rope_6_q0);

    out_k_rope_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_k_rope_7_address0,
        ce0 => out_k_rope_7_ce0,
        we0 => out_k_rope_7_we0,
        d0 => grp_RoPE_fu_1803_out_7_d0,
        q0 => out_k_rope_7_q0);

    out_v_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_address0,
        ce0 => out_v_ce0,
        we0 => out_v_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_0_d0,
        q0 => out_v_q0);

    out_v_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_1_address0,
        ce0 => out_v_1_ce0,
        we0 => out_v_1_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_1_d0,
        q0 => out_v_1_q0);

    out_v_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_2_address0,
        ce0 => out_v_2_ce0,
        we0 => out_v_2_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_2_d0,
        q0 => out_v_2_q0);

    out_v_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_3_address0,
        ce0 => out_v_3_ce0,
        we0 => out_v_3_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_3_d0,
        q0 => out_v_3_q0);

    out_v_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_4_address0,
        ce0 => out_v_4_ce0,
        we0 => out_v_4_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_4_d0,
        q0 => out_v_4_q0);

    out_v_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_5_address0,
        ce0 => out_v_5_ce0,
        we0 => out_v_5_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_5_d0,
        q0 => out_v_5_q0);

    out_v_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_6_address0,
        ce0 => out_v_6_ce0,
        we0 => out_v_6_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_6_d0,
        q0 => out_v_6_q0);

    out_v_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_v_7_address0,
        ce0 => out_v_7_ce0,
        we0 => out_v_7_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_7_d0,
        q0 => out_v_7_q0);

    xb_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_address0,
        ce0 => xb_ce0,
        we0 => xb_we0,
        d0 => xb_d0,
        q0 => xb_q0);

    xb_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_1_address0,
        ce0 => xb_1_ce0,
        we0 => xb_1_we0,
        d0 => xb_1_d0,
        q0 => xb_1_q0);

    xb_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_2_address0,
        ce0 => xb_2_ce0,
        we0 => xb_2_we0,
        d0 => xb_2_d0,
        q0 => xb_2_q0);

    xb_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_3_address0,
        ce0 => xb_3_ce0,
        we0 => xb_3_we0,
        d0 => xb_3_d0,
        q0 => xb_3_q0);

    xb_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_4_address0,
        ce0 => xb_4_ce0,
        we0 => xb_4_we0,
        d0 => xb_4_d0,
        q0 => xb_4_q0);

    xb_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_5_address0,
        ce0 => xb_5_ce0,
        we0 => xb_5_we0,
        d0 => xb_5_d0,
        q0 => xb_5_q0);

    xb_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_6_address0,
        ce0 => xb_6_ce0,
        we0 => xb_6_we0,
        d0 => xb_6_d0,
        q0 => xb_6_q0);

    xb_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb_7_address0,
        ce0 => xb_7_ce0,
        we0 => xb_7_we0,
        d0 => xb_7_d0,
        q0 => xb_7_q0);

    xb2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_address0,
        ce0 => xb2_ce0,
        we0 => xb2_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_0_d0,
        q0 => xb2_q0);

    xb2_1_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_1_address0,
        ce0 => xb2_1_ce0,
        we0 => xb2_1_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_1_d0,
        q0 => xb2_1_q0);

    xb2_2_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_2_address0,
        ce0 => xb2_2_ce0,
        we0 => xb2_2_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_2_d0,
        q0 => xb2_2_q0);

    xb2_3_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_3_address0,
        ce0 => xb2_3_ce0,
        we0 => xb2_3_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_3_d0,
        q0 => xb2_3_q0);

    xb2_4_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_4_address0,
        ce0 => xb2_4_ce0,
        we0 => xb2_4_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_4_d0,
        q0 => xb2_4_q0);

    xb2_5_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_5_address0,
        ce0 => xb2_5_ce0,
        we0 => xb2_5_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_5_d0,
        q0 => xb2_5_q0);

    xb2_6_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_6_address0,
        ce0 => xb2_6_ce0,
        we0 => xb2_6_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_6_d0,
        q0 => xb2_6_q0);

    xb2_7_U : component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xb2_7_address0,
        ce0 => xb2_7_ce0,
        we0 => xb2_7_we0,
        d0 => grp_matmul_1_fu_1772_o_vec_7_d0,
        q0 => xb2_7_q0);

    current_input_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_address0,
        ce0 => current_input_ce0,
        we0 => current_input_we0,
        d0 => current_input_d0,
        q0 => current_input_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1,
        ce1 => current_input_ce1,
        q1 => current_input_q1);

    current_input_8_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_8_address0,
        ce0 => current_input_8_ce0,
        we0 => current_input_8_we0,
        d0 => current_input_8_d0,
        q0 => current_input_8_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1,
        ce1 => current_input_8_ce1,
        q1 => current_input_8_q1);

    current_input_9_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_9_address0,
        ce0 => current_input_9_ce0,
        we0 => current_input_9_we0,
        d0 => current_input_9_d0,
        q0 => current_input_9_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1,
        ce1 => current_input_9_ce1,
        q1 => current_input_9_q1);

    current_input_10_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_10_address0,
        ce0 => current_input_10_ce0,
        we0 => current_input_10_we0,
        d0 => current_input_10_d0,
        q0 => current_input_10_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1,
        ce1 => current_input_10_ce1,
        q1 => current_input_10_q1);

    current_input_11_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_11_address0,
        ce0 => current_input_11_ce0,
        we0 => current_input_11_we0,
        d0 => current_input_11_d0,
        q0 => current_input_11_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1,
        ce1 => current_input_11_ce1,
        q1 => current_input_11_q1);

    current_input_12_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_12_address0,
        ce0 => current_input_12_ce0,
        we0 => current_input_12_we0,
        d0 => current_input_12_d0,
        q0 => current_input_12_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1,
        ce1 => current_input_12_ce1,
        q1 => current_input_12_q1);

    current_input_13_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_13_address0,
        ce0 => current_input_13_ce0,
        we0 => current_input_13_we0,
        d0 => current_input_13_d0,
        q0 => current_input_13_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1,
        ce1 => current_input_13_ce1,
        q1 => current_input_13_q1);

    current_input_14_U : component kernel_mhsa_current_input_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_input_14_address0,
        ce0 => current_input_14_ce0,
        we0 => current_input_14_we0,
        d0 => current_input_14_d0,
        q0 => current_input_14_q0,
        address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1,
        ce1 => current_input_14_ce1,
        q1 => current_input_14_q1);

    att_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_address0,
        ce0 => att_ce0,
        we0 => att_we0,
        d0 => att_d0,
        q0 => att_q0);

    att_1_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_1_address0,
        ce0 => att_1_ce0,
        we0 => att_1_we0,
        d0 => att_1_d0,
        q0 => att_1_q0);

    att_2_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_2_address0,
        ce0 => att_2_ce0,
        we0 => att_2_we0,
        d0 => att_2_d0,
        q0 => att_2_q0);

    att_3_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_3_address0,
        ce0 => att_3_ce0,
        we0 => att_3_we0,
        d0 => att_3_d0,
        q0 => att_3_q0);

    att_4_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_4_address0,
        ce0 => att_4_ce0,
        we0 => att_4_we0,
        d0 => att_4_d0,
        q0 => att_4_q0);

    att_5_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_5_address0,
        ce0 => att_5_ce0,
        we0 => att_5_we0,
        d0 => att_5_d0,
        q0 => att_5_q0);

    att_6_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_6_address0,
        ce0 => att_6_ce0,
        we0 => att_6_we0,
        d0 => att_6_d0,
        q0 => att_6_q0);

    att_7_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_7_address0,
        ce0 => att_7_ce0,
        we0 => att_7_we0,
        d0 => att_7_d0,
        q0 => att_7_q0);

    att_8_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_8_address0,
        ce0 => att_8_ce0,
        we0 => att_8_we0,
        d0 => att_8_d0,
        q0 => att_8_q0);

    att_9_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_9_address0,
        ce0 => att_9_ce0,
        we0 => att_9_we0,
        d0 => att_9_d0,
        q0 => att_9_q0);

    att_10_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_10_address0,
        ce0 => att_10_ce0,
        we0 => att_10_we0,
        d0 => att_10_d0,
        q0 => att_10_q0);

    att_11_U : component kernel_mhsa_att_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => att_11_address0,
        ce0 => att_11_ce0,
        we0 => att_11_we0,
        d0 => att_11_d0,
        q0 => att_11_q0);

    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690 : component kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln47 => trunc_ln_reg_3257,
        current_input_14_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0,
        current_input_14_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0,
        current_input_14_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0,
        current_input_14_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0,
        current_input_13_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0,
        current_input_13_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0,
        current_input_13_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0,
        current_input_13_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0,
        current_input_12_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0,
        current_input_12_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0,
        current_input_12_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0,
        current_input_12_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0,
        current_input_11_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0,
        current_input_11_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0,
        current_input_11_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0,
        current_input_11_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0,
        current_input_10_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0,
        current_input_10_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0,
        current_input_10_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0,
        current_input_10_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0,
        current_input_9_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0,
        current_input_9_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0,
        current_input_9_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0,
        current_input_9_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0,
        current_input_8_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0,
        current_input_8_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0,
        current_input_8_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0,
        current_input_8_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0,
        current_input_address0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0,
        current_input_ce0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0,
        current_input_we0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0,
        current_input_d0 => grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0);

    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705 : component kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready,
        current_input_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0,
        current_input_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0,
        current_input_q0 => current_input_q0,
        current_input_8_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0,
        current_input_8_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0,
        current_input_8_q0 => current_input_8_q0,
        current_input_9_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0,
        current_input_9_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0,
        current_input_9_q0 => current_input_9_q0,
        current_input_10_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0,
        current_input_10_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0,
        current_input_10_q0 => current_input_10_q0,
        current_input_11_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0,
        current_input_11_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0,
        current_input_11_q0 => current_input_11_q0,
        current_input_12_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0,
        current_input_12_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0,
        current_input_12_q0 => current_input_12_q0,
        current_input_13_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0,
        current_input_13_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0,
        current_input_13_q0 => current_input_13_q0,
        current_input_14_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0,
        current_input_14_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0,
        current_input_14_q0 => current_input_14_q0,
        sum_local_out => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out,
        sum_local_out_ap_vld => grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out_ap_vld);

    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718 : component kernel_mhsa_kernel_mhsa_Outline_ATT_INIT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start,
        ap_done => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done,
        ap_idle => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_idle,
        ap_ready => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready,
        select_ln100 => select_ln100_reg_3287,
        att_11_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0,
        att_11_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0,
        att_11_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0,
        att_11_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0,
        att_10_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0,
        att_10_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0,
        att_10_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0,
        att_10_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0,
        att_9_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0,
        att_9_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0,
        att_9_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0,
        att_9_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0,
        att_8_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0,
        att_8_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0,
        att_8_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0,
        att_8_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0,
        att_7_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0,
        att_7_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0,
        att_7_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0,
        att_7_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0,
        att_6_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0,
        att_6_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0,
        att_6_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0,
        att_6_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0,
        att_5_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0,
        att_5_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0,
        att_5_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0,
        att_5_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0,
        att_4_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0,
        att_4_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0,
        att_4_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0,
        att_4_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0,
        att_3_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0,
        att_3_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0,
        att_3_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0,
        att_3_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0,
        att_2_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0,
        att_2_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0,
        att_2_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0,
        att_2_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0,
        att_1_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0,
        att_1_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0,
        att_1_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0,
        att_1_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0,
        att_address0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0,
        att_ce0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0,
        att_we0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0,
        att_d0 => grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0,
        empty => tmp_reg_3271);

    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736 : component kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready,
        xb_7_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0,
        xb_7_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0,
        xb_7_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0,
        xb_7_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0,
        xb_6_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0,
        xb_6_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0,
        xb_6_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0,
        xb_6_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0,
        xb_5_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0,
        xb_5_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0,
        xb_5_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0,
        xb_5_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0,
        xb_4_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0,
        xb_4_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0,
        xb_4_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0,
        xb_4_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0,
        xb_3_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0,
        xb_3_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0,
        xb_3_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0,
        xb_3_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0,
        xb_2_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0,
        xb_2_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0,
        xb_2_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0,
        xb_2_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0,
        xb_1_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0,
        xb_1_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0,
        xb_1_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0,
        xb_1_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0,
        xb_address0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0,
        xb_ce0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0,
        xb_we0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0,
        xb_d0 => grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0);

    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748 : component kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready,
        m_axi_gmem1_0_AWVALID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        sext_ln27 => trunc_ln5_reg_3331,
        out_rms_vec_7_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0,
        out_rms_vec_7_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0,
        out_rms_vec_7_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0,
        out_rms_vec_7_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0,
        out_rms_vec_6_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0,
        out_rms_vec_6_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0,
        out_rms_vec_6_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0,
        out_rms_vec_6_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0,
        out_rms_vec_5_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0,
        out_rms_vec_5_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0,
        out_rms_vec_5_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0,
        out_rms_vec_5_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0,
        out_rms_vec_4_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0,
        out_rms_vec_4_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0,
        out_rms_vec_4_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0,
        out_rms_vec_4_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0,
        out_rms_vec_3_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0,
        out_rms_vec_3_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0,
        out_rms_vec_3_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0,
        out_rms_vec_3_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0,
        out_rms_vec_2_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0,
        out_rms_vec_2_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0,
        out_rms_vec_2_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0,
        out_rms_vec_2_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0,
        out_rms_vec_1_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0,
        out_rms_vec_1_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0,
        out_rms_vec_1_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0,
        out_rms_vec_1_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0,
        out_rms_vec_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0,
        out_rms_vec_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0,
        out_rms_vec_we0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0,
        out_rms_vec_d0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0,
        current_input_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0,
        current_input_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0,
        current_input_q0 => current_input_q0,
        current_input_8_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0,
        current_input_8_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0,
        current_input_8_q0 => current_input_8_q0,
        current_input_9_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0,
        current_input_9_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0,
        current_input_9_q0 => current_input_9_q0,
        current_input_10_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0,
        current_input_10_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0,
        current_input_10_q0 => current_input_10_q0,
        current_input_11_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0,
        current_input_11_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0,
        current_input_11_q0 => current_input_11_q0,
        current_input_12_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0,
        current_input_12_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0,
        current_input_12_q0 => current_input_12_q0,
        current_input_13_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0,
        current_input_13_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0,
        current_input_13_q0 => current_input_13_q0,
        current_input_14_address0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0,
        current_input_14_ce0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0,
        current_input_14_q0 => current_input_14_q0,
        norm => reg_2201,
        grp_fu_3617_p_din0 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0,
        grp_fu_3617_p_din1 => grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1,
        grp_fu_3617_p_dout0 => grp_fu_3617_p2);

    grp_matmul_1_fu_1772 : component kernel_mhsa_matmul_1
    port map (
        o_vec_0_address0 => grp_matmul_1_fu_1772_o_vec_0_address0,
        o_vec_0_ce0 => grp_matmul_1_fu_1772_o_vec_0_ce0,
        o_vec_0_d0 => grp_matmul_1_fu_1772_o_vec_0_d0,
        o_vec_0_q0 => ap_const_lv32_0,
        o_vec_0_we0 => grp_matmul_1_fu_1772_o_vec_0_we0,
        o_vec_0_address1 => grp_matmul_1_fu_1772_o_vec_0_address1,
        o_vec_0_ce1 => grp_matmul_1_fu_1772_o_vec_0_ce1,
        o_vec_0_d1 => grp_matmul_1_fu_1772_o_vec_0_d1,
        o_vec_0_q1 => ap_const_lv32_0,
        o_vec_0_we1 => grp_matmul_1_fu_1772_o_vec_0_we1,
        o_vec_1_address0 => grp_matmul_1_fu_1772_o_vec_1_address0,
        o_vec_1_ce0 => grp_matmul_1_fu_1772_o_vec_1_ce0,
        o_vec_1_d0 => grp_matmul_1_fu_1772_o_vec_1_d0,
        o_vec_1_q0 => ap_const_lv32_0,
        o_vec_1_we0 => grp_matmul_1_fu_1772_o_vec_1_we0,
        o_vec_1_address1 => grp_matmul_1_fu_1772_o_vec_1_address1,
        o_vec_1_ce1 => grp_matmul_1_fu_1772_o_vec_1_ce1,
        o_vec_1_d1 => grp_matmul_1_fu_1772_o_vec_1_d1,
        o_vec_1_q1 => ap_const_lv32_0,
        o_vec_1_we1 => grp_matmul_1_fu_1772_o_vec_1_we1,
        o_vec_2_address0 => grp_matmul_1_fu_1772_o_vec_2_address0,
        o_vec_2_ce0 => grp_matmul_1_fu_1772_o_vec_2_ce0,
        o_vec_2_d0 => grp_matmul_1_fu_1772_o_vec_2_d0,
        o_vec_2_q0 => ap_const_lv32_0,
        o_vec_2_we0 => grp_matmul_1_fu_1772_o_vec_2_we0,
        o_vec_2_address1 => grp_matmul_1_fu_1772_o_vec_2_address1,
        o_vec_2_ce1 => grp_matmul_1_fu_1772_o_vec_2_ce1,
        o_vec_2_d1 => grp_matmul_1_fu_1772_o_vec_2_d1,
        o_vec_2_q1 => ap_const_lv32_0,
        o_vec_2_we1 => grp_matmul_1_fu_1772_o_vec_2_we1,
        o_vec_3_address0 => grp_matmul_1_fu_1772_o_vec_3_address0,
        o_vec_3_ce0 => grp_matmul_1_fu_1772_o_vec_3_ce0,
        o_vec_3_d0 => grp_matmul_1_fu_1772_o_vec_3_d0,
        o_vec_3_q0 => ap_const_lv32_0,
        o_vec_3_we0 => grp_matmul_1_fu_1772_o_vec_3_we0,
        o_vec_3_address1 => grp_matmul_1_fu_1772_o_vec_3_address1,
        o_vec_3_ce1 => grp_matmul_1_fu_1772_o_vec_3_ce1,
        o_vec_3_d1 => grp_matmul_1_fu_1772_o_vec_3_d1,
        o_vec_3_q1 => ap_const_lv32_0,
        o_vec_3_we1 => grp_matmul_1_fu_1772_o_vec_3_we1,
        o_vec_4_address0 => grp_matmul_1_fu_1772_o_vec_4_address0,
        o_vec_4_ce0 => grp_matmul_1_fu_1772_o_vec_4_ce0,
        o_vec_4_d0 => grp_matmul_1_fu_1772_o_vec_4_d0,
        o_vec_4_q0 => ap_const_lv32_0,
        o_vec_4_we0 => grp_matmul_1_fu_1772_o_vec_4_we0,
        o_vec_4_address1 => grp_matmul_1_fu_1772_o_vec_4_address1,
        o_vec_4_ce1 => grp_matmul_1_fu_1772_o_vec_4_ce1,
        o_vec_4_d1 => grp_matmul_1_fu_1772_o_vec_4_d1,
        o_vec_4_q1 => ap_const_lv32_0,
        o_vec_4_we1 => grp_matmul_1_fu_1772_o_vec_4_we1,
        o_vec_5_address0 => grp_matmul_1_fu_1772_o_vec_5_address0,
        o_vec_5_ce0 => grp_matmul_1_fu_1772_o_vec_5_ce0,
        o_vec_5_d0 => grp_matmul_1_fu_1772_o_vec_5_d0,
        o_vec_5_q0 => ap_const_lv32_0,
        o_vec_5_we0 => grp_matmul_1_fu_1772_o_vec_5_we0,
        o_vec_5_address1 => grp_matmul_1_fu_1772_o_vec_5_address1,
        o_vec_5_ce1 => grp_matmul_1_fu_1772_o_vec_5_ce1,
        o_vec_5_d1 => grp_matmul_1_fu_1772_o_vec_5_d1,
        o_vec_5_q1 => ap_const_lv32_0,
        o_vec_5_we1 => grp_matmul_1_fu_1772_o_vec_5_we1,
        o_vec_6_address0 => grp_matmul_1_fu_1772_o_vec_6_address0,
        o_vec_6_ce0 => grp_matmul_1_fu_1772_o_vec_6_ce0,
        o_vec_6_d0 => grp_matmul_1_fu_1772_o_vec_6_d0,
        o_vec_6_q0 => ap_const_lv32_0,
        o_vec_6_we0 => grp_matmul_1_fu_1772_o_vec_6_we0,
        o_vec_6_address1 => grp_matmul_1_fu_1772_o_vec_6_address1,
        o_vec_6_ce1 => grp_matmul_1_fu_1772_o_vec_6_ce1,
        o_vec_6_d1 => grp_matmul_1_fu_1772_o_vec_6_d1,
        o_vec_6_q1 => ap_const_lv32_0,
        o_vec_6_we1 => grp_matmul_1_fu_1772_o_vec_6_we1,
        o_vec_7_address0 => grp_matmul_1_fu_1772_o_vec_7_address0,
        o_vec_7_ce0 => grp_matmul_1_fu_1772_o_vec_7_ce0,
        o_vec_7_d0 => grp_matmul_1_fu_1772_o_vec_7_d0,
        o_vec_7_q0 => ap_const_lv32_0,
        o_vec_7_we0 => grp_matmul_1_fu_1772_o_vec_7_we0,
        o_vec_7_address1 => grp_matmul_1_fu_1772_o_vec_7_address1,
        o_vec_7_ce1 => grp_matmul_1_fu_1772_o_vec_7_ce1,
        o_vec_7_d1 => grp_matmul_1_fu_1772_o_vec_7_d1,
        o_vec_7_q1 => ap_const_lv32_0,
        o_vec_7_we1 => grp_matmul_1_fu_1772_o_vec_7_we1,
        i_vec_0_address0 => grp_matmul_1_fu_1772_i_vec_0_address0,
        i_vec_0_ce0 => grp_matmul_1_fu_1772_i_vec_0_ce0,
        i_vec_0_d0 => grp_matmul_1_fu_1772_i_vec_0_d0,
        i_vec_0_q0 => grp_matmul_1_fu_1772_i_vec_0_q0,
        i_vec_0_we0 => grp_matmul_1_fu_1772_i_vec_0_we0,
        i_vec_0_address1 => grp_matmul_1_fu_1772_i_vec_0_address1,
        i_vec_0_ce1 => grp_matmul_1_fu_1772_i_vec_0_ce1,
        i_vec_0_d1 => grp_matmul_1_fu_1772_i_vec_0_d1,
        i_vec_0_q1 => ap_const_lv32_0,
        i_vec_0_we1 => grp_matmul_1_fu_1772_i_vec_0_we1,
        i_vec_1_address0 => grp_matmul_1_fu_1772_i_vec_1_address0,
        i_vec_1_ce0 => grp_matmul_1_fu_1772_i_vec_1_ce0,
        i_vec_1_d0 => grp_matmul_1_fu_1772_i_vec_1_d0,
        i_vec_1_q0 => grp_matmul_1_fu_1772_i_vec_1_q0,
        i_vec_1_we0 => grp_matmul_1_fu_1772_i_vec_1_we0,
        i_vec_1_address1 => grp_matmul_1_fu_1772_i_vec_1_address1,
        i_vec_1_ce1 => grp_matmul_1_fu_1772_i_vec_1_ce1,
        i_vec_1_d1 => grp_matmul_1_fu_1772_i_vec_1_d1,
        i_vec_1_q1 => ap_const_lv32_0,
        i_vec_1_we1 => grp_matmul_1_fu_1772_i_vec_1_we1,
        i_vec_2_address0 => grp_matmul_1_fu_1772_i_vec_2_address0,
        i_vec_2_ce0 => grp_matmul_1_fu_1772_i_vec_2_ce0,
        i_vec_2_d0 => grp_matmul_1_fu_1772_i_vec_2_d0,
        i_vec_2_q0 => grp_matmul_1_fu_1772_i_vec_2_q0,
        i_vec_2_we0 => grp_matmul_1_fu_1772_i_vec_2_we0,
        i_vec_2_address1 => grp_matmul_1_fu_1772_i_vec_2_address1,
        i_vec_2_ce1 => grp_matmul_1_fu_1772_i_vec_2_ce1,
        i_vec_2_d1 => grp_matmul_1_fu_1772_i_vec_2_d1,
        i_vec_2_q1 => ap_const_lv32_0,
        i_vec_2_we1 => grp_matmul_1_fu_1772_i_vec_2_we1,
        i_vec_3_address0 => grp_matmul_1_fu_1772_i_vec_3_address0,
        i_vec_3_ce0 => grp_matmul_1_fu_1772_i_vec_3_ce0,
        i_vec_3_d0 => grp_matmul_1_fu_1772_i_vec_3_d0,
        i_vec_3_q0 => grp_matmul_1_fu_1772_i_vec_3_q0,
        i_vec_3_we0 => grp_matmul_1_fu_1772_i_vec_3_we0,
        i_vec_3_address1 => grp_matmul_1_fu_1772_i_vec_3_address1,
        i_vec_3_ce1 => grp_matmul_1_fu_1772_i_vec_3_ce1,
        i_vec_3_d1 => grp_matmul_1_fu_1772_i_vec_3_d1,
        i_vec_3_q1 => ap_const_lv32_0,
        i_vec_3_we1 => grp_matmul_1_fu_1772_i_vec_3_we1,
        i_vec_4_address0 => grp_matmul_1_fu_1772_i_vec_4_address0,
        i_vec_4_ce0 => grp_matmul_1_fu_1772_i_vec_4_ce0,
        i_vec_4_d0 => grp_matmul_1_fu_1772_i_vec_4_d0,
        i_vec_4_q0 => grp_matmul_1_fu_1772_i_vec_4_q0,
        i_vec_4_we0 => grp_matmul_1_fu_1772_i_vec_4_we0,
        i_vec_4_address1 => grp_matmul_1_fu_1772_i_vec_4_address1,
        i_vec_4_ce1 => grp_matmul_1_fu_1772_i_vec_4_ce1,
        i_vec_4_d1 => grp_matmul_1_fu_1772_i_vec_4_d1,
        i_vec_4_q1 => ap_const_lv32_0,
        i_vec_4_we1 => grp_matmul_1_fu_1772_i_vec_4_we1,
        i_vec_5_address0 => grp_matmul_1_fu_1772_i_vec_5_address0,
        i_vec_5_ce0 => grp_matmul_1_fu_1772_i_vec_5_ce0,
        i_vec_5_d0 => grp_matmul_1_fu_1772_i_vec_5_d0,
        i_vec_5_q0 => grp_matmul_1_fu_1772_i_vec_5_q0,
        i_vec_5_we0 => grp_matmul_1_fu_1772_i_vec_5_we0,
        i_vec_5_address1 => grp_matmul_1_fu_1772_i_vec_5_address1,
        i_vec_5_ce1 => grp_matmul_1_fu_1772_i_vec_5_ce1,
        i_vec_5_d1 => grp_matmul_1_fu_1772_i_vec_5_d1,
        i_vec_5_q1 => ap_const_lv32_0,
        i_vec_5_we1 => grp_matmul_1_fu_1772_i_vec_5_we1,
        i_vec_6_address0 => grp_matmul_1_fu_1772_i_vec_6_address0,
        i_vec_6_ce0 => grp_matmul_1_fu_1772_i_vec_6_ce0,
        i_vec_6_d0 => grp_matmul_1_fu_1772_i_vec_6_d0,
        i_vec_6_q0 => grp_matmul_1_fu_1772_i_vec_6_q0,
        i_vec_6_we0 => grp_matmul_1_fu_1772_i_vec_6_we0,
        i_vec_6_address1 => grp_matmul_1_fu_1772_i_vec_6_address1,
        i_vec_6_ce1 => grp_matmul_1_fu_1772_i_vec_6_ce1,
        i_vec_6_d1 => grp_matmul_1_fu_1772_i_vec_6_d1,
        i_vec_6_q1 => ap_const_lv32_0,
        i_vec_6_we1 => grp_matmul_1_fu_1772_i_vec_6_we1,
        i_vec_7_address0 => grp_matmul_1_fu_1772_i_vec_7_address0,
        i_vec_7_ce0 => grp_matmul_1_fu_1772_i_vec_7_ce0,
        i_vec_7_d0 => grp_matmul_1_fu_1772_i_vec_7_d0,
        i_vec_7_q0 => grp_matmul_1_fu_1772_i_vec_7_q0,
        i_vec_7_we0 => grp_matmul_1_fu_1772_i_vec_7_we0,
        i_vec_7_address1 => grp_matmul_1_fu_1772_i_vec_7_address1,
        i_vec_7_ce1 => grp_matmul_1_fu_1772_i_vec_7_ce1,
        i_vec_7_d1 => grp_matmul_1_fu_1772_i_vec_7_d1,
        i_vec_7_q1 => ap_const_lv32_0,
        i_vec_7_we1 => grp_matmul_1_fu_1772_i_vec_7_we1,
        m_axi_gmem1_0_AWVALID => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_matmul_1_fu_1772_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_matmul_1_fu_1772_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => grp_matmul_1_fu_1772_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_matmul_1_fu_1772_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_matmul_1_fu_1772_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_matmul_1_fu_1772_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_matmul_1_fu_1772_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_matmul_1_fu_1772_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => grp_matmul_1_fu_1772_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        i_mat => grp_matmul_1_fu_1772_i_mat,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_1_fu_1772_ap_start,
        i_mat_ap_vld => ap_const_logic_1,
        ap_done => grp_matmul_1_fu_1772_ap_done,
        ap_ready => grp_matmul_1_fu_1772_ap_ready,
        ap_idle => grp_matmul_1_fu_1772_ap_idle,
        ap_continue => grp_matmul_1_fu_1772_ap_continue);

    grp_RoPE_fu_1803 : component kernel_mhsa_RoPE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_RoPE_fu_1803_ap_start,
        ap_done => grp_RoPE_fu_1803_ap_done,
        ap_idle => grp_RoPE_fu_1803_ap_idle,
        ap_ready => grp_RoPE_fu_1803_ap_ready,
        out_0_address0 => grp_RoPE_fu_1803_out_0_address0,
        out_0_ce0 => grp_RoPE_fu_1803_out_0_ce0,
        out_0_we0 => grp_RoPE_fu_1803_out_0_we0,
        out_0_d0 => grp_RoPE_fu_1803_out_0_d0,
        out_1_address0 => grp_RoPE_fu_1803_out_1_address0,
        out_1_ce0 => grp_RoPE_fu_1803_out_1_ce0,
        out_1_we0 => grp_RoPE_fu_1803_out_1_we0,
        out_1_d0 => grp_RoPE_fu_1803_out_1_d0,
        out_2_address0 => grp_RoPE_fu_1803_out_2_address0,
        out_2_ce0 => grp_RoPE_fu_1803_out_2_ce0,
        out_2_we0 => grp_RoPE_fu_1803_out_2_we0,
        out_2_d0 => grp_RoPE_fu_1803_out_2_d0,
        out_3_address0 => grp_RoPE_fu_1803_out_3_address0,
        out_3_ce0 => grp_RoPE_fu_1803_out_3_ce0,
        out_3_we0 => grp_RoPE_fu_1803_out_3_we0,
        out_3_d0 => grp_RoPE_fu_1803_out_3_d0,
        out_4_address0 => grp_RoPE_fu_1803_out_4_address0,
        out_4_ce0 => grp_RoPE_fu_1803_out_4_ce0,
        out_4_we0 => grp_RoPE_fu_1803_out_4_we0,
        out_4_d0 => grp_RoPE_fu_1803_out_4_d0,
        out_5_address0 => grp_RoPE_fu_1803_out_5_address0,
        out_5_ce0 => grp_RoPE_fu_1803_out_5_ce0,
        out_5_we0 => grp_RoPE_fu_1803_out_5_we0,
        out_5_d0 => grp_RoPE_fu_1803_out_5_d0,
        out_6_address0 => grp_RoPE_fu_1803_out_6_address0,
        out_6_ce0 => grp_RoPE_fu_1803_out_6_ce0,
        out_6_we0 => grp_RoPE_fu_1803_out_6_we0,
        out_6_d0 => grp_RoPE_fu_1803_out_6_d0,
        out_7_address0 => grp_RoPE_fu_1803_out_7_address0,
        out_7_ce0 => grp_RoPE_fu_1803_out_7_ce0,
        out_7_we0 => grp_RoPE_fu_1803_out_7_we0,
        out_7_d0 => grp_RoPE_fu_1803_out_7_d0,
        in_0_address0 => grp_RoPE_fu_1803_in_0_address0,
        in_0_ce0 => grp_RoPE_fu_1803_in_0_ce0,
        in_0_q0 => grp_RoPE_fu_1803_in_0_q0,
        in_1_address0 => grp_RoPE_fu_1803_in_1_address0,
        in_1_ce0 => grp_RoPE_fu_1803_in_1_ce0,
        in_1_q0 => grp_RoPE_fu_1803_in_1_q0,
        in_2_address0 => grp_RoPE_fu_1803_in_2_address0,
        in_2_ce0 => grp_RoPE_fu_1803_in_2_ce0,
        in_2_q0 => grp_RoPE_fu_1803_in_2_q0,
        in_3_address0 => grp_RoPE_fu_1803_in_3_address0,
        in_3_ce0 => grp_RoPE_fu_1803_in_3_ce0,
        in_3_q0 => grp_RoPE_fu_1803_in_3_q0,
        in_4_address0 => grp_RoPE_fu_1803_in_4_address0,
        in_4_ce0 => grp_RoPE_fu_1803_in_4_ce0,
        in_4_q0 => grp_RoPE_fu_1803_in_4_q0,
        in_5_address0 => grp_RoPE_fu_1803_in_5_address0,
        in_5_ce0 => grp_RoPE_fu_1803_in_5_ce0,
        in_5_q0 => grp_RoPE_fu_1803_in_5_q0,
        in_6_address0 => grp_RoPE_fu_1803_in_6_address0,
        in_6_ce0 => grp_RoPE_fu_1803_in_6_ce0,
        in_6_q0 => grp_RoPE_fu_1803_in_6_q0,
        in_7_address0 => grp_RoPE_fu_1803_in_7_address0,
        in_7_ce0 => grp_RoPE_fu_1803_in_7_ce0,
        in_7_q0 => grp_RoPE_fu_1803_in_7_q0,
        pos_r => position_read_reg_2858);

    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842 : component kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => ap_const_logic_0,
        m_axi_gmem2_0_ARADDR => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => ap_const_logic_0,
        m_axi_gmem2_0_RREADY => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => ap_const_lv32_0,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => ap_const_lv13_0,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        m_axi_gmem3_0_AWVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID,
        m_axi_gmem3_0_AWREADY => gmem3_0_AWREADY,
        m_axi_gmem3_0_AWADDR => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR,
        m_axi_gmem3_0_AWID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWID,
        m_axi_gmem3_0_AWLEN => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN,
        m_axi_gmem3_0_AWSIZE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWSIZE,
        m_axi_gmem3_0_AWBURST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWBURST,
        m_axi_gmem3_0_AWLOCK => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLOCK,
        m_axi_gmem3_0_AWCACHE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWCACHE,
        m_axi_gmem3_0_AWPROT => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWPROT,
        m_axi_gmem3_0_AWQOS => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWQOS,
        m_axi_gmem3_0_AWREGION => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWREGION,
        m_axi_gmem3_0_AWUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWUSER,
        m_axi_gmem3_0_WVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID,
        m_axi_gmem3_0_WREADY => gmem3_0_WREADY,
        m_axi_gmem3_0_WDATA => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA,
        m_axi_gmem3_0_WSTRB => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB,
        m_axi_gmem3_0_WLAST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WLAST,
        m_axi_gmem3_0_WID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WID,
        m_axi_gmem3_0_WUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WUSER,
        m_axi_gmem3_0_ARVALID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARVALID,
        m_axi_gmem3_0_ARREADY => ap_const_logic_0,
        m_axi_gmem3_0_ARADDR => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARADDR,
        m_axi_gmem3_0_ARID => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARID,
        m_axi_gmem3_0_ARLEN => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLEN,
        m_axi_gmem3_0_ARSIZE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARSIZE,
        m_axi_gmem3_0_ARBURST => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARBURST,
        m_axi_gmem3_0_ARLOCK => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLOCK,
        m_axi_gmem3_0_ARCACHE => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARCACHE,
        m_axi_gmem3_0_ARPROT => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARPROT,
        m_axi_gmem3_0_ARQOS => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARQOS,
        m_axi_gmem3_0_ARREGION => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARREGION,
        m_axi_gmem3_0_ARUSER => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARUSER,
        m_axi_gmem3_0_RVALID => ap_const_logic_0,
        m_axi_gmem3_0_RREADY => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_RREADY,
        m_axi_gmem3_0_RDATA => ap_const_lv32_0,
        m_axi_gmem3_0_RLAST => ap_const_logic_0,
        m_axi_gmem3_0_RID => ap_const_lv1_0,
        m_axi_gmem3_0_RFIFONUM => ap_const_lv13_0,
        m_axi_gmem3_0_RUSER => ap_const_lv1_0,
        m_axi_gmem3_0_RRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BVALID => gmem3_0_BVALID,
        m_axi_gmem3_0_BREADY => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY,
        m_axi_gmem3_0_BRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BID => ap_const_lv1_0,
        m_axi_gmem3_0_BUSER => ap_const_lv1_0,
        sext_ln85 => trunc_ln7_reg_3382,
        sext_ln85_1 => trunc_ln85_1_reg_3392,
        out_k_rope_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0,
        out_k_rope_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0,
        out_k_rope_q0 => out_k_rope_q0,
        out_k_rope_1_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0,
        out_k_rope_1_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0,
        out_k_rope_1_q0 => out_k_rope_1_q0,
        out_k_rope_2_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0,
        out_k_rope_2_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0,
        out_k_rope_2_q0 => out_k_rope_2_q0,
        out_k_rope_3_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0,
        out_k_rope_3_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0,
        out_k_rope_3_q0 => out_k_rope_3_q0,
        out_k_rope_4_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0,
        out_k_rope_4_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0,
        out_k_rope_4_q0 => out_k_rope_4_q0,
        out_k_rope_5_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0,
        out_k_rope_5_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0,
        out_k_rope_5_q0 => out_k_rope_5_q0,
        out_k_rope_6_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0,
        out_k_rope_6_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0,
        out_k_rope_6_q0 => out_k_rope_6_q0,
        out_k_rope_7_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0,
        out_k_rope_7_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0,
        out_k_rope_7_q0 => out_k_rope_7_q0,
        out_v_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0,
        out_v_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0,
        out_v_q0 => out_v_q0,
        out_v_1_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0,
        out_v_1_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0,
        out_v_1_q0 => out_v_1_q0,
        out_v_2_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0,
        out_v_2_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0,
        out_v_2_q0 => out_v_2_q0,
        out_v_3_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0,
        out_v_3_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0,
        out_v_3_q0 => out_v_3_q0,
        out_v_4_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0,
        out_v_4_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0,
        out_v_4_q0 => out_v_4_q0,
        out_v_5_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0,
        out_v_5_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0,
        out_v_5_q0 => out_v_5_q0,
        out_v_6_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0,
        out_v_6_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0,
        out_v_6_q0 => out_v_6_q0,
        out_v_7_address0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0,
        out_v_7_ce0 => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0,
        out_v_7_q0 => out_v_7_q0);

    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868 : component kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start,
        ap_done => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done,
        ap_idle => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_idle,
        ap_ready => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        select_ln100 => select_ln100_reg_3287,
        mul_ln53 => sub_ln53_reg_3366,
        empty => tmp_reg_3271,
        att_11_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0,
        att_11_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0,
        att_11_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0,
        att_11_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0,
        att_10_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0,
        att_10_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0,
        att_10_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0,
        att_10_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0,
        att_9_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0,
        att_9_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0,
        att_9_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0,
        att_9_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0,
        att_8_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0,
        att_8_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0,
        att_8_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0,
        att_8_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0,
        att_7_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0,
        att_7_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0,
        att_7_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0,
        att_7_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0,
        att_6_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0,
        att_6_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0,
        att_6_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0,
        att_6_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0,
        att_5_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0,
        att_5_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0,
        att_5_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0,
        att_5_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0,
        att_4_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0,
        att_4_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0,
        att_4_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0,
        att_4_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0,
        att_3_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0,
        att_3_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0,
        att_3_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0,
        att_3_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0,
        att_2_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0,
        att_2_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0,
        att_2_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0,
        att_2_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0,
        att_1_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0,
        att_1_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0,
        att_1_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0,
        att_1_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0,
        att_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0,
        att_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0,
        att_we0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0,
        att_d0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0,
        out_q_rope_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0,
        out_q_rope_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0,
        out_q_rope_q0 => out_q_rope_q0,
        out_q_rope_1_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0,
        out_q_rope_1_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0,
        out_q_rope_1_q0 => out_q_rope_1_q0,
        out_q_rope_2_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0,
        out_q_rope_2_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0,
        out_q_rope_2_q0 => out_q_rope_2_q0,
        out_q_rope_3_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0,
        out_q_rope_3_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0,
        out_q_rope_3_q0 => out_q_rope_3_q0,
        out_q_rope_4_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0,
        out_q_rope_4_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0,
        out_q_rope_4_q0 => out_q_rope_4_q0,
        out_q_rope_5_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0,
        out_q_rope_5_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0,
        out_q_rope_5_q0 => out_q_rope_5_q0,
        out_q_rope_6_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0,
        out_q_rope_6_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0,
        out_q_rope_6_q0 => out_q_rope_6_q0,
        out_q_rope_7_address0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0,
        out_q_rope_7_ce0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0,
        out_q_rope_7_q0 => out_q_rope_7_q0,
        key_cache => key_cache_read_reg_2843,
        grp_fu_2178_p_din0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0,
        grp_fu_2178_p_din1 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1,
        grp_fu_2178_p_opcode => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_opcode,
        grp_fu_2178_p_dout0 => grp_fu_2178_p2,
        grp_fu_3621_p_din0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0,
        grp_fu_3621_p_din1 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1,
        grp_fu_3621_p_dout0 => grp_fu_3621_p2,
        grp_fu_3621_p_ce => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce,
        grp_fu_3617_p_din0 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0,
        grp_fu_3617_p_din1 => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1,
        grp_fu_3617_p_dout0 => grp_fu_3617_p2);

    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898 : component kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start,
        ap_done => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done,
        ap_idle => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_idle,
        ap_ready => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready,
        att_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0,
        att_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0,
        att_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0,
        att_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0,
        att_q0 => att_q0,
        add141 => add141_reg_3282,
        att_1_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0,
        att_1_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0,
        att_1_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0,
        att_1_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0,
        att_1_q0 => att_1_q0,
        att_2_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0,
        att_2_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0,
        att_2_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0,
        att_2_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0,
        att_2_q0 => att_2_q0,
        att_3_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0,
        att_3_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0,
        att_3_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0,
        att_3_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0,
        att_3_q0 => att_3_q0,
        att_4_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0,
        att_4_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0,
        att_4_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0,
        att_4_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0,
        att_4_q0 => att_4_q0,
        att_5_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0,
        att_5_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0,
        att_5_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0,
        att_5_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0,
        att_5_q0 => att_5_q0,
        att_6_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0,
        att_6_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0,
        att_6_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0,
        att_6_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0,
        att_6_q0 => att_6_q0,
        att_7_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0,
        att_7_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0,
        att_7_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0,
        att_7_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0,
        att_7_q0 => att_7_q0,
        att_8_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0,
        att_8_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0,
        att_8_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0,
        att_8_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0,
        att_8_q0 => att_8_q0,
        att_9_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0,
        att_9_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0,
        att_9_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0,
        att_9_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0,
        att_9_q0 => att_9_q0,
        att_10_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0,
        att_10_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0,
        att_10_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0,
        att_10_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0,
        att_10_q0 => att_10_q0,
        att_11_address0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0,
        att_11_ce0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0,
        att_11_we0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0,
        att_11_d0 => grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0,
        att_11_q0 => att_11_q0);

    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915 : component kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready,
        m_axi_gmem3_0_AWVALID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWVALID,
        m_axi_gmem3_0_AWREADY => ap_const_logic_0,
        m_axi_gmem3_0_AWADDR => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWADDR,
        m_axi_gmem3_0_AWID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWID,
        m_axi_gmem3_0_AWLEN => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLEN,
        m_axi_gmem3_0_AWSIZE => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWSIZE,
        m_axi_gmem3_0_AWBURST => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWBURST,
        m_axi_gmem3_0_AWLOCK => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLOCK,
        m_axi_gmem3_0_AWCACHE => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWCACHE,
        m_axi_gmem3_0_AWPROT => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWPROT,
        m_axi_gmem3_0_AWQOS => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWQOS,
        m_axi_gmem3_0_AWREGION => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWREGION,
        m_axi_gmem3_0_AWUSER => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWUSER,
        m_axi_gmem3_0_WVALID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WVALID,
        m_axi_gmem3_0_WREADY => ap_const_logic_0,
        m_axi_gmem3_0_WDATA => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WDATA,
        m_axi_gmem3_0_WSTRB => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WSTRB,
        m_axi_gmem3_0_WLAST => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WLAST,
        m_axi_gmem3_0_WID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WID,
        m_axi_gmem3_0_WUSER => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WUSER,
        m_axi_gmem3_0_ARVALID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID,
        m_axi_gmem3_0_ARREADY => gmem3_0_ARREADY,
        m_axi_gmem3_0_ARADDR => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR,
        m_axi_gmem3_0_ARID => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARID,
        m_axi_gmem3_0_ARLEN => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN,
        m_axi_gmem3_0_ARSIZE => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARSIZE,
        m_axi_gmem3_0_ARBURST => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARBURST,
        m_axi_gmem3_0_ARLOCK => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLOCK,
        m_axi_gmem3_0_ARCACHE => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARCACHE,
        m_axi_gmem3_0_ARPROT => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARPROT,
        m_axi_gmem3_0_ARQOS => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARQOS,
        m_axi_gmem3_0_ARREGION => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARREGION,
        m_axi_gmem3_0_ARUSER => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARUSER,
        m_axi_gmem3_0_RVALID => gmem3_0_RVALID,
        m_axi_gmem3_0_RREADY => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY,
        m_axi_gmem3_0_RDATA => gmem3_0_RDATA,
        m_axi_gmem3_0_RLAST => ap_const_logic_0,
        m_axi_gmem3_0_RID => ap_const_lv1_0,
        m_axi_gmem3_0_RFIFONUM => gmem3_0_RFIFONUM,
        m_axi_gmem3_0_RUSER => ap_const_lv1_0,
        m_axi_gmem3_0_RRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BVALID => ap_const_logic_0,
        m_axi_gmem3_0_BREADY => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_BREADY,
        m_axi_gmem3_0_BRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BID => ap_const_lv1_0,
        m_axi_gmem3_0_BUSER => ap_const_lv1_0,
        tmp_12 => tmp_3_reg_3293,
        h_3 => h_reg_910,
        zext_ln159 => or_ln1_reg_3410,
        value_cache => value_cache_read_reg_2837,
        att_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0,
        att_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0,
        att_q0 => att_q0,
        att_1_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0,
        att_1_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0,
        att_1_q0 => att_1_q0,
        att_2_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0,
        att_2_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0,
        att_2_q0 => att_2_q0,
        att_3_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0,
        att_3_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0,
        att_3_q0 => att_3_q0,
        att_4_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0,
        att_4_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0,
        att_4_q0 => att_4_q0,
        att_5_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0,
        att_5_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0,
        att_5_q0 => att_5_q0,
        att_6_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0,
        att_6_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0,
        att_6_q0 => att_6_q0,
        att_7_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0,
        att_7_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0,
        att_7_q0 => att_7_q0,
        att_8_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0,
        att_8_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0,
        att_8_q0 => att_8_q0,
        att_9_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0,
        att_9_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0,
        att_9_q0 => att_9_q0,
        att_10_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0,
        att_10_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0,
        att_10_q0 => att_10_q0,
        att_11_address0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0,
        att_11_ce0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0,
        att_11_q0 => att_11_q0,
        local_accum_63_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out,
        local_accum_63_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out_ap_vld,
        local_accum_61_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out,
        local_accum_61_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out_ap_vld,
        local_accum_59_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out,
        local_accum_59_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out_ap_vld,
        local_accum_57_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out,
        local_accum_57_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out_ap_vld,
        local_accum_55_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out,
        local_accum_55_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out_ap_vld,
        local_accum_53_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out,
        local_accum_53_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out_ap_vld,
        local_accum_51_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out,
        local_accum_51_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out_ap_vld,
        local_accum_49_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out,
        local_accum_49_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out_ap_vld,
        local_accum_47_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out,
        local_accum_47_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out_ap_vld,
        local_accum_45_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out,
        local_accum_45_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out_ap_vld,
        local_accum_43_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out,
        local_accum_43_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out_ap_vld,
        local_accum_41_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out,
        local_accum_41_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out_ap_vld,
        local_accum_39_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out,
        local_accum_39_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out_ap_vld,
        local_accum_37_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out,
        local_accum_37_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out_ap_vld,
        local_accum_35_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out,
        local_accum_35_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out_ap_vld,
        local_accum_33_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out,
        local_accum_33_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out_ap_vld,
        local_accum_31_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out,
        local_accum_31_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out_ap_vld,
        local_accum_29_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out,
        local_accum_29_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out_ap_vld,
        local_accum_27_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out,
        local_accum_27_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out_ap_vld,
        local_accum_25_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out,
        local_accum_25_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out_ap_vld,
        local_accum_23_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out,
        local_accum_23_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out_ap_vld,
        local_accum_21_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out,
        local_accum_21_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out_ap_vld,
        local_accum_19_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out,
        local_accum_19_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out_ap_vld,
        local_accum_17_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out,
        local_accum_17_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out_ap_vld,
        local_accum_15_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out,
        local_accum_15_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out_ap_vld,
        local_accum_13_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out,
        local_accum_13_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out_ap_vld,
        local_accum_11_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out,
        local_accum_11_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out_ap_vld,
        local_accum_9_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out,
        local_accum_9_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out_ap_vld,
        local_accum_7_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out,
        local_accum_7_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out_ap_vld,
        local_accum_5_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out,
        local_accum_5_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out_ap_vld,
        local_accum_3_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out,
        local_accum_3_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out_ap_vld,
        local_accum_1_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out,
        local_accum_1_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out_ap_vld,
        local_accum_62_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out,
        local_accum_62_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out_ap_vld,
        local_accum_60_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out,
        local_accum_60_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out_ap_vld,
        local_accum_58_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out,
        local_accum_58_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out_ap_vld,
        local_accum_56_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out,
        local_accum_56_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out_ap_vld,
        local_accum_54_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out,
        local_accum_54_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out_ap_vld,
        local_accum_52_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out,
        local_accum_52_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out_ap_vld,
        local_accum_50_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out,
        local_accum_50_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out_ap_vld,
        local_accum_48_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out,
        local_accum_48_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out_ap_vld,
        local_accum_46_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out,
        local_accum_46_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out_ap_vld,
        local_accum_44_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out,
        local_accum_44_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out_ap_vld,
        local_accum_42_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out,
        local_accum_42_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out_ap_vld,
        local_accum_40_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out,
        local_accum_40_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out_ap_vld,
        local_accum_38_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out,
        local_accum_38_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out_ap_vld,
        local_accum_36_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out,
        local_accum_36_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out_ap_vld,
        local_accum_34_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out,
        local_accum_34_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out_ap_vld,
        local_accum_32_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out,
        local_accum_32_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out_ap_vld,
        local_accum_30_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out,
        local_accum_30_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out_ap_vld,
        local_accum_28_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out,
        local_accum_28_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out_ap_vld,
        local_accum_26_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out,
        local_accum_26_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out_ap_vld,
        local_accum_24_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out,
        local_accum_24_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out_ap_vld,
        local_accum_22_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out,
        local_accum_22_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out_ap_vld,
        local_accum_20_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out,
        local_accum_20_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out_ap_vld,
        local_accum_18_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out,
        local_accum_18_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out_ap_vld,
        local_accum_16_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out,
        local_accum_16_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out_ap_vld,
        local_accum_14_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out,
        local_accum_14_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out_ap_vld,
        local_accum_12_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out,
        local_accum_12_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out_ap_vld,
        local_accum_10_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out,
        local_accum_10_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out_ap_vld,
        local_accum_8_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out,
        local_accum_8_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out_ap_vld,
        local_accum_6_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out,
        local_accum_6_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out_ap_vld,
        local_accum_4_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out,
        local_accum_4_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out_ap_vld,
        local_accum_2_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out,
        local_accum_2_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out_ap_vld,
        local_accum_load_1_out => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out,
        local_accum_load_1_out_ap_vld => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out_ap_vld,
        grp_fu_2178_p_din0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0,
        grp_fu_2178_p_din1 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1,
        grp_fu_2178_p_opcode => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_opcode,
        grp_fu_2178_p_dout0 => grp_fu_2178_p2,
        grp_fu_3621_p_din0 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0,
        grp_fu_3621_p_din1 => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1,
        grp_fu_3621_p_dout0 => grp_fu_3621_p2,
        grp_fu_3621_p_ce => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce);

    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002 : component kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready,
        xb_7_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0,
        xb_7_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0,
        xb_7_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0,
        xb_7_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0,
        xb_6_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0,
        xb_6_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0,
        xb_6_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0,
        xb_6_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0,
        xb_5_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0,
        xb_5_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0,
        xb_5_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0,
        xb_5_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0,
        xb_4_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0,
        xb_4_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0,
        xb_4_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0,
        xb_4_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0,
        xb_3_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0,
        xb_3_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0,
        xb_3_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0,
        xb_3_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0,
        xb_2_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0,
        xb_2_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0,
        xb_2_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0,
        xb_2_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0,
        xb_1_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0,
        xb_1_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0,
        xb_1_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0,
        xb_1_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0,
        xb_address0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0,
        xb_ce0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0,
        xb_we0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0,
        xb_d0 => grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0,
        local_accum_load => local_accum_load_reg_1678,
        local_accum_4_load => local_accum_4_load_reg_1666,
        local_accum_8_load => local_accum_8_load_reg_1654,
        local_accum_12_load => local_accum_12_load_reg_1642,
        local_accum_16_load => local_accum_16_load_reg_1630,
        local_accum_20_load => local_accum_20_load_reg_1618,
        local_accum_24_load => local_accum_24_load_reg_1606,
        local_accum_28_load => local_accum_28_load_reg_1594,
        local_accum_32_load => local_accum_32_load_reg_1582,
        local_accum_36_load => local_accum_36_load_reg_1570,
        local_accum_40_load => local_accum_40_load_reg_1558,
        local_accum_44_load => local_accum_44_load_reg_1546,
        local_accum_48_load => local_accum_48_load_reg_1534,
        local_accum_52_load => local_accum_52_load_reg_1522,
        local_accum_56_load => local_accum_56_load_reg_1510,
        local_accum_60_load => local_accum_60_load_reg_1498,
        p_udiv1 => p_udiv1_reg_3612,
        local_accum_1_load => local_accum_1_load_reg_1486,
        local_accum_5_load => local_accum_5_load_reg_1474,
        local_accum_9_load => local_accum_9_load_reg_1462,
        local_accum_13_load => local_accum_13_load_reg_1450,
        local_accum_17_load => local_accum_17_load_reg_1438,
        local_accum_21_load => local_accum_21_load_reg_1426,
        local_accum_25_load => local_accum_25_load_reg_1414,
        local_accum_29_load => local_accum_29_load_reg_1402,
        local_accum_33_load => local_accum_33_load_reg_1390,
        local_accum_37_load => local_accum_37_load_reg_1378,
        local_accum_41_load => local_accum_41_load_reg_1366,
        local_accum_45_load => local_accum_45_load_reg_1354,
        local_accum_49_load => local_accum_49_load_reg_1342,
        local_accum_53_load => local_accum_53_load_reg_1330,
        local_accum_57_load => local_accum_57_load_reg_1318,
        local_accum_61_load => local_accum_61_load_reg_1306,
        local_accum_2_load => local_accum_2_load_reg_1294,
        local_accum_6_load => local_accum_6_load_reg_1282,
        local_accum_10_load => local_accum_10_load_reg_1270,
        local_accum_14_load => local_accum_14_load_reg_1258,
        local_accum_18_load => local_accum_18_load_reg_1246,
        local_accum_22_load => local_accum_22_load_reg_1234,
        local_accum_26_load => local_accum_26_load_reg_1222,
        local_accum_30_load => local_accum_30_load_reg_1210,
        local_accum_34_load => local_accum_34_load_reg_1198,
        local_accum_38_load => local_accum_38_load_reg_1186,
        local_accum_42_load => local_accum_42_load_reg_1174,
        local_accum_46_load => local_accum_46_load_reg_1162,
        local_accum_50_load => local_accum_50_load_reg_1150,
        local_accum_54_load => local_accum_54_load_reg_1138,
        local_accum_58_load => local_accum_58_load_reg_1126,
        local_accum_62_load => local_accum_62_load_reg_1114,
        local_accum_3_load => local_accum_3_load_reg_1102,
        local_accum_7_load => local_accum_7_load_reg_1090,
        local_accum_11_load => local_accum_11_load_reg_1078,
        local_accum_15_load => local_accum_15_load_reg_1066,
        local_accum_19_load => local_accum_19_load_reg_1054,
        local_accum_23_load => local_accum_23_load_reg_1042,
        local_accum_27_load => local_accum_27_load_reg_1030,
        local_accum_31_load => local_accum_31_load_reg_1018,
        local_accum_35_load => local_accum_35_load_reg_1006,
        local_accum_39_load => local_accum_39_load_reg_994,
        local_accum_43_load => local_accum_43_load_reg_982,
        local_accum_47_load => local_accum_47_load_reg_970,
        local_accum_51_load => local_accum_51_load_reg_958,
        local_accum_55_load => local_accum_55_load_reg_946,
        local_accum_59_load => local_accum_59_load_reg_934,
        local_accum_63_load => local_accum_63_load_reg_922);

    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143 : component kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready,
        current_input_14_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0,
        current_input_14_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0,
        current_input_14_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0,
        current_input_14_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0,
        current_input_14_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1,
        current_input_14_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1,
        current_input_14_q1 => current_input_14_q1,
        current_input_13_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0,
        current_input_13_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0,
        current_input_13_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0,
        current_input_13_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0,
        current_input_13_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1,
        current_input_13_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1,
        current_input_13_q1 => current_input_13_q1,
        current_input_12_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0,
        current_input_12_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0,
        current_input_12_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0,
        current_input_12_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0,
        current_input_12_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1,
        current_input_12_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1,
        current_input_12_q1 => current_input_12_q1,
        current_input_11_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0,
        current_input_11_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0,
        current_input_11_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0,
        current_input_11_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0,
        current_input_11_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1,
        current_input_11_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1,
        current_input_11_q1 => current_input_11_q1,
        current_input_10_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0,
        current_input_10_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0,
        current_input_10_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0,
        current_input_10_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0,
        current_input_10_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1,
        current_input_10_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1,
        current_input_10_q1 => current_input_10_q1,
        current_input_9_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0,
        current_input_9_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0,
        current_input_9_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0,
        current_input_9_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0,
        current_input_9_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1,
        current_input_9_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1,
        current_input_9_q1 => current_input_9_q1,
        current_input_8_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0,
        current_input_8_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0,
        current_input_8_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0,
        current_input_8_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0,
        current_input_8_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1,
        current_input_8_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1,
        current_input_8_q1 => current_input_8_q1,
        current_input_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0,
        current_input_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0,
        current_input_we0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0,
        current_input_d0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0,
        current_input_address1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1,
        current_input_ce1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1,
        current_input_q1 => current_input_q1,
        xb2_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0,
        xb2_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0,
        xb2_q0 => xb2_q0,
        xb2_1_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0,
        xb2_1_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0,
        xb2_1_q0 => xb2_1_q0,
        xb2_2_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0,
        xb2_2_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0,
        xb2_2_q0 => xb2_2_q0,
        xb2_3_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0,
        xb2_3_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0,
        xb2_3_q0 => xb2_3_q0,
        xb2_4_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0,
        xb2_4_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0,
        xb2_4_q0 => xb2_4_q0,
        xb2_5_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0,
        xb2_5_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0,
        xb2_5_q0 => xb2_5_q0,
        xb2_6_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0,
        xb2_6_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0,
        xb2_6_q0 => xb2_6_q0,
        xb2_7_address0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0,
        xb2_7_ce0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0,
        xb2_7_q0 => xb2_7_q0,
        grp_fu_2178_p_din0 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0,
        grp_fu_2178_p_din1 => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1,
        grp_fu_2178_p_opcode => grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_opcode,
        grp_fu_2178_p_dout0 => grp_fu_2178_p2);

    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163 : component kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start,
        ap_done => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done,
        ap_idle => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_idle,
        ap_ready => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv13_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln47 => trunc_ln_reg_3257,
        current_input_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0,
        current_input_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0,
        current_input_q0 => current_input_q0,
        current_input_8_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0,
        current_input_8_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0,
        current_input_8_q0 => current_input_8_q0,
        current_input_9_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0,
        current_input_9_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0,
        current_input_9_q0 => current_input_9_q0,
        current_input_10_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0,
        current_input_10_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0,
        current_input_10_q0 => current_input_10_q0,
        current_input_11_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0,
        current_input_11_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0,
        current_input_11_q0 => current_input_11_q0,
        current_input_12_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0,
        current_input_12_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0,
        current_input_12_q0 => current_input_12_q0,
        current_input_13_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0,
        current_input_13_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0,
        current_input_13_q0 => current_input_13_q0,
        current_input_14_address0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0,
        current_input_14_ce0 => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0,
        current_input_14_q0 => current_input_14_q0);

    control_s_axi_U : component kernel_mhsa_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        current_token => current_token,
        position => position,
        weights => weights,
        key_cache => key_cache,
        value_cache => value_cache,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component kernel_mhsa_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => gmem0_0_ARADDR,
        I_CH0_ARLEN => gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => gmem0_0_AWVALID,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => gmem0_0_AWADDR,
        I_CH0_AWLEN => gmem0_0_AWLEN,
        I_CH0_WVALID => gmem0_0_WVALID,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA,
        I_CH0_WSTRB => grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => gmem0_0_BREADY);

    gmem1_m_axi_U : component kernel_mhsa_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem1_0_ARVALID,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => gmem1_0_ARADDR,
        I_CH0_ARLEN => gmem1_0_ARLEN,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => gmem1_0_RREADY,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component kernel_mhsa_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem2_0_ARVALID,
        I_CH0_ARREADY => gmem2_0_ARREADY,
        I_CH0_ARADDR => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR,
        I_CH0_ARLEN => grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN,
        I_CH0_RVALID => gmem2_0_RVALID,
        I_CH0_RREADY => gmem2_0_RREADY,
        I_CH0_RDATA => gmem2_0_RDATA,
        I_CH0_RFIFONUM => gmem2_0_RFIFONUM,
        I_CH0_AWVALID => gmem2_0_AWVALID,
        I_CH0_AWREADY => gmem2_0_AWREADY,
        I_CH0_AWADDR => gmem2_0_AWADDR,
        I_CH0_AWLEN => gmem2_0_AWLEN,
        I_CH0_WVALID => gmem2_0_WVALID,
        I_CH0_WREADY => gmem2_0_WREADY,
        I_CH0_WDATA => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA,
        I_CH0_WSTRB => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB,
        I_CH0_BVALID => gmem2_0_BVALID,
        I_CH0_BREADY => gmem2_0_BREADY);

    gmem3_m_axi_U : component kernel_mhsa_gmem3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM3_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem3_AWVALID,
        AWREADY => m_axi_gmem3_AWREADY,
        AWADDR => m_axi_gmem3_AWADDR,
        AWID => m_axi_gmem3_AWID,
        AWLEN => m_axi_gmem3_AWLEN,
        AWSIZE => m_axi_gmem3_AWSIZE,
        AWBURST => m_axi_gmem3_AWBURST,
        AWLOCK => m_axi_gmem3_AWLOCK,
        AWCACHE => m_axi_gmem3_AWCACHE,
        AWPROT => m_axi_gmem3_AWPROT,
        AWQOS => m_axi_gmem3_AWQOS,
        AWREGION => m_axi_gmem3_AWREGION,
        AWUSER => m_axi_gmem3_AWUSER,
        WVALID => m_axi_gmem3_WVALID,
        WREADY => m_axi_gmem3_WREADY,
        WDATA => m_axi_gmem3_WDATA,
        WSTRB => m_axi_gmem3_WSTRB,
        WLAST => m_axi_gmem3_WLAST,
        WID => m_axi_gmem3_WID,
        WUSER => m_axi_gmem3_WUSER,
        ARVALID => m_axi_gmem3_ARVALID,
        ARREADY => m_axi_gmem3_ARREADY,
        ARADDR => m_axi_gmem3_ARADDR,
        ARID => m_axi_gmem3_ARID,
        ARLEN => m_axi_gmem3_ARLEN,
        ARSIZE => m_axi_gmem3_ARSIZE,
        ARBURST => m_axi_gmem3_ARBURST,
        ARLOCK => m_axi_gmem3_ARLOCK,
        ARCACHE => m_axi_gmem3_ARCACHE,
        ARPROT => m_axi_gmem3_ARPROT,
        ARQOS => m_axi_gmem3_ARQOS,
        ARREGION => m_axi_gmem3_ARREGION,
        ARUSER => m_axi_gmem3_ARUSER,
        RVALID => m_axi_gmem3_RVALID,
        RREADY => m_axi_gmem3_RREADY,
        RDATA => m_axi_gmem3_RDATA,
        RLAST => m_axi_gmem3_RLAST,
        RID => m_axi_gmem3_RID,
        RUSER => m_axi_gmem3_RUSER,
        RRESP => m_axi_gmem3_RRESP,
        BVALID => m_axi_gmem3_BVALID,
        BREADY => m_axi_gmem3_BREADY,
        BRESP => m_axi_gmem3_BRESP,
        BID => m_axi_gmem3_BID,
        BUSER => m_axi_gmem3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem3_0_ARVALID,
        I_CH0_ARREADY => gmem3_0_ARREADY,
        I_CH0_ARADDR => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR,
        I_CH0_ARLEN => grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN,
        I_CH0_RVALID => gmem3_0_RVALID,
        I_CH0_RREADY => gmem3_0_RREADY,
        I_CH0_RDATA => gmem3_0_RDATA,
        I_CH0_RFIFONUM => gmem3_0_RFIFONUM,
        I_CH0_AWVALID => gmem3_0_AWVALID,
        I_CH0_AWREADY => gmem3_0_AWREADY,
        I_CH0_AWADDR => gmem3_0_AWADDR,
        I_CH0_AWLEN => gmem3_0_AWLEN,
        I_CH0_WVALID => gmem3_0_WVALID,
        I_CH0_WREADY => gmem3_0_WREADY,
        I_CH0_WDATA => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA,
        I_CH0_WSTRB => grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB,
        I_CH0_BVALID => gmem3_0_BVALID,
        I_CH0_BREADY => gmem3_0_BREADY);

    fadd_32ns_32ns_32_1_primitive_dsp_1_U656 : component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_2178_p0,
        din1 => grp_fu_2178_p1,
        dout => grp_fu_2178_p2);

    fdiv_32ns_32ns_32_11_no_dsp_1_U657 : component kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2183_p0,
        din1 => grp_fu_2183_p1,
        ce => grp_fu_2183_ce,
        dout => pre_grp_fu_2183_p2);

    fsqrt_32ns_32ns_32_15_no_dsp_1_U658 : component kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => p_x_assign_reg_3320,
        ce => grp_fu_2190_ce,
        dout => grp_fu_2190_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U659 : component kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_3617_p0,
        din1 => grp_fu_3617_p1,
        dout => grp_fu_3617_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U660 : component kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3621_p0,
        din1 => grp_fu_3621_p1,
        ce => grp_fu_3621_ce,
        dout => pre_grp_fu_3621_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_matmul_1_fu_1772_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state85_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state85)) or (not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61)) or ((ap_const_boolean_0 = ap_block_state59_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state59)) or ((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57)))) then 
                    ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= ap_const_logic_0;
                elsif ((grp_matmul_1_fu_1772_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_matmul_1_fu_1772_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state85_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state85)) or (not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61)) or ((ap_const_boolean_0 = ap_block_state59_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state59)) or ((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57)))) then 
                    ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= ap_const_logic_0;
                elsif ((grp_matmul_1_fu_1772_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_RoPE_fu_1803_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_RoPE_fu_1803_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                    grp_RoPE_fu_1803_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RoPE_fu_1803_ap_ready = ap_const_logic_1)) then 
                    grp_RoPE_fu_1803_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
                    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
                    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_reg_3271 = ap_const_lv1_0) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_1_fu_1772_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_1_fu_1772_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state84) or ((ap_sync_grp_matmul_1_fu_1772_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state59)) or ((ap_sync_grp_matmul_1_fu_1772_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_sync_grp_matmul_1_fu_1772_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state61)) or ((ap_sync_grp_matmul_1_fu_1772_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state85)))) then 
                    grp_matmul_1_fu_1772_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_1_fu_1772_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_1_fu_1772_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_2178_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
                grp_fu_2178_p0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                grp_fu_2178_p0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_2178_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                grp_fu_2178_p0 <= grp_fu_2183_p2;
            end if; 
        end if;
    end process;

    grp_fu_2178_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
                grp_fu_2178_p1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                grp_fu_2178_p1 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_2178_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                grp_fu_2178_p1 <= ap_const_lv32_358637BD;
            end if; 
        end if;
    end process;

    grp_fu_2183_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
                grp_fu_2183_ce <= ap_const_logic_1;
            else 
                grp_fu_2183_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_2183_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                grp_fu_2183_p0 <= ap_const_lv32_3F800000;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                grp_fu_2183_p0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out;
            end if; 
        end if;
    end process;

    grp_fu_2183_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                grp_fu_2183_p1 <= grp_fu_2190_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                grp_fu_2183_p1 <= ap_const_lv32_44400000;
            end if; 
        end if;
    end process;

    grp_fu_3617_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_3617_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                grp_fu_3617_p0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0;
            end if; 
        end if;
    end process;

    grp_fu_3617_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_3617_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                grp_fu_3617_p1 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1;
            end if; 
        end if;
    end process;

    grp_fu_3621_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                grp_fu_3621_ce <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_3621_ce <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                grp_fu_3621_ce <= ap_const_logic_0;
            else 
                grp_fu_3621_ce <= ap_const_logic_1;
            end if; 
        end if;
    end process;

    grp_fu_3621_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                grp_fu_3621_p0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_3621_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0;
            end if; 
        end if;
    end process;

    grp_fu_3621_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
                grp_fu_3621_p1 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                grp_fu_3621_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1;
            end if; 
        end if;
    end process;

    h_reg_910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                h_reg_910 <= ap_const_lv4_0;
            elsif (((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                h_reg_910 <= add_ln155_reg_3402;
            end if; 
        end if;
    end process;

    l_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                l_fu_230 <= ap_const_lv4_0;
            elsif (((icmp_ln155_fu_2574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                l_fu_230 <= add_ln53_5_reg_3304;
            end if; 
        end if;
    end process;

    local_accum_10_load_reg_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_10_load_reg_1270 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_10_load_reg_1270 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_11_load_reg_1078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_11_load_reg_1078 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_11_load_reg_1078 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_12_load_reg_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_12_load_reg_1642 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_12_load_reg_1642 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_13_load_reg_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_13_load_reg_1450 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_13_load_reg_1450 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_14_load_reg_1258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_14_load_reg_1258 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_14_load_reg_1258 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_15_load_reg_1066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_15_load_reg_1066 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_15_load_reg_1066 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_16_load_reg_1630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_16_load_reg_1630 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_16_load_reg_1630 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_17_load_reg_1438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_17_load_reg_1438 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_17_load_reg_1438 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_18_load_reg_1246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_18_load_reg_1246 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_18_load_reg_1246 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_19_load_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_19_load_reg_1054 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_19_load_reg_1054 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_1_load_reg_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_1_load_reg_1486 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_1_load_reg_1486 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_20_load_reg_1618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_20_load_reg_1618 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_20_load_reg_1618 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_21_load_reg_1426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_21_load_reg_1426 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_21_load_reg_1426 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_22_load_reg_1234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_22_load_reg_1234 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_22_load_reg_1234 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_23_load_reg_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_23_load_reg_1042 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_23_load_reg_1042 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_24_load_reg_1606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_24_load_reg_1606 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_24_load_reg_1606 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_25_load_reg_1414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_25_load_reg_1414 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_25_load_reg_1414 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_26_load_reg_1222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_26_load_reg_1222 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_26_load_reg_1222 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_27_load_reg_1030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_27_load_reg_1030 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_27_load_reg_1030 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_28_load_reg_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_28_load_reg_1594 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_28_load_reg_1594 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_29_load_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_29_load_reg_1402 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_29_load_reg_1402 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_2_load_reg_1294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_2_load_reg_1294 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_2_load_reg_1294 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_30_load_reg_1210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_30_load_reg_1210 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_30_load_reg_1210 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_31_load_reg_1018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_31_load_reg_1018 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_31_load_reg_1018 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_32_load_reg_1582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_32_load_reg_1582 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_32_load_reg_1582 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_33_load_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_33_load_reg_1390 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_33_load_reg_1390 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_34_load_reg_1198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_34_load_reg_1198 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_34_load_reg_1198 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_35_load_reg_1006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_35_load_reg_1006 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_35_load_reg_1006 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_36_load_reg_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_36_load_reg_1570 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_36_load_reg_1570 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_37_load_reg_1378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_37_load_reg_1378 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_37_load_reg_1378 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_38_load_reg_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_38_load_reg_1186 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_38_load_reg_1186 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_39_load_reg_994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_39_load_reg_994 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_39_load_reg_994 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_3_load_reg_1102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_3_load_reg_1102 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_3_load_reg_1102 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_40_load_reg_1558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_40_load_reg_1558 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_40_load_reg_1558 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_41_load_reg_1366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_41_load_reg_1366 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_41_load_reg_1366 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_42_load_reg_1174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_42_load_reg_1174 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_42_load_reg_1174 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_43_load_reg_982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_43_load_reg_982 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_43_load_reg_982 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_44_load_reg_1546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_44_load_reg_1546 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_44_load_reg_1546 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_45_load_reg_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_45_load_reg_1354 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_45_load_reg_1354 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_46_load_reg_1162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_46_load_reg_1162 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_46_load_reg_1162 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_47_load_reg_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_47_load_reg_970 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_47_load_reg_970 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_48_load_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_48_load_reg_1534 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_48_load_reg_1534 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_49_load_reg_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_49_load_reg_1342 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_49_load_reg_1342 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_4_load_reg_1666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_4_load_reg_1666 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_4_load_reg_1666 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_50_load_reg_1150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_50_load_reg_1150 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_50_load_reg_1150 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_51_load_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_51_load_reg_958 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_51_load_reg_958 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_52_load_reg_1522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_52_load_reg_1522 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_52_load_reg_1522 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_53_load_reg_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_53_load_reg_1330 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_53_load_reg_1330 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_54_load_reg_1138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_54_load_reg_1138 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_54_load_reg_1138 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_55_load_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_55_load_reg_946 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_55_load_reg_946 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_56_load_reg_1510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_56_load_reg_1510 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_56_load_reg_1510 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_57_load_reg_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_57_load_reg_1318 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_57_load_reg_1318 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_58_load_reg_1126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_58_load_reg_1126 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_58_load_reg_1126 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_59_load_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_59_load_reg_934 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_59_load_reg_934 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_5_load_reg_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_5_load_reg_1474 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_5_load_reg_1474 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_60_load_reg_1498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_60_load_reg_1498 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_60_load_reg_1498 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_61_load_reg_1306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_61_load_reg_1306 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_61_load_reg_1306 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_62_load_reg_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_62_load_reg_1114 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_62_load_reg_1114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_63_load_reg_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_63_load_reg_922 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_63_load_reg_922 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_6_load_reg_1282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_6_load_reg_1282 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_6_load_reg_1282 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_7_load_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_7_load_reg_1090 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_7_load_reg_1090 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_8_load_reg_1654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_8_load_reg_1654 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_8_load_reg_1654 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_9_load_reg_1462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_9_load_reg_1462 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_9_load_reg_1462 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    local_accum_load_reg_1678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                local_accum_load_reg_1678 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out;
            elsif (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                local_accum_load_reg_1678 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    phi_mul_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_226 <= ap_const_lv27_0;
            elsif (((icmp_ln155_fu_2574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                phi_mul_fu_226 <= add_ln53_6_reg_3309;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add141_reg_3282 <= add141_fu_2266_p2;
                mul43_reg_3277 <= mul43_fu_2260_p2;
                select_ln100_reg_3287 <= select_ln100_fu_2286_p3;
                    tmp_3_reg_3293(37 downto 5) <= tmp_3_fu_2318_p3(37 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                add_ln155_reg_3402 <= add_ln155_fu_2568_p2;
                    or_ln1_reg_3410(9 downto 6) <= or_ln1_fu_2589_p4(9 downto 6);    or_ln1_reg_3410(22 downto 17) <= or_ln1_fu_2589_p4(22 downto 17);
                wo_reg_3415 <= wo_fu_2609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                add_ln53_1_reg_3372 <= add_ln53_1_fu_2477_p2;
                    sub_ln53_reg_3366(22 downto 17) <= sub_ln53_fu_2467_p2(22 downto 17);
                wv_reg_3377 <= wv_fu_2485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln53_5_reg_3304 <= add_ln53_5_fu_2332_p2;
                add_ln53_6_reg_3309 <= add_ln53_6_fu_2338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                add_ln60_reg_3341 <= add_ln60_fu_2416_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                add_ln61_reg_3351 <= add_ln61_fu_2430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                add_ln62_reg_3361 <= add_ln62_fu_2444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                gmem0_addr_reg_3263 <= sext_ln47_fu_2217_p1;
                key_cache_read_reg_2843 <= key_cache;
                position_read_reg_2858 <= position;
                tmp_reg_3271 <= tmp_fu_2232_p1(31 downto 31);
                trunc_ln_reg_3257 <= current_token(63 downto 2);
                value_cache_read_reg_2837 <= value_cache;
                weights_read_reg_2849 <= weights;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                    p_udiv1_reg_3612(6 downto 3) <= p_udiv1_fu_2814_p3(6 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                p_x_assign_reg_3320 <= grp_fu_2178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_2183_ce = ap_const_logic_1)) then
                pre_grp_fu_2183_p2_reg <= pre_grp_fu_2183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_3621_ce = ap_const_logic_1)) then
                pre_grp_fu_3621_p2_reg <= pre_grp_fu_3621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state27))) then
                reg_2201 <= grp_fu_2183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                trunc_ln5_reg_3331 <= add_ln53_2_fu_2378_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                trunc_ln7_reg_3382 <= add_ln53_4_fu_2507_p2(63 downto 2);
                trunc_ln85_1_reg_3392 <= add_ln53_3_fu_2502_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                wk_reg_3356 <= wk_fu_2438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                wq_reg_3346 <= wq_fu_2424_p2;
            end if;
        end if;
    end process;
    tmp_3_reg_3293(4 downto 0) <= "00000";
    sub_ln53_reg_3366(16 downto 0) <= "00000000000000000";
    or_ln1_reg_3410(5 downto 0) <= "000000";
    or_ln1_reg_3410(16 downto 10) <= "0000000";
    p_udiv1_reg_3612(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state14, icmp_ln53_fu_2344_p2, ap_CS_fsm_state100, ap_CS_fsm_state43, ap_CS_fsm_state61, ap_CS_fsm_state74, tmp_reg_3271, ap_CS_fsm_state13, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state79, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done, gmem0_0_ARREADY, gmem0_0_BVALID, gmem1_0_ARREADY, ap_CS_fsm_state83, ap_CS_fsm_state78, icmp_ln155_fu_2574_p2, ap_block_state14_io, ap_CS_fsm_state15, ap_block_state57_on_subcall_done, ap_block_state59_on_subcall_done, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state85, ap_block_state85_on_subcall_done, ap_CS_fsm_state63, ap_CS_fsm_state76, ap_CS_fsm_state80, ap_CS_fsm_state87, ap_CS_fsm_state89, ap_block_state74, ap_block_state15_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state88;
                elsif (((icmp_ln53_fu_2344_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((ap_const_boolean_0 = ap_block_state59_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state63) and (grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_boolean_0 = ap_block_state74) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if (((tmp_reg_3271 = ap_const_lv1_1) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                elsif (((tmp_reg_3271 = ap_const_lv1_0) and (icmp_ln155_fu_2574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state84;
                end if;
            when ap_ST_fsm_state80 => 
                if (((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                if (((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                if (((ap_const_boolean_0 = ap_block_state85_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state85))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                if (((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state87))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state87;
                end if;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                if (((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state89;
                end if;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state100;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add141_fu_2266_p2 <= std_logic_vector(unsigned(position_read_reg_2858) + unsigned(ap_const_lv32_1));
    add_ln155_fu_2568_p2 <= std_logic_vector(unsigned(h_reg_910) + unsigned(ap_const_lv4_1));
    add_ln53_1_fu_2477_p2 <= std_logic_vector(unsigned(mul43_reg_3277) + unsigned(zext_ln53_1_fu_2473_p1));
    add_ln53_2_fu_2378_p2 <= std_logic_vector(unsigned(zext_ln53_2_fu_2375_p1) + unsigned(weights_read_reg_2849));
    add_ln53_3_fu_2502_p2 <= std_logic_vector(unsigned(zext_ln53_3_fu_2498_p1) + unsigned(value_cache_read_reg_2837));
    add_ln53_4_fu_2507_p2 <= std_logic_vector(unsigned(zext_ln53_3_fu_2498_p1) + unsigned(key_cache_read_reg_2843));
    add_ln53_5_fu_2332_p2 <= std_logic_vector(unsigned(l_fu_230) + unsigned(ap_const_lv4_1));
    add_ln53_6_fu_2338_p2 <= std_logic_vector(unsigned(phi_mul_fu_226) + unsigned(ap_const_lv27_900C00));
    add_ln53_fu_2274_p2 <= std_logic_vector(signed(sext_ln53_fu_2271_p1) + signed(ap_const_lv33_1));
    add_ln60_fu_2416_p2 <= std_logic_vector(unsigned(phi_mul_fu_226) + unsigned(ap_const_lv27_C00));
    add_ln61_fu_2430_p2 <= std_logic_vector(unsigned(phi_mul_fu_226) + unsigned(ap_const_lv27_240C00));
    add_ln62_fu_2444_p2 <= std_logic_vector(unsigned(phi_mul_fu_226) + unsigned(ap_const_lv27_480C00));
    add_ln63_fu_2600_p2 <= std_logic_vector(unsigned(phi_mul_fu_226) + unsigned(ap_const_lv27_6C0C00));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);

    ap_ST_fsm_state100_blk_assign_proc : process(gmem0_0_BVALID)
    begin
        if ((gmem0_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state100_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state100_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_io)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state15_on_subcall_done)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, gmem0_0_ARREADY)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(gmem1_0_ARREADY)
    begin
        if ((gmem1_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(ap_block_state57_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state57_on_subcall_done)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(ap_block_state59_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state59_on_subcall_done)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(ap_block_state61_io, ap_block_state61_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(ap_block_state74)
    begin
        if ((ap_const_boolean_1 = ap_block_state74)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done)
    begin
        if ((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done)
    begin
        if ((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state83_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state83_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state83_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state84_blk <= ap_const_logic_0;

    ap_ST_fsm_state85_blk_assign_proc : process(ap_block_state85_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state85_on_subcall_done)) then 
            ap_ST_fsm_state85_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state85_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state86_blk <= ap_const_logic_0;

    ap_ST_fsm_state87_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state87_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state87_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state88_blk <= ap_const_logic_0;

    ap_ST_fsm_state89_blk_assign_proc : process(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done)
    begin
        if ((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state89_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state89_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state14_io_assign_proc : process(icmp_ln53_fu_2344_p2, gmem0_0_AWREADY)
    begin
                ap_block_state14_io <= ((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (gmem0_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state15_on_subcall_done_assign_proc : process(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done, grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done, grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done)
    begin
                ap_block_state15_on_subcall_done <= ((grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done = ap_const_logic_0) or (grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done = ap_const_logic_0) or (grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done = ap_const_logic_0));
    end process;


    ap_block_state57_on_subcall_done_assign_proc : process(ap_sync_reg_grp_matmul_1_fu_1772_ap_ready, ap_sync_reg_grp_matmul_1_fu_1772_ap_done)
    begin
                ap_block_state57_on_subcall_done <= ((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready and ap_sync_reg_grp_matmul_1_fu_1772_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state59_on_subcall_done_assign_proc : process(grp_RoPE_fu_1803_ap_done, ap_sync_reg_grp_matmul_1_fu_1772_ap_ready, ap_sync_reg_grp_matmul_1_fu_1772_ap_done)
    begin
                ap_block_state59_on_subcall_done <= (((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready and ap_sync_reg_grp_matmul_1_fu_1772_ap_done) = ap_const_logic_0) or (grp_RoPE_fu_1803_ap_done = ap_const_logic_0));
    end process;


    ap_block_state61_io_assign_proc : process(gmem2_0_AWREADY, gmem3_0_AWREADY)
    begin
                ap_block_state61_io <= ((gmem3_0_AWREADY = ap_const_logic_0) or (gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state61_on_subcall_done_assign_proc : process(grp_RoPE_fu_1803_ap_done, ap_sync_reg_grp_matmul_1_fu_1772_ap_ready, ap_sync_reg_grp_matmul_1_fu_1772_ap_done)
    begin
                ap_block_state61_on_subcall_done <= (((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready and ap_sync_reg_grp_matmul_1_fu_1772_ap_done) = ap_const_logic_0) or (grp_RoPE_fu_1803_ap_done = ap_const_logic_0));
    end process;


    ap_block_state74_assign_proc : process(gmem2_0_BVALID, gmem3_0_BVALID)
    begin
                ap_block_state74 <= ((gmem3_0_BVALID = ap_const_logic_0) or (gmem2_0_BVALID = ap_const_logic_0));
    end process;


    ap_block_state85_on_subcall_done_assign_proc : process(ap_sync_reg_grp_matmul_1_fu_1772_ap_ready, ap_sync_reg_grp_matmul_1_fu_1772_ap_done)
    begin
                ap_block_state85_on_subcall_done <= ((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready and ap_sync_reg_grp_matmul_1_fu_1772_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state100, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state100, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_matmul_1_fu_1772_ap_ready <= (grp_matmul_1_fu_1772_ap_ready or ap_sync_reg_grp_matmul_1_fu_1772_ap_ready);

    att_10_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_10_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_10_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_10_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_10_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0;
        else 
            att_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_10_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_10_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_10_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_10_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_10_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0;
        else 
            att_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_10_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_10_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_10_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_10_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0;
        else 
            att_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_10_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_10_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_10_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_10_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0;
        else 
            att_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_11_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_11_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_11_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_11_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_11_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0;
        else 
            att_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_11_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_11_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_11_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_11_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_11_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0;
        else 
            att_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_11_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_11_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_11_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_11_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0;
        else 
            att_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_11_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_11_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_11_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_11_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0;
        else 
            att_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_1_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_1_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_1_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_1_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_1_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0;
        else 
            att_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_1_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_1_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_1_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_1_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_1_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0;
        else 
            att_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_1_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_1_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_1_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_1_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0;
        else 
            att_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_1_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_1_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_1_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_1_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0;
        else 
            att_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_2_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_2_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_2_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_2_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_2_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0;
        else 
            att_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_2_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_2_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_2_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_2_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_2_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0;
        else 
            att_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_2_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_2_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_2_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_2_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0;
        else 
            att_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_2_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_2_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_2_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_2_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0;
        else 
            att_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_3_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_3_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_3_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_3_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_3_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0;
        else 
            att_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_3_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_3_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_3_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_3_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_3_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0;
        else 
            att_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_3_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_3_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_3_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_3_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0;
        else 
            att_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_3_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_3_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_3_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_3_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0;
        else 
            att_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_4_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_4_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_4_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_4_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_4_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0;
        else 
            att_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_4_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_4_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_4_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_4_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_4_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0;
        else 
            att_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_4_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_4_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_4_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_4_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0;
        else 
            att_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_4_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_4_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_4_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_4_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0;
        else 
            att_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_5_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_5_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_5_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_5_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_5_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0;
        else 
            att_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_5_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_5_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_5_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_5_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_5_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0;
        else 
            att_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_5_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_5_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_5_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_5_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0;
        else 
            att_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_5_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_5_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_5_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_5_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0;
        else 
            att_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_6_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_6_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_6_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_6_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_6_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0;
        else 
            att_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_6_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_6_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_6_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_6_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_6_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0;
        else 
            att_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_6_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_6_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_6_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_6_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0;
        else 
            att_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_6_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_6_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_6_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_6_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0;
        else 
            att_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_7_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_7_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_7_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_7_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_7_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0;
        else 
            att_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_7_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_7_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_7_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_7_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_7_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0;
        else 
            att_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_7_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_7_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_7_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_7_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0;
        else 
            att_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_7_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_7_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_7_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_7_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0;
        else 
            att_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_8_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_8_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_8_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_8_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_8_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0;
        else 
            att_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_8_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_8_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_8_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_8_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_8_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0;
        else 
            att_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_8_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_8_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_8_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_8_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0;
        else 
            att_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_8_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_8_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_8_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_8_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0;
        else 
            att_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_9_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_9_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_9_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_9_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_9_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0;
        else 
            att_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_9_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_9_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_9_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_9_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_9_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0;
        else 
            att_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_9_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_9_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_9_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_9_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0;
        else 
            att_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_9_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_9_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_9_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_9_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0;
        else 
            att_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_address0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_address0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_address0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_address0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0;
        else 
            att_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_ce0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            att_ce0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_ce0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_ce0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0;
        else 
            att_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_d0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_d0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_d0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_d0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0;
        else 
            att_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_we0_assign_proc : process(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0, grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0, ap_CS_fsm_state78, ap_CS_fsm_state15, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            att_we0 <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            att_we0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            att_we0 <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0;
        else 
            att_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_10_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_10_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_10_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_10_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_10_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_10_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0;
        else 
            current_input_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_10_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_10_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_10_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_10_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_10_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_10_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0;
        else 
            current_input_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_10_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_10_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1;
        else 
            current_input_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_10_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_10_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_10_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0;
        else 
            current_input_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_10_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_10_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_10_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0;
        else 
            current_input_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_11_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_11_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_11_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_11_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_11_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_11_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0;
        else 
            current_input_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_11_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_11_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_11_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_11_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_11_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_11_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0;
        else 
            current_input_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_11_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_11_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1;
        else 
            current_input_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_11_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_11_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_11_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0;
        else 
            current_input_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_11_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_11_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_11_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0;
        else 
            current_input_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_12_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_12_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_12_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_12_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_12_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_12_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0;
        else 
            current_input_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_12_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_12_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_12_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_12_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_12_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_12_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0;
        else 
            current_input_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_12_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_12_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1;
        else 
            current_input_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_12_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_12_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_12_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0;
        else 
            current_input_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_12_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_12_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_12_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0;
        else 
            current_input_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_13_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_13_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_13_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_13_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_13_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_13_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0;
        else 
            current_input_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_13_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_13_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_13_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_13_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_13_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_13_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0;
        else 
            current_input_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_13_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_13_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1;
        else 
            current_input_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_13_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_13_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_13_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0;
        else 
            current_input_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_13_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_13_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_13_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0;
        else 
            current_input_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_14_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_14_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_14_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_14_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_14_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_14_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0;
        else 
            current_input_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_14_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_14_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_14_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_14_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_14_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_14_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0;
        else 
            current_input_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_14_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_14_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1;
        else 
            current_input_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_14_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_14_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_14_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0;
        else 
            current_input_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_14_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_14_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_14_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0;
        else 
            current_input_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_8_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_8_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_8_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_8_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_8_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_8_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0;
        else 
            current_input_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_8_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_8_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_8_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_8_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_8_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_8_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0;
        else 
            current_input_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_8_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_8_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1;
        else 
            current_input_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_8_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_8_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_8_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0;
        else 
            current_input_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_8_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_8_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_8_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0;
        else 
            current_input_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_9_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_9_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_9_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_9_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_9_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_9_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0;
        else 
            current_input_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_9_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_9_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_9_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_9_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_9_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_9_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0;
        else 
            current_input_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_9_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_9_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1;
        else 
            current_input_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_9_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_9_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_9_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0;
        else 
            current_input_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_9_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_9_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_9_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0;
        else 
            current_input_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_address0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_address0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0;
        else 
            current_input_address0 <= "XXXXXXX";
        end if; 
    end process;


    current_input_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0, ap_CS_fsm_state15, ap_CS_fsm_state87, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            current_input_ce0 <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            current_input_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_input_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_ce0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0;
        else 
            current_input_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_ce1_assign_proc : process(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_ce1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1;
        else 
            current_input_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_input_d0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_d0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_d0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0;
        else 
            current_input_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_input_we0_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            current_input_we0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_input_we0 <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0;
        else 
            current_input_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_235_fu_2250_p2 <= std_logic_vector(shift_left(unsigned(position_read_reg_2858),to_integer(unsigned('0' & ap_const_lv32_A(31-1 downto 0)))));
    empty_236_fu_2255_p2 <= std_logic_vector(shift_left(unsigned(position_read_reg_2858),to_integer(unsigned('0' & ap_const_lv32_8(31-1 downto 0)))));

    gmem0_0_ARADDR_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR, gmem0_0_ARREADY, ap_CS_fsm_state12, sext_ln47_fu_2217_p1)
    begin
        if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem0_0_ARADDR <= sext_ln47_fu_2217_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARADDR <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR;
        else 
            gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARLEN_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN, gmem0_0_ARREADY, ap_CS_fsm_state12)
    begin
        if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem0_0_ARLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARLEN <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN;
        else 
            gmem0_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID, gmem0_0_ARREADY, ap_CS_fsm_state12)
    begin
        if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem0_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARVALID <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID;
        else 
            gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_AWADDR_assign_proc : process(ap_CS_fsm_state14, icmp_ln53_fu_2344_p2, gmem0_addr_reg_3263, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR, ap_block_state14_io, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_AWADDR <= gmem0_addr_reg_3263;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            gmem0_0_AWADDR <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR;
        else 
            gmem0_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWLEN_assign_proc : process(ap_CS_fsm_state14, icmp_ln53_fu_2344_p2, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN, ap_block_state14_io, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_AWLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            gmem0_0_AWLEN <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN;
        else 
            gmem0_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWVALID_assign_proc : process(ap_CS_fsm_state14, icmp_ln53_fu_2344_p2, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID, ap_block_state14_io, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            gmem0_0_AWVALID <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID;
        else 
            gmem0_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_BREADY_assign_proc : process(ap_CS_fsm_state100, grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY, gmem0_0_BVALID, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            gmem0_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            gmem0_0_BREADY <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY;
        else 
            gmem0_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_RREADY_assign_proc : process(ap_CS_fsm_state13, grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_RREADY <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY;
        else 
            gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_WVALID_assign_proc : process(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID, ap_CS_fsm_state88, ap_CS_fsm_state89)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88))) then 
            gmem0_0_WVALID <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID;
        else 
            gmem0_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(m_axi_gmem0_AWREADY, ap_CS_fsm_state14, icmp_ln53_fu_2344_p2)
    begin
        if (((icmp_ln53_fu_2344_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(m_axi_gmem0_BVALID, ap_CS_fsm_state100)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_0_ARADDR_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state61, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR, grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR, gmem1_0_ARREADY, ap_CS_fsm_state84, ap_CS_fsm_state85, sext_ln27_fu_2401_p1)
    begin
        if (((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            gmem1_0_ARADDR <= sext_ln27_fu_2401_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            gmem1_0_ARADDR <= grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            gmem1_0_ARADDR <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR;
        else 
            gmem1_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_ARLEN_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state61, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN, grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN, gmem1_0_ARREADY, ap_CS_fsm_state84, ap_CS_fsm_state85)
    begin
        if (((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            gmem1_0_ARLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            gmem1_0_ARLEN <= grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            gmem1_0_ARLEN <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN;
        else 
            gmem1_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_ARVALID_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state61, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID, grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID, gmem1_0_ARREADY, ap_CS_fsm_state84, ap_CS_fsm_state85)
    begin
        if (((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            gmem1_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            gmem1_0_ARVALID <= grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            gmem1_0_ARVALID <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID;
        else 
            gmem1_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_RREADY_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY, grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY, ap_CS_fsm_state84, ap_CS_fsm_state85)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            gmem1_0_RREADY <= grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            gmem1_0_RREADY <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY;
        else 
            gmem1_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_0_ARVALID_assign_proc : process(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            gmem2_0_ARVALID <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID;
        else 
            gmem2_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_AWADDR_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63, sext_ln85_fu_2522_p1)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem2_0_AWADDR <= sext_ln85_fu_2522_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem2_0_AWADDR <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR;
        else 
            gmem2_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_0_AWLEN_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem2_0_AWLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem2_0_AWLEN <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN;
        else 
            gmem2_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_0_AWVALID_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem2_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem2_0_AWVALID <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID;
        else 
            gmem2_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_BREADY_assign_proc : process(ap_CS_fsm_state74, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_block_state74)
    begin
        if (((ap_const_boolean_0 = ap_block_state74) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            gmem2_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem2_0_BREADY <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY;
        else 
            gmem2_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_RREADY_assign_proc : process(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            gmem2_0_RREADY <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY;
        else 
            gmem2_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_WVALID_assign_proc : process(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem2_0_WVALID <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID;
        else 
            gmem2_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_0_ARVALID_assign_proc : process(ap_CS_fsm_state79, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem3_0_ARVALID <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID;
        else 
            gmem3_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_AWADDR_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63, sext_ln85_1_fu_2547_p1)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem3_0_AWADDR <= sext_ln85_1_fu_2547_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem3_0_AWADDR <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR;
        else 
            gmem3_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_0_AWLEN_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem3_0_AWLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem3_0_AWLEN <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN;
        else 
            gmem3_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem3_0_AWVALID_assign_proc : process(ap_CS_fsm_state61, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem3_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem3_0_AWVALID <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID;
        else 
            gmem3_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_BREADY_assign_proc : process(ap_CS_fsm_state74, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_block_state74)
    begin
        if (((ap_const_boolean_0 = ap_block_state74) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            gmem3_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem3_0_BREADY <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY;
        else 
            gmem3_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_RREADY_assign_proc : process(ap_CS_fsm_state79, grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            gmem3_0_RREADY <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY;
        else 
            gmem3_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_WVALID_assign_proc : process(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            gmem3_0_WVALID <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID;
        else 
            gmem3_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_blk_n_AW_assign_proc : process(m_axi_gmem3_AWREADY, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            gmem3_blk_n_AW <= m_axi_gmem3_AWREADY;
        else 
            gmem3_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_blk_n_B_assign_proc : process(m_axi_gmem3_BVALID, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            gmem3_blk_n_B <= m_axi_gmem3_BVALID;
        else 
            gmem3_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_RoPE_fu_1803_ap_start <= grp_RoPE_fu_1803_ap_start_reg;

    grp_RoPE_fu_1803_in_0_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_q0, out_k_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_0_q0 <= out_k_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_0_q0 <= out_q_q0;
        else 
            grp_RoPE_fu_1803_in_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_1_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_1_q0, out_k_1_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_1_q0 <= out_k_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_1_q0 <= out_q_1_q0;
        else 
            grp_RoPE_fu_1803_in_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_2_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_2_q0, out_k_2_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_2_q0 <= out_k_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_2_q0 <= out_q_2_q0;
        else 
            grp_RoPE_fu_1803_in_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_3_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_3_q0, out_k_3_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_3_q0 <= out_k_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_3_q0 <= out_q_3_q0;
        else 
            grp_RoPE_fu_1803_in_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_4_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_4_q0, out_k_4_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_4_q0 <= out_k_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_4_q0 <= out_q_4_q0;
        else 
            grp_RoPE_fu_1803_in_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_5_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_5_q0, out_k_5_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_5_q0 <= out_k_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_5_q0 <= out_q_5_q0;
        else 
            grp_RoPE_fu_1803_in_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_6_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_6_q0, out_k_6_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_6_q0 <= out_k_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_6_q0 <= out_q_6_q0;
        else 
            grp_RoPE_fu_1803_in_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_RoPE_fu_1803_in_7_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, out_q_7_q0, out_k_7_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_RoPE_fu_1803_in_7_q0 <= out_k_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_RoPE_fu_1803_in_7_q0 <= out_q_7_q0;
        else 
            grp_RoPE_fu_1803_in_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2183_p2_assign_proc : process(grp_fu_2183_ce, pre_grp_fu_2183_p2, pre_grp_fu_2183_p2_reg)
    begin
        if ((grp_fu_2183_ce = ap_const_logic_1)) then 
            grp_fu_2183_p2 <= pre_grp_fu_2183_p2;
        else 
            grp_fu_2183_p2 <= pre_grp_fu_2183_p2_reg;
        end if; 
    end process;


    grp_fu_2190_ce_assign_proc : process(ap_CS_fsm_state43, gmem1_0_ARREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or ((gmem1_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            grp_fu_2190_ce <= ap_const_logic_1;
        else 
            grp_fu_2190_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3621_p2_assign_proc : process(grp_fu_3621_ce, pre_grp_fu_3621_p2, pre_grp_fu_3621_p2_reg)
    begin
        if ((grp_fu_3621_ce = ap_const_logic_1)) then 
            grp_fu_3621_p2 <= pre_grp_fu_3621_p2;
        else 
            grp_fu_3621_p2 <= pre_grp_fu_3621_p2_reg;
        end if; 
    end process;

    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start <= grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg;
    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg;
    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start <= grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg;
    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg;
    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg;
    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start <= grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg;
    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start <= grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg;
    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg;
    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg;
    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg;
    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg;
    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg;

    grp_matmul_1_fu_1772_ap_continue_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_block_state57_on_subcall_done, ap_block_state59_on_subcall_done, ap_block_state61_io, ap_block_state61_on_subcall_done, ap_CS_fsm_state85, ap_block_state85_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state85_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state85)) or (not(((ap_const_boolean_1 = ap_block_state61_on_subcall_done) or (ap_const_boolean_1 = ap_block_state61_io))) and (ap_const_logic_1 = ap_CS_fsm_state61)) or ((ap_const_boolean_0 = ap_block_state59_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state59)) or ((ap_const_boolean_0 = ap_block_state57_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state57)))) then 
            grp_matmul_1_fu_1772_ap_continue <= ap_const_logic_1;
        else 
            grp_matmul_1_fu_1772_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_matmul_1_fu_1772_ap_start <= grp_matmul_1_fu_1772_ap_start_reg;

    grp_matmul_1_fu_1772_i_mat_assign_proc : process(ap_CS_fsm_state61, wq_reg_3346, ap_CS_fsm_state57, wk_reg_3356, ap_CS_fsm_state59, wv_reg_3377, wo_reg_3415, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_mat <= wo_reg_3415;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            grp_matmul_1_fu_1772_i_mat <= wv_reg_3377;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_matmul_1_fu_1772_i_mat <= wk_reg_3356;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_matmul_1_fu_1772_i_mat <= wq_reg_3346;
        else 
            grp_matmul_1_fu_1772_i_mat <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_0_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_q0, xb_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_0_q0 <= xb_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_0_q0 <= out_rms_vec_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_1_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_1_q0, xb_1_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_1_q0 <= xb_1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_1_q0 <= out_rms_vec_1_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_2_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_2_q0, xb_2_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_2_q0 <= xb_2_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_2_q0 <= out_rms_vec_2_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_3_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_3_q0, xb_3_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_3_q0 <= xb_3_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_3_q0 <= out_rms_vec_3_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_4_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_4_q0, xb_4_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_4_q0 <= xb_4_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_4_q0 <= out_rms_vec_4_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_5_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_5_q0, xb_5_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_5_q0 <= xb_5_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_5_q0 <= out_rms_vec_5_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_6_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_6_q0, xb_6_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_6_q0 <= xb_6_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_6_q0 <= out_rms_vec_6_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_matmul_1_fu_1772_i_vec_7_q0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state57, ap_CS_fsm_state59, out_rms_vec_7_q0, xb_7_q0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            grp_matmul_1_fu_1772_i_vec_7_q0 <= xb_7_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_matmul_1_fu_1772_i_vec_7_q0 <= out_rms_vec_7_q0;
        else 
            grp_matmul_1_fu_1772_i_vec_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_fu_2304_p2 <= "0" when (tmp_9_fu_2294_p4 = ap_const_lv32_0) else "1";
    icmp_ln100_fu_2280_p2 <= "0" when (add_ln53_fu_2274_p2 = ap_const_lv33_0) else "1";
    icmp_ln155_fu_2574_p2 <= "1" when (h_reg_910 = ap_const_lv4_C) else "0";
    icmp_ln53_fu_2344_p2 <= "1" when (l_fu_230 = ap_const_lv4_C) else "0";
    mul43_fu_2260_p2 <= std_logic_vector(unsigned(empty_235_fu_2250_p2) - unsigned(empty_236_fu_2255_p2));
    or_ln1_fu_2589_p4 <= ((tmp_4_fu_2580_p4 & h_reg_910) & ap_const_lv6_0);

    out_k_1_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_1_address0, grp_RoPE_fu_1803_in_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_1_address0 <= grp_RoPE_fu_1803_in_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_1_address0 <= grp_matmul_1_fu_1772_o_vec_1_address0;
        else 
            out_k_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_1_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_1_ce0, grp_RoPE_fu_1803_in_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_1_ce0 <= grp_RoPE_fu_1803_in_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_1_ce0 <= grp_matmul_1_fu_1772_o_vec_1_ce0;
        else 
            out_k_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_1_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_1_we0 <= grp_matmul_1_fu_1772_o_vec_1_we0;
        else 
            out_k_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_2_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_2_address0, grp_RoPE_fu_1803_in_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_2_address0 <= grp_RoPE_fu_1803_in_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_2_address0 <= grp_matmul_1_fu_1772_o_vec_2_address0;
        else 
            out_k_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_2_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_2_ce0, grp_RoPE_fu_1803_in_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_2_ce0 <= grp_RoPE_fu_1803_in_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_2_ce0 <= grp_matmul_1_fu_1772_o_vec_2_ce0;
        else 
            out_k_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_2_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_2_we0 <= grp_matmul_1_fu_1772_o_vec_2_we0;
        else 
            out_k_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_3_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_3_address0, grp_RoPE_fu_1803_in_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_3_address0 <= grp_RoPE_fu_1803_in_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_3_address0 <= grp_matmul_1_fu_1772_o_vec_3_address0;
        else 
            out_k_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_3_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_3_ce0, grp_RoPE_fu_1803_in_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_3_ce0 <= grp_RoPE_fu_1803_in_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_3_ce0 <= grp_matmul_1_fu_1772_o_vec_3_ce0;
        else 
            out_k_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_3_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_3_we0 <= grp_matmul_1_fu_1772_o_vec_3_we0;
        else 
            out_k_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_4_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_4_address0, grp_RoPE_fu_1803_in_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_4_address0 <= grp_RoPE_fu_1803_in_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_4_address0 <= grp_matmul_1_fu_1772_o_vec_4_address0;
        else 
            out_k_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_4_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_4_ce0, grp_RoPE_fu_1803_in_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_4_ce0 <= grp_RoPE_fu_1803_in_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_4_ce0 <= grp_matmul_1_fu_1772_o_vec_4_ce0;
        else 
            out_k_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_4_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_4_we0 <= grp_matmul_1_fu_1772_o_vec_4_we0;
        else 
            out_k_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_5_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_5_address0, grp_RoPE_fu_1803_in_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_5_address0 <= grp_RoPE_fu_1803_in_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_5_address0 <= grp_matmul_1_fu_1772_o_vec_5_address0;
        else 
            out_k_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_5_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_5_ce0, grp_RoPE_fu_1803_in_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_5_ce0 <= grp_RoPE_fu_1803_in_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_5_ce0 <= grp_matmul_1_fu_1772_o_vec_5_ce0;
        else 
            out_k_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_5_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_5_we0 <= grp_matmul_1_fu_1772_o_vec_5_we0;
        else 
            out_k_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_6_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_6_address0, grp_RoPE_fu_1803_in_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_6_address0 <= grp_RoPE_fu_1803_in_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_6_address0 <= grp_matmul_1_fu_1772_o_vec_6_address0;
        else 
            out_k_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_6_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_6_ce0, grp_RoPE_fu_1803_in_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_6_ce0 <= grp_RoPE_fu_1803_in_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_6_ce0 <= grp_matmul_1_fu_1772_o_vec_6_ce0;
        else 
            out_k_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_6_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_6_we0 <= grp_matmul_1_fu_1772_o_vec_6_we0;
        else 
            out_k_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_7_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_7_address0, grp_RoPE_fu_1803_in_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_7_address0 <= grp_RoPE_fu_1803_in_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_7_address0 <= grp_matmul_1_fu_1772_o_vec_7_address0;
        else 
            out_k_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_7_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_7_ce0, grp_RoPE_fu_1803_in_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_7_ce0 <= grp_RoPE_fu_1803_in_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_7_ce0 <= grp_matmul_1_fu_1772_o_vec_7_ce0;
        else 
            out_k_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_7_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_7_we0 <= grp_matmul_1_fu_1772_o_vec_7_we0;
        else 
            out_k_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_0_address0, grp_RoPE_fu_1803_in_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_address0 <= grp_RoPE_fu_1803_in_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_address0 <= grp_matmul_1_fu_1772_o_vec_0_address0;
        else 
            out_k_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_0_ce0, grp_RoPE_fu_1803_in_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_ce0 <= grp_RoPE_fu_1803_in_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_ce0 <= grp_matmul_1_fu_1772_o_vec_0_ce0;
        else 
            out_k_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_1_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_1_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_1_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_1_address0 <= grp_RoPE_fu_1803_out_1_address0;
        else 
            out_k_rope_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_1_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_1_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_1_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_1_ce0 <= grp_RoPE_fu_1803_out_1_ce0;
        else 
            out_k_rope_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_1_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_1_we0 <= grp_RoPE_fu_1803_out_1_we0;
        else 
            out_k_rope_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_2_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_2_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_2_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_2_address0 <= grp_RoPE_fu_1803_out_2_address0;
        else 
            out_k_rope_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_2_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_2_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_2_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_2_ce0 <= grp_RoPE_fu_1803_out_2_ce0;
        else 
            out_k_rope_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_2_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_2_we0 <= grp_RoPE_fu_1803_out_2_we0;
        else 
            out_k_rope_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_3_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_3_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_3_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_3_address0 <= grp_RoPE_fu_1803_out_3_address0;
        else 
            out_k_rope_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_3_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_3_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_3_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_3_ce0 <= grp_RoPE_fu_1803_out_3_ce0;
        else 
            out_k_rope_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_3_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_3_we0 <= grp_RoPE_fu_1803_out_3_we0;
        else 
            out_k_rope_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_4_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_4_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_4_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_4_address0 <= grp_RoPE_fu_1803_out_4_address0;
        else 
            out_k_rope_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_4_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_4_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_4_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_4_ce0 <= grp_RoPE_fu_1803_out_4_ce0;
        else 
            out_k_rope_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_4_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_4_we0 <= grp_RoPE_fu_1803_out_4_we0;
        else 
            out_k_rope_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_5_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_5_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_5_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_5_address0 <= grp_RoPE_fu_1803_out_5_address0;
        else 
            out_k_rope_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_5_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_5_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_5_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_5_ce0 <= grp_RoPE_fu_1803_out_5_ce0;
        else 
            out_k_rope_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_5_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_5_we0 <= grp_RoPE_fu_1803_out_5_we0;
        else 
            out_k_rope_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_6_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_6_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_6_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_6_address0 <= grp_RoPE_fu_1803_out_6_address0;
        else 
            out_k_rope_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_6_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_6_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_6_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_6_ce0 <= grp_RoPE_fu_1803_out_6_ce0;
        else 
            out_k_rope_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_6_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_6_we0 <= grp_RoPE_fu_1803_out_6_we0;
        else 
            out_k_rope_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_7_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_7_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_7_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_7_address0 <= grp_RoPE_fu_1803_out_7_address0;
        else 
            out_k_rope_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_7_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_7_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_7_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_7_ce0 <= grp_RoPE_fu_1803_out_7_ce0;
        else 
            out_k_rope_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_7_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_7_we0 <= grp_RoPE_fu_1803_out_7_we0;
        else 
            out_k_rope_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_address0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_0_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_address0 <= grp_RoPE_fu_1803_out_0_address0;
        else 
            out_k_rope_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_k_rope_ce0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_0_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_k_rope_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_ce0 <= grp_RoPE_fu_1803_out_0_ce0;
        else 
            out_k_rope_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_rope_we0_assign_proc : process(ap_CS_fsm_state61, grp_RoPE_fu_1803_out_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_k_rope_we0 <= grp_RoPE_fu_1803_out_0_we0;
        else 
            out_k_rope_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_k_we0_assign_proc : process(ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_k_we0 <= grp_matmul_1_fu_1772_o_vec_0_we0;
        else 
            out_k_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_1_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_1_address0, grp_RoPE_fu_1803_in_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_1_address0 <= grp_RoPE_fu_1803_in_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_1_address0 <= grp_matmul_1_fu_1772_o_vec_1_address0;
        else 
            out_q_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_1_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_1_ce0, grp_RoPE_fu_1803_in_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_1_ce0 <= grp_RoPE_fu_1803_in_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_1_ce0 <= grp_matmul_1_fu_1772_o_vec_1_ce0;
        else 
            out_q_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_1_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_1_we0 <= grp_matmul_1_fu_1772_o_vec_1_we0;
        else 
            out_q_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_2_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_2_address0, grp_RoPE_fu_1803_in_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_2_address0 <= grp_RoPE_fu_1803_in_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_2_address0 <= grp_matmul_1_fu_1772_o_vec_2_address0;
        else 
            out_q_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_2_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_2_ce0, grp_RoPE_fu_1803_in_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_2_ce0 <= grp_RoPE_fu_1803_in_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_2_ce0 <= grp_matmul_1_fu_1772_o_vec_2_ce0;
        else 
            out_q_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_2_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_2_we0 <= grp_matmul_1_fu_1772_o_vec_2_we0;
        else 
            out_q_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_3_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_3_address0, grp_RoPE_fu_1803_in_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_3_address0 <= grp_RoPE_fu_1803_in_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_3_address0 <= grp_matmul_1_fu_1772_o_vec_3_address0;
        else 
            out_q_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_3_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_3_ce0, grp_RoPE_fu_1803_in_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_3_ce0 <= grp_RoPE_fu_1803_in_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_3_ce0 <= grp_matmul_1_fu_1772_o_vec_3_ce0;
        else 
            out_q_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_3_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_3_we0 <= grp_matmul_1_fu_1772_o_vec_3_we0;
        else 
            out_q_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_4_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_4_address0, grp_RoPE_fu_1803_in_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_4_address0 <= grp_RoPE_fu_1803_in_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_4_address0 <= grp_matmul_1_fu_1772_o_vec_4_address0;
        else 
            out_q_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_4_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_4_ce0, grp_RoPE_fu_1803_in_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_4_ce0 <= grp_RoPE_fu_1803_in_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_4_ce0 <= grp_matmul_1_fu_1772_o_vec_4_ce0;
        else 
            out_q_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_4_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_4_we0 <= grp_matmul_1_fu_1772_o_vec_4_we0;
        else 
            out_q_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_5_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_5_address0, grp_RoPE_fu_1803_in_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_5_address0 <= grp_RoPE_fu_1803_in_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_5_address0 <= grp_matmul_1_fu_1772_o_vec_5_address0;
        else 
            out_q_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_5_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_5_ce0, grp_RoPE_fu_1803_in_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_5_ce0 <= grp_RoPE_fu_1803_in_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_5_ce0 <= grp_matmul_1_fu_1772_o_vec_5_ce0;
        else 
            out_q_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_5_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_5_we0 <= grp_matmul_1_fu_1772_o_vec_5_we0;
        else 
            out_q_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_6_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_6_address0, grp_RoPE_fu_1803_in_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_6_address0 <= grp_RoPE_fu_1803_in_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_6_address0 <= grp_matmul_1_fu_1772_o_vec_6_address0;
        else 
            out_q_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_6_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_6_ce0, grp_RoPE_fu_1803_in_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_6_ce0 <= grp_RoPE_fu_1803_in_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_6_ce0 <= grp_matmul_1_fu_1772_o_vec_6_ce0;
        else 
            out_q_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_6_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_6_we0 <= grp_matmul_1_fu_1772_o_vec_6_we0;
        else 
            out_q_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_7_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_7_address0, grp_RoPE_fu_1803_in_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_7_address0 <= grp_RoPE_fu_1803_in_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_7_address0 <= grp_matmul_1_fu_1772_o_vec_7_address0;
        else 
            out_q_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_7_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_7_ce0, grp_RoPE_fu_1803_in_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_7_ce0 <= grp_RoPE_fu_1803_in_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_7_ce0 <= grp_matmul_1_fu_1772_o_vec_7_ce0;
        else 
            out_q_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_7_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_7_we0 <= grp_matmul_1_fu_1772_o_vec_7_we0;
        else 
            out_q_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_address0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_0_address0, grp_RoPE_fu_1803_in_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_address0 <= grp_RoPE_fu_1803_in_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_address0 <= grp_matmul_1_fu_1772_o_vec_0_address0;
        else 
            out_q_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_ce0_assign_proc : process(ap_CS_fsm_state57, ap_CS_fsm_state59, grp_matmul_1_fu_1772_o_vec_0_ce0, grp_RoPE_fu_1803_in_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_ce0 <= grp_RoPE_fu_1803_in_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_ce0 <= grp_matmul_1_fu_1772_o_vec_0_ce0;
        else 
            out_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_1_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_1_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_1_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_1_address0 <= grp_RoPE_fu_1803_out_1_address0;
        else 
            out_q_rope_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_1_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_1_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_1_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_1_ce0 <= grp_RoPE_fu_1803_out_1_ce0;
        else 
            out_q_rope_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_1_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_1_we0 <= grp_RoPE_fu_1803_out_1_we0;
        else 
            out_q_rope_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_2_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_2_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_2_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_2_address0 <= grp_RoPE_fu_1803_out_2_address0;
        else 
            out_q_rope_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_2_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_2_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_2_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_2_ce0 <= grp_RoPE_fu_1803_out_2_ce0;
        else 
            out_q_rope_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_2_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_2_we0 <= grp_RoPE_fu_1803_out_2_we0;
        else 
            out_q_rope_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_3_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_3_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_3_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_3_address0 <= grp_RoPE_fu_1803_out_3_address0;
        else 
            out_q_rope_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_3_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_3_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_3_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_3_ce0 <= grp_RoPE_fu_1803_out_3_ce0;
        else 
            out_q_rope_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_3_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_3_we0 <= grp_RoPE_fu_1803_out_3_we0;
        else 
            out_q_rope_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_4_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_4_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_4_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_4_address0 <= grp_RoPE_fu_1803_out_4_address0;
        else 
            out_q_rope_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_4_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_4_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_4_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_4_ce0 <= grp_RoPE_fu_1803_out_4_ce0;
        else 
            out_q_rope_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_4_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_4_we0 <= grp_RoPE_fu_1803_out_4_we0;
        else 
            out_q_rope_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_5_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_5_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_5_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_5_address0 <= grp_RoPE_fu_1803_out_5_address0;
        else 
            out_q_rope_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_5_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_5_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_5_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_5_ce0 <= grp_RoPE_fu_1803_out_5_ce0;
        else 
            out_q_rope_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_5_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_5_we0 <= grp_RoPE_fu_1803_out_5_we0;
        else 
            out_q_rope_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_6_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_6_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_6_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_6_address0 <= grp_RoPE_fu_1803_out_6_address0;
        else 
            out_q_rope_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_6_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_6_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_6_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_6_ce0 <= grp_RoPE_fu_1803_out_6_ce0;
        else 
            out_q_rope_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_6_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_6_we0 <= grp_RoPE_fu_1803_out_6_we0;
        else 
            out_q_rope_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_7_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_7_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_7_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_7_address0 <= grp_RoPE_fu_1803_out_7_address0;
        else 
            out_q_rope_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_7_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_7_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_7_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_7_ce0 <= grp_RoPE_fu_1803_out_7_ce0;
        else 
            out_q_rope_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_7_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_7_we0 <= grp_RoPE_fu_1803_out_7_we0;
        else 
            out_q_rope_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_address0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_0_address0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_address0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_address0 <= grp_RoPE_fu_1803_out_0_address0;
        else 
            out_q_rope_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_q_rope_ce0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_0_ce0, grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_q_rope_ce0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_ce0 <= grp_RoPE_fu_1803_out_0_ce0;
        else 
            out_q_rope_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_rope_we0_assign_proc : process(ap_CS_fsm_state59, grp_RoPE_fu_1803_out_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            out_q_rope_we0 <= grp_RoPE_fu_1803_out_0_we0;
        else 
            out_q_rope_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_q_we0_assign_proc : process(ap_CS_fsm_state57, grp_matmul_1_fu_1772_o_vec_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            out_q_we0 <= grp_matmul_1_fu_1772_o_vec_0_we0;
        else 
            out_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_1_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0, grp_matmul_1_fu_1772_i_vec_1_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_1_address0 <= grp_matmul_1_fu_1772_i_vec_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_1_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0;
        else 
            out_rms_vec_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_1_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0, grp_matmul_1_fu_1772_i_vec_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_1_ce0 <= grp_matmul_1_fu_1772_i_vec_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_1_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0;
        else 
            out_rms_vec_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_1_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_1_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0;
        else 
            out_rms_vec_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_2_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0, grp_matmul_1_fu_1772_i_vec_2_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_2_address0 <= grp_matmul_1_fu_1772_i_vec_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_2_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0;
        else 
            out_rms_vec_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_2_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0, grp_matmul_1_fu_1772_i_vec_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_2_ce0 <= grp_matmul_1_fu_1772_i_vec_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_2_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0;
        else 
            out_rms_vec_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_2_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_2_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0;
        else 
            out_rms_vec_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_3_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0, grp_matmul_1_fu_1772_i_vec_3_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_3_address0 <= grp_matmul_1_fu_1772_i_vec_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_3_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0;
        else 
            out_rms_vec_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_3_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0, grp_matmul_1_fu_1772_i_vec_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_3_ce0 <= grp_matmul_1_fu_1772_i_vec_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_3_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0;
        else 
            out_rms_vec_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_3_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_3_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0;
        else 
            out_rms_vec_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_4_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0, grp_matmul_1_fu_1772_i_vec_4_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_4_address0 <= grp_matmul_1_fu_1772_i_vec_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_4_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0;
        else 
            out_rms_vec_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_4_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0, grp_matmul_1_fu_1772_i_vec_4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_4_ce0 <= grp_matmul_1_fu_1772_i_vec_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_4_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0;
        else 
            out_rms_vec_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_4_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_4_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0;
        else 
            out_rms_vec_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_5_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0, grp_matmul_1_fu_1772_i_vec_5_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_5_address0 <= grp_matmul_1_fu_1772_i_vec_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_5_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0;
        else 
            out_rms_vec_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_5_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0, grp_matmul_1_fu_1772_i_vec_5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_5_ce0 <= grp_matmul_1_fu_1772_i_vec_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_5_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0;
        else 
            out_rms_vec_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_5_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_5_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0;
        else 
            out_rms_vec_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_6_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0, grp_matmul_1_fu_1772_i_vec_6_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_6_address0 <= grp_matmul_1_fu_1772_i_vec_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_6_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0;
        else 
            out_rms_vec_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_6_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0, grp_matmul_1_fu_1772_i_vec_6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_6_ce0 <= grp_matmul_1_fu_1772_i_vec_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_6_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0;
        else 
            out_rms_vec_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_6_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_6_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0;
        else 
            out_rms_vec_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_7_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0, grp_matmul_1_fu_1772_i_vec_7_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_7_address0 <= grp_matmul_1_fu_1772_i_vec_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_7_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0;
        else 
            out_rms_vec_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_7_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0, grp_matmul_1_fu_1772_i_vec_7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_7_ce0 <= grp_matmul_1_fu_1772_i_vec_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_7_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0;
        else 
            out_rms_vec_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_7_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_7_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0;
        else 
            out_rms_vec_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0, grp_matmul_1_fu_1772_i_vec_0_address0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_address0 <= grp_matmul_1_fu_1772_i_vec_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_address0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0;
        else 
            out_rms_vec_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_rms_vec_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0, grp_matmul_1_fu_1772_i_vec_0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            out_rms_vec_ce0 <= grp_matmul_1_fu_1772_i_vec_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_ce0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0;
        else 
            out_rms_vec_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_rms_vec_we0_assign_proc : process(ap_CS_fsm_state55, grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            out_rms_vec_we0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0;
        else 
            out_rms_vec_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_1_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_1_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_1_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_1_address0 <= grp_matmul_1_fu_1772_o_vec_1_address0;
        else 
            out_v_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_1_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_1_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_1_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_1_ce0 <= grp_matmul_1_fu_1772_o_vec_1_ce0;
        else 
            out_v_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_1_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_1_we0 <= grp_matmul_1_fu_1772_o_vec_1_we0;
        else 
            out_v_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_2_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_2_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_2_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_2_address0 <= grp_matmul_1_fu_1772_o_vec_2_address0;
        else 
            out_v_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_2_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_2_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_2_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_2_ce0 <= grp_matmul_1_fu_1772_o_vec_2_ce0;
        else 
            out_v_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_2_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_2_we0 <= grp_matmul_1_fu_1772_o_vec_2_we0;
        else 
            out_v_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_3_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_3_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_3_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_3_address0 <= grp_matmul_1_fu_1772_o_vec_3_address0;
        else 
            out_v_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_3_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_3_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_3_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_3_ce0 <= grp_matmul_1_fu_1772_o_vec_3_ce0;
        else 
            out_v_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_3_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_3_we0 <= grp_matmul_1_fu_1772_o_vec_3_we0;
        else 
            out_v_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_4_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_4_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_4_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_4_address0 <= grp_matmul_1_fu_1772_o_vec_4_address0;
        else 
            out_v_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_4_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_4_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_4_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_4_ce0 <= grp_matmul_1_fu_1772_o_vec_4_ce0;
        else 
            out_v_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_4_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_4_we0 <= grp_matmul_1_fu_1772_o_vec_4_we0;
        else 
            out_v_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_5_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_5_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_5_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_5_address0 <= grp_matmul_1_fu_1772_o_vec_5_address0;
        else 
            out_v_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_5_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_5_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_5_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_5_ce0 <= grp_matmul_1_fu_1772_o_vec_5_ce0;
        else 
            out_v_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_5_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_5_we0 <= grp_matmul_1_fu_1772_o_vec_5_we0;
        else 
            out_v_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_6_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_6_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_6_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_6_address0 <= grp_matmul_1_fu_1772_o_vec_6_address0;
        else 
            out_v_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_6_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_6_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_6_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_6_ce0 <= grp_matmul_1_fu_1772_o_vec_6_ce0;
        else 
            out_v_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_6_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_6_we0 <= grp_matmul_1_fu_1772_o_vec_6_we0;
        else 
            out_v_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_7_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_7_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_7_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_7_address0 <= grp_matmul_1_fu_1772_o_vec_7_address0;
        else 
            out_v_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_7_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_7_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_7_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_7_ce0 <= grp_matmul_1_fu_1772_o_vec_7_ce0;
        else 
            out_v_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_7_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_7_we0 <= grp_matmul_1_fu_1772_o_vec_7_we0;
        else 
            out_v_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_address0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_0_address0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_address0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_address0 <= grp_matmul_1_fu_1772_o_vec_0_address0;
        else 
            out_v_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_v_ce0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_0_ce0, grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            out_v_ce0 <= grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_ce0 <= grp_matmul_1_fu_1772_o_vec_0_ce0;
        else 
            out_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_v_we0_assign_proc : process(ap_CS_fsm_state61, grp_matmul_1_fu_1772_o_vec_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            out_v_we0 <= grp_matmul_1_fu_1772_o_vec_0_we0;
        else 
            out_v_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl_fu_2449_p3 <= (l_fu_230 & ap_const_lv19_0);
    p_udiv1_fu_2814_p3 <= (h_reg_910 & ap_const_lv3_0);
    select_ln100_fu_2286_p3 <= 
        add_ln53_fu_2274_p2 when (icmp_ln100_fu_2280_p2(0) = '1') else 
        ap_const_lv33_1;
        sext_ln27_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_2391_p4),64));

        sext_ln47_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_2207_p4),64));

        sext_ln53_fu_2271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(position_read_reg_2858),33));

        sext_ln85_1_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln85_1_fu_2537_p4),64));

        sext_ln85_fu_2522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_fu_2512_p4),64));

    shl_ln_fu_2491_p3 <= (add_ln53_1_reg_3372 & ap_const_lv2_0);
    sub_ln53_fu_2467_p2 <= std_logic_vector(unsigned(p_shl_fu_2449_p3) - unsigned(zext_ln53_fu_2463_p1));
    tmp_10_fu_2456_p3 <= (l_fu_230 & ap_const_lv17_0);
    tmp_3_fu_2318_p3 <= (umax_fu_2310_p3 & ap_const_lv5_0);
    tmp_4_fu_2580_p4 <= sub_ln53_reg_3366(22 downto 10);
    tmp_9_fu_2294_p4 <= add_ln53_fu_2274_p2(32 downto 1);
    tmp_fu_2232_p1 <= position;
    trunc_ln5_fu_2391_p4 <= add_ln53_2_fu_2378_p2(63 downto 2);
    trunc_ln7_fu_2512_p4 <= add_ln53_4_fu_2507_p2(63 downto 2);
    trunc_ln85_1_fu_2537_p4 <= add_ln53_3_fu_2502_p2(63 downto 2);
    trunc_ln_fu_2207_p4 <= current_token(63 downto 2);
    umax_fu_2310_p3 <= 
        add_ln53_fu_2274_p2 when (icmp_fu_2304_p2(0) = '1') else 
        ap_const_lv33_1;
    wk_fu_2438_p2 <= std_logic_vector(unsigned(zext_ln61_fu_2435_p1) + unsigned(weights_read_reg_2849));
    wo_fu_2609_p2 <= std_logic_vector(unsigned(zext_ln63_fu_2605_p1) + unsigned(weights_read_reg_2849));
    wq_fu_2424_p2 <= std_logic_vector(unsigned(zext_ln60_fu_2421_p1) + unsigned(weights_read_reg_2849));
    wv_fu_2485_p2 <= std_logic_vector(unsigned(zext_ln62_fu_2482_p1) + unsigned(weights_read_reg_2849));

    xb2_1_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_1_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_1_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_1_address0 <= grp_matmul_1_fu_1772_o_vec_1_address0;
        else 
            xb2_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_1_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_1_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_1_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_1_ce0 <= grp_matmul_1_fu_1772_o_vec_1_ce0;
        else 
            xb2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_1_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_1_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_1_we0 <= grp_matmul_1_fu_1772_o_vec_1_we0;
        else 
            xb2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_2_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_2_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_2_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_2_address0 <= grp_matmul_1_fu_1772_o_vec_2_address0;
        else 
            xb2_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_2_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_2_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_2_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_2_ce0 <= grp_matmul_1_fu_1772_o_vec_2_ce0;
        else 
            xb2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_2_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_2_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_2_we0 <= grp_matmul_1_fu_1772_o_vec_2_we0;
        else 
            xb2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_3_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_3_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_3_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_3_address0 <= grp_matmul_1_fu_1772_o_vec_3_address0;
        else 
            xb2_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_3_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_3_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_3_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_3_ce0 <= grp_matmul_1_fu_1772_o_vec_3_ce0;
        else 
            xb2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_3_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_3_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_3_we0 <= grp_matmul_1_fu_1772_o_vec_3_we0;
        else 
            xb2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_4_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_4_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_4_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_4_address0 <= grp_matmul_1_fu_1772_o_vec_4_address0;
        else 
            xb2_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_4_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_4_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_4_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_4_ce0 <= grp_matmul_1_fu_1772_o_vec_4_ce0;
        else 
            xb2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_4_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_4_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_4_we0 <= grp_matmul_1_fu_1772_o_vec_4_we0;
        else 
            xb2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_5_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_5_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_5_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_5_address0 <= grp_matmul_1_fu_1772_o_vec_5_address0;
        else 
            xb2_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_5_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_5_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_5_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_5_ce0 <= grp_matmul_1_fu_1772_o_vec_5_ce0;
        else 
            xb2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_5_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_5_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_5_we0 <= grp_matmul_1_fu_1772_o_vec_5_we0;
        else 
            xb2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_6_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_6_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_6_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_6_address0 <= grp_matmul_1_fu_1772_o_vec_6_address0;
        else 
            xb2_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_6_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_6_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_6_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_6_ce0 <= grp_matmul_1_fu_1772_o_vec_6_ce0;
        else 
            xb2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_6_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_6_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_6_we0 <= grp_matmul_1_fu_1772_o_vec_6_we0;
        else 
            xb2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_7_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_7_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_7_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_7_address0 <= grp_matmul_1_fu_1772_o_vec_7_address0;
        else 
            xb2_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_7_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_7_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_7_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_7_ce0 <= grp_matmul_1_fu_1772_o_vec_7_ce0;
        else 
            xb2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_7_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_7_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_7_we0 <= grp_matmul_1_fu_1772_o_vec_7_we0;
        else 
            xb2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_address0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_0_address0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_address0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_address0 <= grp_matmul_1_fu_1772_o_vec_0_address0;
        else 
            xb2_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb2_ce0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_0_ce0, grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            xb2_ce0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_ce0 <= grp_matmul_1_fu_1772_o_vec_0_ce0;
        else 
            xb2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb2_we0_assign_proc : process(grp_matmul_1_fu_1772_o_vec_0_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb2_we0 <= grp_matmul_1_fu_1772_o_vec_0_we0;
        else 
            xb2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_1_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0, grp_matmul_1_fu_1772_i_vec_1_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_1_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_1_address0 <= grp_matmul_1_fu_1772_i_vec_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_1_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0;
        else 
            xb_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_1_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0, grp_matmul_1_fu_1772_i_vec_1_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_1_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_1_ce0 <= grp_matmul_1_fu_1772_i_vec_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_1_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0;
        else 
            xb_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_1_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_1_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_1_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0;
        else 
            xb_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_1_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_1_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_1_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0;
        else 
            xb_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_2_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0, grp_matmul_1_fu_1772_i_vec_2_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_2_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_2_address0 <= grp_matmul_1_fu_1772_i_vec_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_2_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0;
        else 
            xb_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_2_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0, grp_matmul_1_fu_1772_i_vec_2_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_2_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_2_ce0 <= grp_matmul_1_fu_1772_i_vec_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_2_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0;
        else 
            xb_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_2_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_2_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_2_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0;
        else 
            xb_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_2_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_2_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_2_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0;
        else 
            xb_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_3_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0, grp_matmul_1_fu_1772_i_vec_3_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_3_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_3_address0 <= grp_matmul_1_fu_1772_i_vec_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_3_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0;
        else 
            xb_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_3_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0, grp_matmul_1_fu_1772_i_vec_3_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_3_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_3_ce0 <= grp_matmul_1_fu_1772_i_vec_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_3_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0;
        else 
            xb_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_3_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_3_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_3_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0;
        else 
            xb_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_3_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_3_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_3_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0;
        else 
            xb_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_4_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0, grp_matmul_1_fu_1772_i_vec_4_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_4_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_4_address0 <= grp_matmul_1_fu_1772_i_vec_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_4_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0;
        else 
            xb_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_4_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0, grp_matmul_1_fu_1772_i_vec_4_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_4_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_4_ce0 <= grp_matmul_1_fu_1772_i_vec_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_4_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0;
        else 
            xb_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_4_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_4_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_4_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0;
        else 
            xb_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_4_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_4_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_4_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0;
        else 
            xb_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_5_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0, grp_matmul_1_fu_1772_i_vec_5_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_5_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_5_address0 <= grp_matmul_1_fu_1772_i_vec_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_5_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0;
        else 
            xb_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_5_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0, grp_matmul_1_fu_1772_i_vec_5_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_5_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_5_ce0 <= grp_matmul_1_fu_1772_i_vec_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_5_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0;
        else 
            xb_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_5_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_5_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_5_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0;
        else 
            xb_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_5_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_5_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_5_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0;
        else 
            xb_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_6_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0, grp_matmul_1_fu_1772_i_vec_6_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_6_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_6_address0 <= grp_matmul_1_fu_1772_i_vec_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_6_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0;
        else 
            xb_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_6_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0, grp_matmul_1_fu_1772_i_vec_6_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_6_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_6_ce0 <= grp_matmul_1_fu_1772_i_vec_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_6_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0;
        else 
            xb_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_6_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_6_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_6_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0;
        else 
            xb_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_6_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_6_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_6_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0;
        else 
            xb_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_7_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0, grp_matmul_1_fu_1772_i_vec_7_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_7_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_7_address0 <= grp_matmul_1_fu_1772_i_vec_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_7_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0;
        else 
            xb_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_7_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0, grp_matmul_1_fu_1772_i_vec_7_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_7_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_7_ce0 <= grp_matmul_1_fu_1772_i_vec_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_7_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0;
        else 
            xb_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_7_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_7_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_7_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0;
        else 
            xb_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_7_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_7_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_7_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0;
        else 
            xb_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_address0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0, grp_matmul_1_fu_1772_i_vec_0_address0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_address0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_address0 <= grp_matmul_1_fu_1772_i_vec_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_address0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0;
        else 
            xb_address0 <= "XXXXXXX";
        end if; 
    end process;


    xb_ce0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0, grp_matmul_1_fu_1772_i_vec_0_ce0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0, ap_CS_fsm_state83, ap_CS_fsm_state15, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_ce0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            xb_ce0 <= grp_matmul_1_fu_1772_i_vec_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_ce0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0;
        else 
            xb_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xb_d0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_d0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_d0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0;
        else 
            xb_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xb_we0_assign_proc : process(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0, grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0, ap_CS_fsm_state83, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            xb_we0 <= grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xb_we0 <= grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0;
        else 
            xb_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln53_1_fu_2473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln53_fu_2467_p2),32));
    zext_ln53_2_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_fu_226),64));
    zext_ln53_3_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2491_p3),64));
    zext_ln53_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_2456_p3),23));
    zext_ln60_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln60_reg_3341),64));
    zext_ln61_fu_2435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln61_reg_3351),64));
    zext_ln62_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln62_reg_3361),64));
    zext_ln63_fu_2605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln63_fu_2600_p2),64));
end behav;
