// Seed: 1406786187
module module_0;
  assign id_1[1'b0] = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
);
  generate
    assign id_1 = ~id_5 && id_0;
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    output supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input wor id_15,
    output tri0 id_16
    , id_18
);
  assign id_18 = id_1;
  or primCall (
      id_0, id_1, id_11, id_13, id_14, id_15, id_18, id_2, id_3, id_4, id_5, id_6, id_7, id_9
  );
  module_0 modCall_1 ();
endmodule
