// Seed: 2082208206
`timescale 1 ps / 1 ps `default_nettype id_3
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  type_9(
      {1, !id_5, id_4}, 1, ((1 ? id_4 == |id_4 : 1'b0))
  );
  logic id_6;
  logic id_8;
  always @(negedge 1) begin
    id_7 <= 1'b0;
    if (1) id_5 <= 1;
  end
endmodule
