$date
	Wed Nov 02 14:04:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module HalfAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z&
b0 %
x$
x#
x"
x!
$end
#10
0!
0"
b1 %
0#
0$
#20
1!
b10 %
1$
#30
b11 %
1#
0$
#40
0!
1"
b100 %
1$
#1040
