
;; Function __md5_init_ctx (__md5_init_ctx, funcdef_no=39, decl_uid=4623, cgraph_uid=39, symbol_order=40)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ ctx ])
        (reg:DI 5 di [ ctx ])) md5.c:71 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem:SI (reg/v/f:DI 87 [ ctx ]) [1 ctx_2(D)->A+0 S4 A32])
        (const_int 1732584193 [0x67452301])) md5.c:72 -1
     (nil))
(insn 7 6 8 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 4 [0x4])) [1 ctx_2(D)->B+0 S4 A32])
        (const_int -271733879 [0xffffffffefcdab89])) md5.c:73 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 8 [0x8])) [1 ctx_2(D)->C+0 S4 A32])
        (const_int -1732584194 [0xffffffff98badcfe])) md5.c:74 -1
     (nil))
(insn 9 8 10 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 12 [0xc])) [1 ctx_2(D)->D+0 S4 A32])
        (const_int 271733878 [0x10325476])) md5.c:75 -1
     (nil))
(insn 10 9 11 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 20 [0x14])) [1 ctx_2(D)->total+4 S4 A32])
        (const_int 0 [0])) md5.c:77 -1
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_2(D)->total+0 S4 A32])
        (const_int 0 [0])) md5.c:77 -1
     (nil))
(insn 12 11 0 2 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_2(D)->buflen+0 S4 A32])
        (const_int 0 [0])) md5.c:78 -1
     (nil))

;; Function __md5_read_ctx (__md5_read_ctx, funcdef_no=40, decl_uid=4637, cgraph_uid=40, symbol_order=41)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 16.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 92 [ ctx ])
        (reg:DI 5 di [ ctx ])) md5.c:88 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 93 [ resbuf ])
        (reg:DI 4 si [ resbuf ])) md5.c:88 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 87 [ D.5047 ])
        (mem:SI (reg/v/f:DI 92 [ ctx ]) [1 ctx_2(D)->A+0 S4 A32])) md5.c:89 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:DI 93 [ resbuf ]) [1 MEM[(md5_uint32 *)resbuf_4(D)]+0 S4 A32])
        (reg:SI 87 [ D.5047 ])) md5.c:89 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 88 [ D.5047 ])
        (mem:SI (plus:DI (reg/v/f:DI 92 [ ctx ])
                (const_int 4 [0x4])) [1 ctx_2(D)->B+0 S4 A32])) md5.c:90 -1
     (nil))
(insn 10 9 11 2 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ resbuf ])
                (const_int 4 [0x4])) [1 MEM[(md5_uint32 *)resbuf_4(D) + 4B]+0 S4 A32])
        (reg:SI 88 [ D.5047 ])) md5.c:90 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 89 [ D.5047 ])
        (mem:SI (plus:DI (reg/v/f:DI 92 [ ctx ])
                (const_int 8 [0x8])) [1 ctx_2(D)->C+0 S4 A32])) md5.c:91 -1
     (nil))
(insn 12 11 13 2 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ resbuf ])
                (const_int 8 [0x8])) [1 MEM[(md5_uint32 *)resbuf_4(D) + 8B]+0 S4 A32])
        (reg:SI 89 [ D.5047 ])) md5.c:91 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 90 [ D.5047 ])
        (mem:SI (plus:DI (reg/v/f:DI 92 [ ctx ])
                (const_int 12 [0xc])) [1 ctx_2(D)->D+0 S4 A32])) md5.c:92 -1
     (nil))
(insn 14 13 15 2 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ resbuf ])
                (const_int 12 [0xc])) [1 MEM[(md5_uint32 *)resbuf_4(D) + 12B]+0 S4 A32])
        (reg:SI 90 [ D.5047 ])) md5.c:92 -1
     (nil))
(insn 15 14 19 2 (set (reg:DI 91 [ <retval> ])
        (reg/v/f:DI 93 [ resbuf ])) md5.c:94 -1
     (nil))
(insn 19 15 20 2 (set (reg/i:DI 0 ax)
        (reg:DI 91 [ <retval> ])) md5.c:95 -1
     (nil))
(insn 20 19 0 2 (use (reg/i:DI 0 ax)) md5.c:95 -1
     (nil))

;; Function __md5_process_block (__md5_process_block, funcdef_no=45, decl_uid=4627, cgraph_uid=45, symbol_order=46)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 23 0 28 NOTE_INSN_DELETED)
(note 28 23 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 28 25 2 (set (reg/v/f:DI 637 [ buffer ])
        (reg:DI 5 di [ buffer ])) ./md5-block.c:15 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:DI 638 [ len ])
        (reg:DI 4 si [ len ])) ./md5-block.c:15 -1
     (nil))
(insn 26 25 27 2 (set (reg/v/f:DI 639 [ ctx ])
        (reg:DI 1 dx [ ctx ])) ./md5-block.c:15 -1
     (nil))
(note 27 26 30 2 NOTE_INSN_FUNCTION_BEG)
(insn 30 27 31 2 (parallel [
            (set (reg:DI 640 [ nwords ])
                (lshiftrt:DI (reg/v:DI 638 [ len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:19 -1
     (nil))
(insn 31 30 32 2 (parallel [
            (set (reg:DI 641 [ D.5071 ])
                (ashift:DI (reg:DI 640 [ nwords ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:19 -1
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg/v/f:DI 111 [ endp ])
                (plus:DI (reg/v/f:DI 637 [ buffer ])
                    (reg:DI 641 [ D.5071 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:19 -1
     (nil))
(insn 33 32 34 2 (set (reg/v:SI 631 [ A_save ])
        (mem:SI (reg/v/f:DI 639 [ ctx ]) [1 ctx_13(D)->A+0 S4 A32])) ./md5-block.c:20 -1
     (nil))
(insn 34 33 35 2 (set (reg/v:SI 632 [ B_save ])
        (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 4 [0x4])) [1 ctx_13(D)->B+0 S4 A32])) ./md5-block.c:21 -1
     (nil))
(insn 35 34 36 2 (set (reg/v:SI 633 [ C_save ])
        (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 8 [0x8])) [1 ctx_13(D)->C+0 S4 A32])) ./md5-block.c:22 -1
     (nil))
(insn 36 35 37 2 (set (reg/v:SI 634 [ D_save ])
        (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 12 [0xc])) [1 ctx_13(D)->D+0 S4 A32])) ./md5-block.c:23 -1
     (nil))
(insn 37 36 38 2 (set (reg/v:SI 112 [ lolen ])
        (subreg:SI (reg/v:DI 638 [ len ]) 0)) ./md5-block.c:24 -1
     (nil))
(insn 38 37 39 2 (set (reg:SI 642)
        (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_13(D)->total+0 S4 A32])) ./md5-block.c:29 -1
     (nil))
(insn 39 38 40 2 (parallel [
            (set (reg:SI 114 [ D.5072 ])
                (plus:SI (reg/v:SI 112 [ lolen ])
                    (reg:SI 642)))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:29 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 112 [ lolen ])
            (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                    (const_int 16 [0x10])) [1 ctx_13(D)->total+0 S4 A32]))
        (nil)))
(insn 40 39 41 2 (set (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_13(D)->total+0 S4 A32])
        (reg:SI 114 [ D.5072 ])) ./md5-block.c:29 -1
     (nil))
(insn 41 40 42 2 (parallel [
            (set (reg:DI 643 [ D.5071 ])
                (lshiftrt:DI (reg/v:DI 638 [ len ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:30 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 645)
        (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 20 [0x14])) [1 ctx_13(D)->total+4 S4 A32])) ./md5-block.c:30 -1
     (nil))
(insn 43 42 44 2 (parallel [
            (set (reg:SI 644 [ D.5072 ])
                (plus:SI (subreg:SI (reg:DI 643 [ D.5071 ]) 0)
                    (reg:SI 645)))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:30 -1
     (expr_list:REG_EQUAL (plus:SI (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                    (const_int 20 [0x14])) [1 ctx_13(D)->total+4 S4 A32])
            (subreg:SI (reg:DI 643 [ D.5071 ]) 0))
        (nil)))
(insn 44 43 45 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 112 [ lolen ])
            (reg:SI 114 [ D.5072 ]))) ./md5-block.c:30 -1
     (nil))
(insn 45 44 46 2 (set (reg:QI 647)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ./md5-block.c:30 -1
     (nil))
(insn 46 45 47 2 (set (reg:SI 646 [ D.5073 ])
        (zero_extend:SI (reg:QI 647))) ./md5-block.c:30 -1
     (nil))
(insn 47 46 48 2 (parallel [
            (set (reg:SI 648)
                (plus:SI (reg:SI 644 [ D.5072 ])
                    (reg:SI 646 [ D.5073 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:30 -1
     (nil))
(insn 48 47 49 2 (set (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 20 [0x14])) [1 ctx_13(D)->total+4 S4 A32])
        (reg:SI 648)) ./md5-block.c:30 -1
     (nil))
(insn 49 48 50 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 637 [ buffer ])
            (reg/v/f:DI 111 [ endp ]))) ./md5-block.c:34 -1
     (nil))
(jump_insn 50 49 51 2 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 572)
            (pc))) ./md5-block.c:34 -1
     (int_list:REG_BR_PROB 900 (nil))
 -> 572)
(note 51 50 569 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(code_label 569 51 52 5 5 "" [1 uses])
(note 52 569 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:SI 124 [ D.5072 ])
        (mem:SI (reg/v/f:DI 637 [ buffer ]) [1 MEM[base: buffer_557, offset: 0B]+0 S4 A32])) ./md5-block.c:70 -1
     (nil))
(insn 54 53 55 5 (parallel [
            (set (reg:SI 649 [ D.5072 ])
                (xor:SI (reg/v:SI 633 [ C_save ])
                    (reg/v:SI 634 [ D_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 55 54 56 5 (parallel [
            (set (reg:SI 650 [ D.5072 ])
                (and:SI (reg:SI 649 [ D.5072 ])
                    (reg/v:SI 632 [ B_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 56 55 57 5 (parallel [
            (set (reg:SI 651 [ D.5072 ])
                (xor:SI (reg:SI 650 [ D.5072 ])
                    (reg/v:SI 634 [ D_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 57 56 58 5 (parallel [
            (set (reg:SI 652 [ D.5072 ])
                (plus:SI (reg/v:SI 631 [ A_save ])
                    (const_int -680876936 [0xffffffffd76aa478])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 653 [ D.5072 ])
                (plus:SI (reg:SI 652 [ D.5072 ])
                    (reg:SI 124 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 59 58 60 5 (parallel [
            (set (reg/v:SI 126 [ A ])
                (plus:SI (reg:SI 651 [ D.5072 ])
                    (reg:SI 653 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 60 59 61 5 (parallel [
            (set (reg/v:SI 127 [ A ])
                (rotate:SI (reg/v:SI 126 [ A ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 61 60 62 5 (parallel [
            (set (reg/v:SI 128 [ A ])
                (plus:SI (reg/v:SI 127 [ A ])
                    (reg/v:SI 632 [ B_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:70 -1
     (nil))
(insn 62 61 63 5 (set (reg:SI 132 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 4 [0x4])) [1 MEM[base: buffer_557, offset: 4B]+0 S4 A32])) ./md5-block.c:71 -1
     (nil))
(insn 63 62 64 5 (parallel [
            (set (reg:SI 654 [ D.5072 ])
                (xor:SI (reg/v:SI 632 [ B_save ])
                    (reg/v:SI 633 [ C_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 64 63 65 5 (parallel [
            (set (reg:SI 655 [ D.5072 ])
                (and:SI (reg:SI 654 [ D.5072 ])
                    (reg/v:SI 128 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 65 64 66 5 (parallel [
            (set (reg:SI 656 [ D.5072 ])
                (xor:SI (reg:SI 655 [ D.5072 ])
                    (reg/v:SI 633 [ C_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 66 65 67 5 (parallel [
            (set (reg:SI 657 [ D.5072 ])
                (plus:SI (reg/v:SI 634 [ D_save ])
                    (const_int -389564586 [0xffffffffe8c7b756])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 67 66 68 5 (parallel [
            (set (reg:SI 658 [ D.5072 ])
                (plus:SI (reg:SI 657 [ D.5072 ])
                    (reg:SI 132 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 68 67 69 5 (parallel [
            (set (reg/v:SI 135 [ D ])
                (plus:SI (reg:SI 656 [ D.5072 ])
                    (reg:SI 658 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 69 68 70 5 (parallel [
            (set (reg/v:SI 136 [ D ])
                (rotate:SI (reg/v:SI 135 [ D ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 70 69 71 5 (parallel [
            (set (reg/v:SI 137 [ D ])
                (plus:SI (reg/v:SI 128 [ A ])
                    (reg/v:SI 136 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:71 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 141 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 8 [0x8])) [1 MEM[base: buffer_557, offset: 8B]+0 S4 A32])) ./md5-block.c:72 -1
     (nil))
(insn 72 71 73 5 (parallel [
            (set (reg:SI 659 [ D.5072 ])
                (xor:SI (reg/v:SI 128 [ A ])
                    (reg/v:SI 632 [ B_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 73 72 74 5 (parallel [
            (set (reg:SI 660 [ D.5072 ])
                (and:SI (reg:SI 659 [ D.5072 ])
                    (reg/v:SI 137 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 74 73 75 5 (parallel [
            (set (reg:SI 661 [ D.5072 ])
                (xor:SI (reg:SI 660 [ D.5072 ])
                    (reg/v:SI 632 [ B_save ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 75 74 76 5 (parallel [
            (set (reg:SI 662 [ D.5072 ])
                (plus:SI (reg/v:SI 633 [ C_save ])
                    (const_int 606105819 [0x242070db])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 76 75 77 5 (parallel [
            (set (reg:SI 663 [ D.5072 ])
                (plus:SI (reg:SI 662 [ D.5072 ])
                    (reg:SI 141 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 77 76 78 5 (parallel [
            (set (reg/v:SI 144 [ C ])
                (plus:SI (reg:SI 661 [ D.5072 ])
                    (reg:SI 663 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 78 77 79 5 (parallel [
            (set (reg/v:SI 145 [ C ])
                (rotatert:SI (reg/v:SI 144 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 79 78 80 5 (parallel [
            (set (reg/v:SI 146 [ C ])
                (plus:SI (reg/v:SI 137 [ D ])
                    (reg/v:SI 145 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:72 -1
     (nil))
(insn 80 79 81 5 (set (reg:SI 150 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 12 [0xc])) [1 MEM[base: buffer_557, offset: 12B]+0 S4 A32])) ./md5-block.c:73 -1
     (nil))
(insn 81 80 82 5 (parallel [
            (set (reg:SI 664 [ D.5072 ])
                (xor:SI (reg/v:SI 128 [ A ])
                    (reg/v:SI 137 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 82 81 83 5 (parallel [
            (set (reg:SI 665 [ D.5072 ])
                (and:SI (reg:SI 664 [ D.5072 ])
                    (reg/v:SI 146 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 83 82 84 5 (parallel [
            (set (reg:SI 666 [ D.5072 ])
                (xor:SI (reg:SI 665 [ D.5072 ])
                    (reg/v:SI 128 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 84 83 85 5 (parallel [
            (set (reg:SI 667 [ D.5072 ])
                (plus:SI (reg/v:SI 632 [ B_save ])
                    (const_int -1044525330 [0xffffffffc1bdceee])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 85 84 86 5 (parallel [
            (set (reg:SI 668 [ D.5072 ])
                (plus:SI (reg:SI 667 [ D.5072 ])
                    (reg:SI 150 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 86 85 87 5 (parallel [
            (set (reg/v:SI 153 [ B ])
                (plus:SI (reg:SI 666 [ D.5072 ])
                    (reg:SI 668 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 87 86 88 5 (parallel [
            (set (reg/v:SI 154 [ B ])
                (rotatert:SI (reg/v:SI 153 [ B ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 88 87 89 5 (parallel [
            (set (reg/v:SI 155 [ B ])
                (plus:SI (reg/v:SI 146 [ C ])
                    (reg/v:SI 154 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:73 -1
     (nil))
(insn 89 88 90 5 (set (reg:SI 159 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 16 [0x10])) [1 MEM[base: buffer_557, offset: 16B]+0 S4 A32])) ./md5-block.c:74 -1
     (nil))
(insn 90 89 91 5 (parallel [
            (set (reg:SI 669 [ D.5072 ])
                (plus:SI (reg:SI 159 [ D.5072 ])
                    (const_int -176418897 [0xfffffffff57c0faf])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 91 90 92 5 (parallel [
            (set (reg:SI 170 [ D.5072 ])
                (plus:SI (reg:SI 669 [ D.5072 ])
                    (reg/v:SI 128 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 92 91 93 5 (parallel [
            (set (reg:SI 670 [ D.5072 ])
                (xor:SI (reg/v:SI 137 [ D ])
                    (reg/v:SI 146 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 93 92 94 5 (parallel [
            (set (reg:SI 671 [ D.5072 ])
                (and:SI (reg:SI 670 [ D.5072 ])
                    (reg/v:SI 155 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 94 93 95 5 (parallel [
            (set (reg:SI 672 [ D.5072 ])
                (xor:SI (reg:SI 671 [ D.5072 ])
                    (reg/v:SI 137 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 95 94 96 5 (parallel [
            (set (reg/v:SI 162 [ A ])
                (plus:SI (reg:SI 672 [ D.5072 ])
                    (reg:SI 170 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 96 95 97 5 (parallel [
            (set (reg/v:SI 163 [ A ])
                (rotate:SI (reg/v:SI 162 [ A ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 97 96 98 5 (parallel [
            (set (reg/v:SI 164 [ A ])
                (plus:SI (reg/v:SI 155 [ B ])
                    (reg/v:SI 163 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:74 -1
     (nil))
(insn 98 97 99 5 (set (reg:SI 168 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 20 [0x14])) [1 MEM[base: buffer_557, offset: 20B]+0 S4 A32])) ./md5-block.c:75 -1
     (nil))
(insn 99 98 100 5 (parallel [
            (set (reg:SI 673 [ D.5072 ])
                (plus:SI (reg:SI 168 [ D.5072 ])
                    (const_int 1200080426 [0x4787c62a])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 100 99 101 5 (parallel [
            (set (reg:SI 179 [ D.5072 ])
                (plus:SI (reg:SI 673 [ D.5072 ])
                    (reg/v:SI 137 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 101 100 102 5 (parallel [
            (set (reg:SI 674 [ D.5072 ])
                (xor:SI (reg/v:SI 146 [ C ])
                    (reg/v:SI 155 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 102 101 103 5 (parallel [
            (set (reg:SI 675 [ D.5072 ])
                (and:SI (reg:SI 674 [ D.5072 ])
                    (reg/v:SI 164 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 103 102 104 5 (parallel [
            (set (reg:SI 676 [ D.5072 ])
                (xor:SI (reg:SI 675 [ D.5072 ])
                    (reg/v:SI 146 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 104 103 105 5 (parallel [
            (set (reg/v:SI 171 [ D ])
                (plus:SI (reg:SI 676 [ D.5072 ])
                    (reg:SI 179 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 105 104 106 5 (parallel [
            (set (reg/v:SI 172 [ D ])
                (rotate:SI (reg/v:SI 171 [ D ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 106 105 107 5 (parallel [
            (set (reg/v:SI 173 [ D ])
                (plus:SI (reg/v:SI 164 [ A ])
                    (reg/v:SI 172 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:75 -1
     (nil))
(insn 107 106 108 5 (set (reg:SI 177 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 24 [0x18])) [1 MEM[base: buffer_557, offset: 24B]+0 S4 A32])) ./md5-block.c:76 -1
     (nil))
(insn 108 107 109 5 (parallel [
            (set (reg:SI 677 [ D.5072 ])
                (plus:SI (reg:SI 177 [ D.5072 ])
                    (const_int -1473231341 [0xffffffffa8304613])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 109 108 110 5 (parallel [
            (set (reg:SI 188 [ D.5072 ])
                (plus:SI (reg:SI 677 [ D.5072 ])
                    (reg/v:SI 146 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 110 109 111 5 (parallel [
            (set (reg:SI 678 [ D.5072 ])
                (xor:SI (reg/v:SI 155 [ B ])
                    (reg/v:SI 164 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 111 110 112 5 (parallel [
            (set (reg:SI 679 [ D.5072 ])
                (and:SI (reg:SI 678 [ D.5072 ])
                    (reg/v:SI 173 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 112 111 113 5 (parallel [
            (set (reg:SI 680 [ D.5072 ])
                (xor:SI (reg:SI 679 [ D.5072 ])
                    (reg/v:SI 155 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 113 112 114 5 (parallel [
            (set (reg/v:SI 180 [ C ])
                (plus:SI (reg:SI 680 [ D.5072 ])
                    (reg:SI 188 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 114 113 115 5 (parallel [
            (set (reg/v:SI 181 [ C ])
                (rotatert:SI (reg/v:SI 180 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 115 114 116 5 (parallel [
            (set (reg/v:SI 182 [ C ])
                (plus:SI (reg/v:SI 173 [ D ])
                    (reg/v:SI 181 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:76 -1
     (nil))
(insn 116 115 117 5 (set (reg:SI 186 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 28 [0x1c])) [1 MEM[base: buffer_557, offset: 28B]+0 S4 A32])) ./md5-block.c:77 -1
     (nil))
(insn 117 116 118 5 (parallel [
            (set (reg:SI 681 [ D.5072 ])
                (plus:SI (reg:SI 186 [ D.5072 ])
                    (const_int -45705983 [0xfffffffffd469501])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 118 117 119 5 (parallel [
            (set (reg:SI 197 [ D.5072 ])
                (plus:SI (reg:SI 681 [ D.5072 ])
                    (reg/v:SI 155 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 119 118 120 5 (parallel [
            (set (reg:SI 682 [ D.5072 ])
                (xor:SI (reg/v:SI 164 [ A ])
                    (reg/v:SI 173 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 120 119 121 5 (parallel [
            (set (reg:SI 683 [ D.5072 ])
                (and:SI (reg:SI 682 [ D.5072 ])
                    (reg/v:SI 182 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 121 120 122 5 (parallel [
            (set (reg:SI 684 [ D.5072 ])
                (xor:SI (reg:SI 683 [ D.5072 ])
                    (reg/v:SI 164 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 122 121 123 5 (parallel [
            (set (reg/v:SI 189 [ B ])
                (plus:SI (reg:SI 684 [ D.5072 ])
                    (reg:SI 197 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 123 122 124 5 (parallel [
            (set (reg/v:SI 190 [ B ])
                (rotatert:SI (reg/v:SI 189 [ B ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 124 123 125 5 (parallel [
            (set (reg/v:SI 191 [ B ])
                (plus:SI (reg/v:SI 182 [ C ])
                    (reg/v:SI 190 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:77 -1
     (nil))
(insn 125 124 126 5 (set (reg:SI 195 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 32 [0x20])) [1 MEM[base: buffer_557, offset: 32B]+0 S4 A32])) ./md5-block.c:78 -1
     (nil))
(insn 126 125 127 5 (parallel [
            (set (reg:SI 685 [ D.5072 ])
                (plus:SI (reg:SI 195 [ D.5072 ])
                    (const_int 1770035416 [0x698098d8])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 127 126 128 5 (parallel [
            (set (reg:SI 206 [ D.5072 ])
                (plus:SI (reg:SI 685 [ D.5072 ])
                    (reg/v:SI 164 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 128 127 129 5 (parallel [
            (set (reg:SI 686 [ D.5072 ])
                (xor:SI (reg/v:SI 173 [ D ])
                    (reg/v:SI 182 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 129 128 130 5 (parallel [
            (set (reg:SI 687 [ D.5072 ])
                (and:SI (reg:SI 686 [ D.5072 ])
                    (reg/v:SI 191 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 130 129 131 5 (parallel [
            (set (reg:SI 688 [ D.5072 ])
                (xor:SI (reg:SI 687 [ D.5072 ])
                    (reg/v:SI 173 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 131 130 132 5 (parallel [
            (set (reg/v:SI 198 [ A ])
                (plus:SI (reg:SI 688 [ D.5072 ])
                    (reg:SI 206 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 132 131 133 5 (parallel [
            (set (reg/v:SI 199 [ A ])
                (rotate:SI (reg/v:SI 198 [ A ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 133 132 134 5 (parallel [
            (set (reg/v:SI 200 [ A ])
                (plus:SI (reg/v:SI 191 [ B ])
                    (reg/v:SI 199 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:78 -1
     (nil))
(insn 134 133 135 5 (set (reg:SI 204 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 36 [0x24])) [1 MEM[base: buffer_557, offset: 36B]+0 S4 A32])) ./md5-block.c:79 -1
     (nil))
(insn 135 134 136 5 (parallel [
            (set (reg:SI 689 [ D.5072 ])
                (plus:SI (reg:SI 204 [ D.5072 ])
                    (const_int -1958414417 [0xffffffff8b44f7af])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 136 135 137 5 (parallel [
            (set (reg:SI 215 [ D.5072 ])
                (plus:SI (reg:SI 689 [ D.5072 ])
                    (reg/v:SI 173 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 137 136 138 5 (parallel [
            (set (reg:SI 690 [ D.5072 ])
                (xor:SI (reg/v:SI 182 [ C ])
                    (reg/v:SI 191 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 138 137 139 5 (parallel [
            (set (reg:SI 691 [ D.5072 ])
                (and:SI (reg:SI 690 [ D.5072 ])
                    (reg/v:SI 200 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 139 138 140 5 (parallel [
            (set (reg:SI 692 [ D.5072 ])
                (xor:SI (reg:SI 691 [ D.5072 ])
                    (reg/v:SI 182 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 140 139 141 5 (parallel [
            (set (reg/v:SI 207 [ D ])
                (plus:SI (reg:SI 692 [ D.5072 ])
                    (reg:SI 215 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 141 140 142 5 (parallel [
            (set (reg/v:SI 208 [ D ])
                (rotate:SI (reg/v:SI 207 [ D ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 142 141 143 5 (parallel [
            (set (reg/v:SI 209 [ D ])
                (plus:SI (reg/v:SI 200 [ A ])
                    (reg/v:SI 208 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:79 -1
     (nil))
(insn 143 142 144 5 (set (reg:SI 213 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 40 [0x28])) [1 MEM[base: buffer_557, offset: 40B]+0 S4 A32])) ./md5-block.c:80 -1
     (nil))
(insn 144 143 145 5 (parallel [
            (set (reg:SI 693 [ D.5072 ])
                (plus:SI (reg:SI 213 [ D.5072 ])
                    (const_int -42063 [0xffffffffffff5bb1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 145 144 146 5 (parallel [
            (set (reg:SI 224 [ D.5072 ])
                (plus:SI (reg:SI 693 [ D.5072 ])
                    (reg/v:SI 182 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 146 145 147 5 (parallel [
            (set (reg:SI 694 [ D.5072 ])
                (xor:SI (reg/v:SI 191 [ B ])
                    (reg/v:SI 200 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 147 146 148 5 (parallel [
            (set (reg:SI 695 [ D.5072 ])
                (and:SI (reg:SI 694 [ D.5072 ])
                    (reg/v:SI 209 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 148 147 149 5 (parallel [
            (set (reg:SI 696 [ D.5072 ])
                (xor:SI (reg:SI 695 [ D.5072 ])
                    (reg/v:SI 191 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 149 148 150 5 (parallel [
            (set (reg/v:SI 216 [ C ])
                (plus:SI (reg:SI 696 [ D.5072 ])
                    (reg:SI 224 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 150 149 151 5 (parallel [
            (set (reg/v:SI 217 [ C ])
                (rotatert:SI (reg/v:SI 216 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 151 150 152 5 (parallel [
            (set (reg/v:SI 218 [ C ])
                (plus:SI (reg/v:SI 209 [ D ])
                    (reg/v:SI 217 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:80 -1
     (nil))
(insn 152 151 153 5 (set (reg:SI 222 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 44 [0x2c])) [1 MEM[base: buffer_557, offset: 44B]+0 S4 A32])) ./md5-block.c:81 -1
     (nil))
(insn 153 152 154 5 (parallel [
            (set (reg:SI 697 [ D.5072 ])
                (plus:SI (reg:SI 222 [ D.5072 ])
                    (const_int -1990404162 [0xffffffff895cd7be])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 154 153 155 5 (parallel [
            (set (reg:SI 233 [ D.5072 ])
                (plus:SI (reg:SI 697 [ D.5072 ])
                    (reg/v:SI 191 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 155 154 156 5 (parallel [
            (set (reg:SI 698 [ D.5072 ])
                (xor:SI (reg/v:SI 200 [ A ])
                    (reg/v:SI 209 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 156 155 157 5 (parallel [
            (set (reg:SI 699 [ D.5072 ])
                (and:SI (reg:SI 698 [ D.5072 ])
                    (reg/v:SI 218 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 157 156 158 5 (parallel [
            (set (reg:SI 700 [ D.5072 ])
                (xor:SI (reg:SI 699 [ D.5072 ])
                    (reg/v:SI 200 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 158 157 159 5 (parallel [
            (set (reg/v:SI 225 [ B ])
                (plus:SI (reg:SI 700 [ D.5072 ])
                    (reg:SI 233 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 159 158 160 5 (parallel [
            (set (reg/v:SI 226 [ B ])
                (rotatert:SI (reg/v:SI 225 [ B ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 160 159 161 5 (parallel [
            (set (reg/v:SI 227 [ B ])
                (plus:SI (reg/v:SI 218 [ C ])
                    (reg/v:SI 226 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:81 -1
     (nil))
(insn 161 160 162 5 (set (reg:SI 231 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 48 [0x30])) [1 MEM[base: buffer_557, offset: 48B]+0 S4 A32])) ./md5-block.c:82 -1
     (nil))
(insn 162 161 163 5 (parallel [
            (set (reg:SI 701 [ D.5072 ])
                (plus:SI (reg:SI 231 [ D.5072 ])
                    (const_int 1804603682 [0x6b901122])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 163 162 164 5 (parallel [
            (set (reg:SI 242 [ D.5072 ])
                (plus:SI (reg:SI 701 [ D.5072 ])
                    (reg/v:SI 200 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 164 163 165 5 (parallel [
            (set (reg:SI 702 [ D.5072 ])
                (xor:SI (reg/v:SI 209 [ D ])
                    (reg/v:SI 218 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 165 164 166 5 (parallel [
            (set (reg:SI 703 [ D.5072 ])
                (and:SI (reg:SI 702 [ D.5072 ])
                    (reg/v:SI 227 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 166 165 167 5 (parallel [
            (set (reg:SI 704 [ D.5072 ])
                (xor:SI (reg:SI 703 [ D.5072 ])
                    (reg/v:SI 209 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 167 166 168 5 (parallel [
            (set (reg/v:SI 234 [ A ])
                (plus:SI (reg:SI 704 [ D.5072 ])
                    (reg:SI 242 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 168 167 169 5 (parallel [
            (set (reg/v:SI 235 [ A ])
                (rotate:SI (reg/v:SI 234 [ A ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 169 168 170 5 (parallel [
            (set (reg/v:SI 236 [ A ])
                (plus:SI (reg/v:SI 227 [ B ])
                    (reg/v:SI 235 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:82 -1
     (nil))
(insn 170 169 171 5 (set (reg:SI 240 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 52 [0x34])) [1 MEM[base: buffer_557, offset: 52B]+0 S4 A32])) ./md5-block.c:83 -1
     (nil))
(insn 171 170 172 5 (parallel [
            (set (reg:SI 705 [ D.5072 ])
                (plus:SI (reg:SI 240 [ D.5072 ])
                    (const_int -40341101 [0xfffffffffd987193])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 172 171 173 5 (parallel [
            (set (reg:SI 251 [ D.5072 ])
                (plus:SI (reg:SI 705 [ D.5072 ])
                    (reg/v:SI 209 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 173 172 174 5 (parallel [
            (set (reg:SI 706 [ D.5072 ])
                (xor:SI (reg/v:SI 218 [ C ])
                    (reg/v:SI 227 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 174 173 175 5 (parallel [
            (set (reg:SI 707 [ D.5072 ])
                (and:SI (reg:SI 706 [ D.5072 ])
                    (reg/v:SI 236 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 175 174 176 5 (parallel [
            (set (reg:SI 708 [ D.5072 ])
                (xor:SI (reg:SI 707 [ D.5072 ])
                    (reg/v:SI 218 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 176 175 177 5 (parallel [
            (set (reg/v:SI 243 [ D ])
                (plus:SI (reg:SI 708 [ D.5072 ])
                    (reg:SI 251 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 177 176 178 5 (parallel [
            (set (reg/v:SI 244 [ D ])
                (rotate:SI (reg/v:SI 243 [ D ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 178 177 179 5 (parallel [
            (set (reg/v:SI 245 [ D ])
                (plus:SI (reg/v:SI 236 [ A ])
                    (reg/v:SI 244 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:83 -1
     (nil))
(insn 179 178 180 5 (set (reg:SI 249 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 56 [0x38])) [1 MEM[base: buffer_557, offset: 56B]+0 S4 A32])) ./md5-block.c:84 -1
     (nil))
(insn 180 179 181 5 (parallel [
            (set (reg:SI 709 [ D.5072 ])
                (plus:SI (reg:SI 249 [ D.5072 ])
                    (const_int -1502002290 [0xffffffffa679438e])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 181 180 182 5 (parallel [
            (set (reg:SI 260 [ D.5072 ])
                (plus:SI (reg:SI 709 [ D.5072 ])
                    (reg/v:SI 218 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 182 181 183 5 (parallel [
            (set (reg:SI 710 [ D.5072 ])
                (xor:SI (reg/v:SI 227 [ B ])
                    (reg/v:SI 236 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 183 182 184 5 (parallel [
            (set (reg:SI 711 [ D.5072 ])
                (and:SI (reg:SI 710 [ D.5072 ])
                    (reg/v:SI 245 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 184 183 185 5 (parallel [
            (set (reg:SI 712 [ D.5072 ])
                (xor:SI (reg:SI 711 [ D.5072 ])
                    (reg/v:SI 227 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 185 184 186 5 (parallel [
            (set (reg/v:SI 252 [ C ])
                (plus:SI (reg:SI 712 [ D.5072 ])
                    (reg:SI 260 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 186 185 187 5 (parallel [
            (set (reg/v:SI 253 [ C ])
                (rotatert:SI (reg/v:SI 252 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 187 186 188 5 (parallel [
            (set (reg/v:SI 254 [ C ])
                (plus:SI (reg/v:SI 245 [ D ])
                    (reg/v:SI 253 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:84 -1
     (nil))
(insn 188 187 189 5 (set (reg:SI 258 [ D.5072 ])
        (mem:SI (plus:DI (reg/v/f:DI 637 [ buffer ])
                (const_int 60 [0x3c])) [1 MEM[base: buffer_557, offset: 60B]+0 S4 A32])) ./md5-block.c:85 -1
     (nil))
(insn 189 188 190 5 (parallel [
            (set (reg:SI 713 [ D.5072 ])
                (plus:SI (reg:SI 258 [ D.5072 ])
                    (const_int 1236535329 [0x49b40821])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 190 189 191 5 (parallel [
            (set (reg:SI 268 [ D.5072 ])
                (plus:SI (reg:SI 713 [ D.5072 ])
                    (reg/v:SI 227 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 191 190 192 5 (parallel [
            (set (reg:SI 714 [ D.5072 ])
                (xor:SI (reg/v:SI 236 [ A ])
                    (reg/v:SI 245 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 192 191 193 5 (parallel [
            (set (reg:SI 715 [ D.5072 ])
                (and:SI (reg:SI 714 [ D.5072 ])
                    (reg/v:SI 254 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 193 192 194 5 (parallel [
            (set (reg:SI 716 [ D.5072 ])
                (xor:SI (reg:SI 715 [ D.5072 ])
                    (reg/v:SI 236 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 194 193 195 5 (parallel [
            (set (reg/v:SI 261 [ B ])
                (plus:SI (reg:SI 716 [ D.5072 ])
                    (reg:SI 268 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 195 194 196 5 (parallel [
            (set (reg/v/f:DI 637 [ buffer ])
                (plus:DI (reg/v/f:DI 637 [ buffer ])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 196 195 197 5 (parallel [
            (set (reg/v:SI 262 [ B ])
                (rotatert:SI (reg/v:SI 261 [ B ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 197 196 198 5 (parallel [
            (set (reg/v:SI 263 [ B ])
                (plus:SI (reg/v:SI 254 [ C ])
                    (reg/v:SI 262 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:85 -1
     (nil))
(insn 198 197 199 5 (parallel [
            (set (reg:SI 717 [ D.5072 ])
                (plus:SI (reg:SI 132 [ D.5072 ])
                    (const_int -165796510 [0xfffffffff61e2562])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 199 198 200 5 (parallel [
            (set (reg:SI 276 [ D.5072 ])
                (plus:SI (reg:SI 717 [ D.5072 ])
                    (reg/v:SI 236 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 200 199 201 5 (parallel [
            (set (reg:SI 718 [ D.5072 ])
                (xor:SI (reg/v:SI 254 [ C ])
                    (reg/v:SI 263 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 201 200 202 5 (parallel [
            (set (reg:SI 719 [ D.5072 ])
                (and:SI (reg:SI 718 [ D.5072 ])
                    (reg/v:SI 245 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 202 201 203 5 (parallel [
            (set (reg:SI 720 [ D.5072 ])
                (xor:SI (reg:SI 719 [ D.5072 ])
                    (reg/v:SI 254 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 203 202 204 5 (parallel [
            (set (reg/v:SI 269 [ A ])
                (plus:SI (reg:SI 720 [ D.5072 ])
                    (reg:SI 276 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 204 203 205 5 (parallel [
            (set (reg/v:SI 270 [ A ])
                (rotate:SI (reg/v:SI 269 [ A ])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 205 204 206 5 (parallel [
            (set (reg/v:SI 271 [ A ])
                (plus:SI (reg/v:SI 263 [ B ])
                    (reg/v:SI 270 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:101 -1
     (nil))
(insn 206 205 207 5 (parallel [
            (set (reg:SI 721 [ D.5072 ])
                (plus:SI (reg:SI 177 [ D.5072 ])
                    (const_int -1069501632 [0xffffffffc040b340])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 207 206 208 5 (parallel [
            (set (reg:SI 284 [ D.5072 ])
                (plus:SI (reg:SI 721 [ D.5072 ])
                    (reg/v:SI 245 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 208 207 209 5 (parallel [
            (set (reg:SI 722 [ D.5072 ])
                (xor:SI (reg/v:SI 263 [ B ])
                    (reg/v:SI 271 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 209 208 210 5 (parallel [
            (set (reg:SI 723 [ D.5072 ])
                (and:SI (reg:SI 722 [ D.5072 ])
                    (reg/v:SI 254 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 210 209 211 5 (parallel [
            (set (reg:SI 724 [ D.5072 ])
                (xor:SI (reg:SI 723 [ D.5072 ])
                    (reg/v:SI 263 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 211 210 212 5 (parallel [
            (set (reg/v:SI 277 [ D ])
                (plus:SI (reg:SI 724 [ D.5072 ])
                    (reg:SI 284 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 212 211 213 5 (parallel [
            (set (reg/v:SI 278 [ D ])
                (rotate:SI (reg/v:SI 277 [ D ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 213 212 214 5 (parallel [
            (set (reg/v:SI 279 [ D ])
                (plus:SI (reg/v:SI 271 [ A ])
                    (reg/v:SI 278 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:102 -1
     (nil))
(insn 214 213 215 5 (parallel [
            (set (reg:SI 725 [ D.5072 ])
                (plus:SI (reg:SI 222 [ D.5072 ])
                    (const_int 643717713 [0x265e5a51])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 215 214 216 5 (parallel [
            (set (reg:SI 292 [ D.5072 ])
                (plus:SI (reg:SI 725 [ D.5072 ])
                    (reg/v:SI 254 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 216 215 217 5 (parallel [
            (set (reg:SI 726 [ D.5072 ])
                (xor:SI (reg/v:SI 271 [ A ])
                    (reg/v:SI 279 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 217 216 218 5 (parallel [
            (set (reg:SI 727 [ D.5072 ])
                (and:SI (reg:SI 726 [ D.5072 ])
                    (reg/v:SI 263 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 218 217 219 5 (parallel [
            (set (reg:SI 728 [ D.5072 ])
                (xor:SI (reg:SI 727 [ D.5072 ])
                    (reg/v:SI 271 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 219 218 220 5 (parallel [
            (set (reg/v:SI 285 [ C ])
                (plus:SI (reg:SI 728 [ D.5072 ])
                    (reg:SI 292 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 220 219 221 5 (parallel [
            (set (reg/v:SI 286 [ C ])
                (rotate:SI (reg/v:SI 285 [ C ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 221 220 222 5 (parallel [
            (set (reg/v:SI 287 [ C ])
                (plus:SI (reg/v:SI 279 [ D ])
                    (reg/v:SI 286 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:103 -1
     (nil))
(insn 222 221 223 5 (parallel [
            (set (reg:SI 729 [ D.5072 ])
                (plus:SI (reg:SI 124 [ D.5072 ])
                    (const_int -373897302 [0xffffffffe9b6c7aa])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 223 222 224 5 (parallel [
            (set (reg:SI 300 [ D.5072 ])
                (plus:SI (reg:SI 729 [ D.5072 ])
                    (reg/v:SI 263 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 224 223 225 5 (parallel [
            (set (reg:SI 730 [ D.5072 ])
                (xor:SI (reg/v:SI 279 [ D ])
                    (reg/v:SI 287 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 225 224 226 5 (parallel [
            (set (reg:SI 731 [ D.5072 ])
                (and:SI (reg:SI 730 [ D.5072 ])
                    (reg/v:SI 271 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 226 225 227 5 (parallel [
            (set (reg:SI 732 [ D.5072 ])
                (xor:SI (reg:SI 731 [ D.5072 ])
                    (reg/v:SI 279 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 227 226 228 5 (parallel [
            (set (reg/v:SI 293 [ B ])
                (plus:SI (reg:SI 732 [ D.5072 ])
                    (reg:SI 300 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 228 227 229 5 (parallel [
            (set (reg/v:SI 294 [ B ])
                (rotatert:SI (reg/v:SI 293 [ B ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 229 228 230 5 (parallel [
            (set (reg/v:SI 295 [ B ])
                (plus:SI (reg/v:SI 287 [ C ])
                    (reg/v:SI 294 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:104 -1
     (nil))
(insn 230 229 231 5 (parallel [
            (set (reg:SI 733 [ D.5072 ])
                (plus:SI (reg:SI 168 [ D.5072 ])
                    (const_int -701558691 [0xffffffffd62f105d])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 231 230 232 5 (parallel [
            (set (reg:SI 308 [ D.5072 ])
                (plus:SI (reg:SI 733 [ D.5072 ])
                    (reg/v:SI 271 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 232 231 233 5 (parallel [
            (set (reg:SI 734 [ D.5072 ])
                (xor:SI (reg/v:SI 287 [ C ])
                    (reg/v:SI 295 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 233 232 234 5 (parallel [
            (set (reg:SI 735 [ D.5072 ])
                (and:SI (reg:SI 734 [ D.5072 ])
                    (reg/v:SI 279 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 234 233 235 5 (parallel [
            (set (reg:SI 736 [ D.5072 ])
                (xor:SI (reg:SI 735 [ D.5072 ])
                    (reg/v:SI 287 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 235 234 236 5 (parallel [
            (set (reg/v:SI 301 [ A ])
                (plus:SI (reg:SI 736 [ D.5072 ])
                    (reg:SI 308 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 236 235 237 5 (parallel [
            (set (reg/v:SI 302 [ A ])
                (rotate:SI (reg/v:SI 301 [ A ])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 237 236 238 5 (parallel [
            (set (reg/v:SI 303 [ A ])
                (plus:SI (reg/v:SI 295 [ B ])
                    (reg/v:SI 302 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:105 -1
     (nil))
(insn 238 237 239 5 (parallel [
            (set (reg:SI 737 [ D.5072 ])
                (plus:SI (reg:SI 213 [ D.5072 ])
                    (const_int 38016083 [0x2441453])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 239 238 240 5 (parallel [
            (set (reg:SI 316 [ D.5072 ])
                (plus:SI (reg:SI 737 [ D.5072 ])
                    (reg/v:SI 279 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 240 239 241 5 (parallel [
            (set (reg:SI 738 [ D.5072 ])
                (xor:SI (reg/v:SI 295 [ B ])
                    (reg/v:SI 303 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 241 240 242 5 (parallel [
            (set (reg:SI 739 [ D.5072 ])
                (and:SI (reg:SI 738 [ D.5072 ])
                    (reg/v:SI 287 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 242 241 243 5 (parallel [
            (set (reg:SI 740 [ D.5072 ])
                (xor:SI (reg:SI 739 [ D.5072 ])
                    (reg/v:SI 295 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 243 242 244 5 (parallel [
            (set (reg/v:SI 309 [ D ])
                (plus:SI (reg:SI 740 [ D.5072 ])
                    (reg:SI 316 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 244 243 245 5 (parallel [
            (set (reg/v:SI 310 [ D ])
                (rotate:SI (reg/v:SI 309 [ D ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 245 244 246 5 (parallel [
            (set (reg/v:SI 311 [ D ])
                (plus:SI (reg/v:SI 303 [ A ])
                    (reg/v:SI 310 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:106 -1
     (nil))
(insn 246 245 247 5 (parallel [
            (set (reg:SI 741 [ D.5072 ])
                (plus:SI (reg:SI 258 [ D.5072 ])
                    (const_int -660478335 [0xffffffffd8a1e681])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 247 246 248 5 (parallel [
            (set (reg:SI 324 [ D.5072 ])
                (plus:SI (reg:SI 741 [ D.5072 ])
                    (reg/v:SI 287 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 248 247 249 5 (parallel [
            (set (reg:SI 742 [ D.5072 ])
                (xor:SI (reg/v:SI 303 [ A ])
                    (reg/v:SI 311 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 249 248 250 5 (parallel [
            (set (reg:SI 743 [ D.5072 ])
                (and:SI (reg:SI 742 [ D.5072 ])
                    (reg/v:SI 295 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 250 249 251 5 (parallel [
            (set (reg:SI 744 [ D.5072 ])
                (xor:SI (reg:SI 743 [ D.5072 ])
                    (reg/v:SI 303 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 251 250 252 5 (parallel [
            (set (reg/v:SI 317 [ C ])
                (plus:SI (reg:SI 744 [ D.5072 ])
                    (reg:SI 324 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 252 251 253 5 (parallel [
            (set (reg/v:SI 318 [ C ])
                (rotate:SI (reg/v:SI 317 [ C ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 253 252 254 5 (parallel [
            (set (reg/v:SI 319 [ C ])
                (plus:SI (reg/v:SI 311 [ D ])
                    (reg/v:SI 318 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:107 -1
     (nil))
(insn 254 253 255 5 (parallel [
            (set (reg:SI 745 [ D.5072 ])
                (plus:SI (reg:SI 159 [ D.5072 ])
                    (const_int -405537848 [0xffffffffe7d3fbc8])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 255 254 256 5 (parallel [
            (set (reg:SI 332 [ D.5072 ])
                (plus:SI (reg:SI 745 [ D.5072 ])
                    (reg/v:SI 295 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 256 255 257 5 (parallel [
            (set (reg:SI 746 [ D.5072 ])
                (xor:SI (reg/v:SI 311 [ D ])
                    (reg/v:SI 319 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 257 256 258 5 (parallel [
            (set (reg:SI 747 [ D.5072 ])
                (and:SI (reg:SI 746 [ D.5072 ])
                    (reg/v:SI 303 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 258 257 259 5 (parallel [
            (set (reg:SI 748 [ D.5072 ])
                (xor:SI (reg:SI 747 [ D.5072 ])
                    (reg/v:SI 311 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 259 258 260 5 (parallel [
            (set (reg/v:SI 325 [ B ])
                (plus:SI (reg:SI 748 [ D.5072 ])
                    (reg:SI 332 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 260 259 261 5 (parallel [
            (set (reg/v:SI 326 [ B ])
                (rotatert:SI (reg/v:SI 325 [ B ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 261 260 262 5 (parallel [
            (set (reg/v:SI 327 [ B ])
                (plus:SI (reg/v:SI 319 [ C ])
                    (reg/v:SI 326 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:108 -1
     (nil))
(insn 262 261 263 5 (parallel [
            (set (reg:SI 749 [ D.5072 ])
                (plus:SI (reg:SI 204 [ D.5072 ])
                    (const_int 568446438 [0x21e1cde6])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 263 262 264 5 (parallel [
            (set (reg:SI 340 [ D.5072 ])
                (plus:SI (reg:SI 749 [ D.5072 ])
                    (reg/v:SI 303 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 264 263 265 5 (parallel [
            (set (reg:SI 750 [ D.5072 ])
                (xor:SI (reg/v:SI 319 [ C ])
                    (reg/v:SI 327 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 265 264 266 5 (parallel [
            (set (reg:SI 751 [ D.5072 ])
                (and:SI (reg:SI 750 [ D.5072 ])
                    (reg/v:SI 311 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 266 265 267 5 (parallel [
            (set (reg:SI 752 [ D.5072 ])
                (xor:SI (reg:SI 751 [ D.5072 ])
                    (reg/v:SI 319 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 267 266 268 5 (parallel [
            (set (reg/v:SI 333 [ A ])
                (plus:SI (reg:SI 752 [ D.5072 ])
                    (reg:SI 340 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 268 267 269 5 (parallel [
            (set (reg/v:SI 334 [ A ])
                (rotate:SI (reg/v:SI 333 [ A ])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 269 268 270 5 (parallel [
            (set (reg/v:SI 335 [ A ])
                (plus:SI (reg/v:SI 327 [ B ])
                    (reg/v:SI 334 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:109 -1
     (nil))
(insn 270 269 271 5 (parallel [
            (set (reg:SI 753 [ D.5072 ])
                (plus:SI (reg:SI 249 [ D.5072 ])
                    (const_int -1019803690 [0xffffffffc33707d6])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 271 270 272 5 (parallel [
            (set (reg:SI 348 [ D.5072 ])
                (plus:SI (reg:SI 753 [ D.5072 ])
                    (reg/v:SI 311 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 272 271 273 5 (parallel [
            (set (reg:SI 754 [ D.5072 ])
                (xor:SI (reg/v:SI 327 [ B ])
                    (reg/v:SI 335 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 273 272 274 5 (parallel [
            (set (reg:SI 755 [ D.5072 ])
                (and:SI (reg:SI 754 [ D.5072 ])
                    (reg/v:SI 319 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 274 273 275 5 (parallel [
            (set (reg:SI 756 [ D.5072 ])
                (xor:SI (reg:SI 755 [ D.5072 ])
                    (reg/v:SI 327 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 275 274 276 5 (parallel [
            (set (reg/v:SI 341 [ D ])
                (plus:SI (reg:SI 756 [ D.5072 ])
                    (reg:SI 348 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 276 275 277 5 (parallel [
            (set (reg/v:SI 342 [ D ])
                (rotate:SI (reg/v:SI 341 [ D ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 277 276 278 5 (parallel [
            (set (reg/v:SI 343 [ D ])
                (plus:SI (reg/v:SI 335 [ A ])
                    (reg/v:SI 342 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:110 -1
     (nil))
(insn 278 277 279 5 (parallel [
            (set (reg:SI 757 [ D.5072 ])
                (plus:SI (reg:SI 150 [ D.5072 ])
                    (const_int -187363961 [0xfffffffff4d50d87])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 279 278 280 5 (parallel [
            (set (reg:SI 356 [ D.5072 ])
                (plus:SI (reg:SI 757 [ D.5072 ])
                    (reg/v:SI 319 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 280 279 281 5 (parallel [
            (set (reg:SI 758 [ D.5072 ])
                (xor:SI (reg/v:SI 335 [ A ])
                    (reg/v:SI 343 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 281 280 282 5 (parallel [
            (set (reg:SI 759 [ D.5072 ])
                (and:SI (reg:SI 758 [ D.5072 ])
                    (reg/v:SI 327 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 282 281 283 5 (parallel [
            (set (reg:SI 760 [ D.5072 ])
                (xor:SI (reg:SI 759 [ D.5072 ])
                    (reg/v:SI 335 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 283 282 284 5 (parallel [
            (set (reg/v:SI 349 [ C ])
                (plus:SI (reg:SI 760 [ D.5072 ])
                    (reg:SI 356 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 284 283 285 5 (parallel [
            (set (reg/v:SI 350 [ C ])
                (rotate:SI (reg/v:SI 349 [ C ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 285 284 286 5 (parallel [
            (set (reg/v:SI 351 [ C ])
                (plus:SI (reg/v:SI 343 [ D ])
                    (reg/v:SI 350 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:111 -1
     (nil))
(insn 286 285 287 5 (parallel [
            (set (reg:SI 761 [ D.5072 ])
                (plus:SI (reg:SI 195 [ D.5072 ])
                    (const_int 1163531501 [0x455a14ed])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 287 286 288 5 (parallel [
            (set (reg:SI 364 [ D.5072 ])
                (plus:SI (reg:SI 761 [ D.5072 ])
                    (reg/v:SI 327 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 288 287 289 5 (parallel [
            (set (reg:SI 762 [ D.5072 ])
                (xor:SI (reg/v:SI 343 [ D ])
                    (reg/v:SI 351 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 289 288 290 5 (parallel [
            (set (reg:SI 763 [ D.5072 ])
                (and:SI (reg:SI 762 [ D.5072 ])
                    (reg/v:SI 335 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 290 289 291 5 (parallel [
            (set (reg:SI 764 [ D.5072 ])
                (xor:SI (reg:SI 763 [ D.5072 ])
                    (reg/v:SI 343 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 291 290 292 5 (parallel [
            (set (reg/v:SI 357 [ B ])
                (plus:SI (reg:SI 764 [ D.5072 ])
                    (reg:SI 364 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 292 291 293 5 (parallel [
            (set (reg/v:SI 358 [ B ])
                (rotatert:SI (reg/v:SI 357 [ B ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 293 292 294 5 (parallel [
            (set (reg/v:SI 359 [ B ])
                (plus:SI (reg/v:SI 351 [ C ])
                    (reg/v:SI 358 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:112 -1
     (nil))
(insn 294 293 295 5 (parallel [
            (set (reg:SI 765 [ D.5072 ])
                (plus:SI (reg:SI 240 [ D.5072 ])
                    (const_int -1444681467 [0xffffffffa9e3e905])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 295 294 296 5 (parallel [
            (set (reg:SI 372 [ D.5072 ])
                (plus:SI (reg:SI 765 [ D.5072 ])
                    (reg/v:SI 335 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 296 295 297 5 (parallel [
            (set (reg:SI 766 [ D.5072 ])
                (xor:SI (reg/v:SI 351 [ C ])
                    (reg/v:SI 359 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 297 296 298 5 (parallel [
            (set (reg:SI 767 [ D.5072 ])
                (and:SI (reg:SI 766 [ D.5072 ])
                    (reg/v:SI 343 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 298 297 299 5 (parallel [
            (set (reg:SI 768 [ D.5072 ])
                (xor:SI (reg:SI 767 [ D.5072 ])
                    (reg/v:SI 351 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 299 298 300 5 (parallel [
            (set (reg/v:SI 365 [ A ])
                (plus:SI (reg:SI 768 [ D.5072 ])
                    (reg:SI 372 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 300 299 301 5 (parallel [
            (set (reg/v:SI 366 [ A ])
                (rotate:SI (reg/v:SI 365 [ A ])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 301 300 302 5 (parallel [
            (set (reg/v:SI 367 [ A ])
                (plus:SI (reg/v:SI 359 [ B ])
                    (reg/v:SI 366 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:113 -1
     (nil))
(insn 302 301 303 5 (parallel [
            (set (reg:SI 769 [ D.5072 ])
                (plus:SI (reg:SI 141 [ D.5072 ])
                    (const_int -51403784 [0xfffffffffcefa3f8])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 303 302 304 5 (parallel [
            (set (reg:SI 380 [ D.5072 ])
                (plus:SI (reg:SI 769 [ D.5072 ])
                    (reg/v:SI 343 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 304 303 305 5 (parallel [
            (set (reg:SI 770 [ D.5072 ])
                (xor:SI (reg/v:SI 359 [ B ])
                    (reg/v:SI 367 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 305 304 306 5 (parallel [
            (set (reg:SI 771 [ D.5072 ])
                (and:SI (reg:SI 770 [ D.5072 ])
                    (reg/v:SI 351 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 306 305 307 5 (parallel [
            (set (reg:SI 772 [ D.5072 ])
                (xor:SI (reg:SI 771 [ D.5072 ])
                    (reg/v:SI 359 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 307 306 308 5 (parallel [
            (set (reg/v:SI 373 [ D ])
                (plus:SI (reg:SI 772 [ D.5072 ])
                    (reg:SI 380 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 308 307 309 5 (parallel [
            (set (reg/v:SI 374 [ D ])
                (rotate:SI (reg/v:SI 373 [ D ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 309 308 310 5 (parallel [
            (set (reg/v:SI 375 [ D ])
                (plus:SI (reg/v:SI 367 [ A ])
                    (reg/v:SI 374 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:114 -1
     (nil))
(insn 310 309 311 5 (parallel [
            (set (reg:SI 773 [ D.5072 ])
                (plus:SI (reg:SI 186 [ D.5072 ])
                    (const_int 1735328473 [0x676f02d9])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 311 310 312 5 (parallel [
            (set (reg:SI 388 [ D.5072 ])
                (plus:SI (reg:SI 773 [ D.5072 ])
                    (reg/v:SI 351 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 312 311 313 5 (parallel [
            (set (reg:SI 774 [ D.5072 ])
                (xor:SI (reg/v:SI 367 [ A ])
                    (reg/v:SI 375 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 313 312 314 5 (parallel [
            (set (reg:SI 775 [ D.5072 ])
                (and:SI (reg:SI 774 [ D.5072 ])
                    (reg/v:SI 359 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 314 313 315 5 (parallel [
            (set (reg:SI 776 [ D.5072 ])
                (xor:SI (reg:SI 775 [ D.5072 ])
                    (reg/v:SI 367 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 315 314 316 5 (parallel [
            (set (reg/v:SI 381 [ C ])
                (plus:SI (reg:SI 776 [ D.5072 ])
                    (reg:SI 388 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 316 315 317 5 (parallel [
            (set (reg/v:SI 382 [ C ])
                (rotate:SI (reg/v:SI 381 [ C ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 317 316 318 5 (parallel [
            (set (reg/v:SI 383 [ C ])
                (plus:SI (reg/v:SI 375 [ D ])
                    (reg/v:SI 382 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:115 -1
     (nil))
(insn 318 317 319 5 (parallel [
            (set (reg:SI 384 [ D.5072 ])
                (xor:SI (reg/v:SI 375 [ D ])
                    (reg/v:SI 383 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 319 318 320 5 (parallel [
            (set (reg:SI 777 [ D.5072 ])
                (plus:SI (reg:SI 231 [ D.5072 ])
                    (const_int -1926607734 [0xffffffff8d2a4c8a])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 320 319 321 5 (parallel [
            (set (reg:SI 394 [ D.5072 ])
                (plus:SI (reg:SI 777 [ D.5072 ])
                    (reg/v:SI 359 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 321 320 322 5 (parallel [
            (set (reg:SI 778 [ D.5072 ])
                (and:SI (reg/v:SI 367 [ A ])
                    (reg:SI 384 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 322 321 323 5 (parallel [
            (set (reg:SI 779 [ D.5072 ])
                (xor:SI (reg:SI 778 [ D.5072 ])
                    (reg/v:SI 375 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 323 322 324 5 (parallel [
            (set (reg/v:SI 389 [ B ])
                (plus:SI (reg:SI 779 [ D.5072 ])
                    (reg:SI 394 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 324 323 325 5 (parallel [
            (set (reg/v:SI 390 [ B ])
                (rotatert:SI (reg/v:SI 389 [ B ])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 325 324 326 5 (parallel [
            (set (reg/v:SI 391 [ B ])
                (plus:SI (reg/v:SI 383 [ C ])
                    (reg/v:SI 390 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:116 -1
     (nil))
(insn 326 325 327 5 (parallel [
            (set (reg:SI 780 [ D.5072 ])
                (plus:SI (reg:SI 168 [ D.5072 ])
                    (const_int -378558 [0xfffffffffffa3942])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 327 326 328 5 (parallel [
            (set (reg:SI 401 [ D.5072 ])
                (plus:SI (reg:SI 780 [ D.5072 ])
                    (reg/v:SI 367 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 328 327 329 5 (parallel [
            (set (reg:SI 781 [ D.5072 ])
                (xor:SI (reg:SI 384 [ D.5072 ])
                    (reg/v:SI 391 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:119 -1
     (nil))
(insn 329 328 330 5 (parallel [
            (set (reg/v:SI 395 [ A ])
                (plus:SI (reg:SI 781 [ D.5072 ])
                    (reg:SI 401 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:119 -1
     (nil))
(insn 330 329 331 5 (parallel [
            (set (reg/v:SI 396 [ A ])
                (rotate:SI (reg/v:SI 395 [ A ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:119 -1
     (nil))
(insn 331 330 332 5 (parallel [
            (set (reg/v:SI 397 [ A ])
                (plus:SI (reg/v:SI 391 [ B ])
                    (reg/v:SI 396 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:119 -1
     (nil))
(insn 332 331 333 5 (parallel [
            (set (reg:SI 782 [ D.5072 ])
                (plus:SI (reg:SI 195 [ D.5072 ])
                    (const_int -2022574463 [0xffffffff8771f681])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 333 332 334 5 (parallel [
            (set (reg:SI 408 [ D.5072 ])
                (plus:SI (reg:SI 782 [ D.5072 ])
                    (reg/v:SI 375 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 334 333 335 5 (parallel [
            (set (reg:SI 783 [ D.5072 ])
                (xor:SI (reg/v:SI 383 [ C ])
                    (reg/v:SI 391 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:120 -1
     (nil))
(insn 335 334 336 5 (parallel [
            (set (reg:SI 784 [ D.5072 ])
                (xor:SI (reg:SI 783 [ D.5072 ])
                    (reg/v:SI 397 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:120 -1
     (nil))
(insn 336 335 337 5 (parallel [
            (set (reg/v:SI 402 [ D ])
                (plus:SI (reg:SI 784 [ D.5072 ])
                    (reg:SI 408 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:120 -1
     (nil))
(insn 337 336 338 5 (parallel [
            (set (reg/v:SI 403 [ D ])
                (rotate:SI (reg/v:SI 402 [ D ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:120 -1
     (nil))
(insn 338 337 339 5 (parallel [
            (set (reg/v:SI 404 [ D ])
                (plus:SI (reg/v:SI 397 [ A ])
                    (reg/v:SI 403 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:120 -1
     (nil))
(insn 339 338 340 5 (parallel [
            (set (reg:SI 785 [ D.5072 ])
                (plus:SI (reg:SI 222 [ D.5072 ])
                    (const_int 1839030562 [0x6d9d6122])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 340 339 341 5 (parallel [
            (set (reg:SI 415 [ D.5072 ])
                (plus:SI (reg:SI 785 [ D.5072 ])
                    (reg/v:SI 383 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 341 340 342 5 (parallel [
            (set (reg:SI 786 [ D.5072 ])
                (xor:SI (reg/v:SI 391 [ B ])
                    (reg/v:SI 397 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:121 -1
     (nil))
(insn 342 341 343 5 (parallel [
            (set (reg:SI 787 [ D.5072 ])
                (xor:SI (reg:SI 786 [ D.5072 ])
                    (reg/v:SI 404 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:121 -1
     (nil))
(insn 343 342 344 5 (parallel [
            (set (reg/v:SI 409 [ C ])
                (plus:SI (reg:SI 787 [ D.5072 ])
                    (reg:SI 415 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:121 -1
     (nil))
(insn 344 343 345 5 (parallel [
            (set (reg/v:SI 410 [ C ])
                (rotate:SI (reg/v:SI 409 [ C ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:121 -1
     (nil))
(insn 345 344 346 5 (parallel [
            (set (reg/v:SI 411 [ C ])
                (plus:SI (reg/v:SI 404 [ D ])
                    (reg/v:SI 410 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:121 -1
     (nil))
(insn 346 345 347 5 (parallel [
            (set (reg:SI 788 [ D.5072 ])
                (plus:SI (reg:SI 249 [ D.5072 ])
                    (const_int -35309556 [0xfffffffffde5380c])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 347 346 348 5 (parallel [
            (set (reg:SI 422 [ D.5072 ])
                (plus:SI (reg:SI 788 [ D.5072 ])
                    (reg/v:SI 391 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 348 347 349 5 (parallel [
            (set (reg:SI 789 [ D.5072 ])
                (xor:SI (reg/v:SI 397 [ A ])
                    (reg/v:SI 404 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:122 -1
     (nil))
(insn 349 348 350 5 (parallel [
            (set (reg:SI 790 [ D.5072 ])
                (xor:SI (reg:SI 789 [ D.5072 ])
                    (reg/v:SI 411 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:122 -1
     (nil))
(insn 350 349 351 5 (parallel [
            (set (reg/v:SI 416 [ B ])
                (plus:SI (reg:SI 790 [ D.5072 ])
                    (reg:SI 422 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:122 -1
     (nil))
(insn 351 350 352 5 (parallel [
            (set (reg/v:SI 417 [ B ])
                (rotatert:SI (reg/v:SI 416 [ B ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:122 -1
     (nil))
(insn 352 351 353 5 (parallel [
            (set (reg/v:SI 418 [ B ])
                (plus:SI (reg/v:SI 411 [ C ])
                    (reg/v:SI 417 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:122 -1
     (nil))
(insn 353 352 354 5 (parallel [
            (set (reg:SI 791 [ D.5072 ])
                (plus:SI (reg:SI 132 [ D.5072 ])
                    (const_int -1530992060 [0xffffffffa4beea44])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 354 353 355 5 (parallel [
            (set (reg:SI 429 [ D.5072 ])
                (plus:SI (reg:SI 791 [ D.5072 ])
                    (reg/v:SI 397 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 355 354 356 5 (parallel [
            (set (reg:SI 792 [ D.5072 ])
                (xor:SI (reg/v:SI 404 [ D ])
                    (reg/v:SI 411 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:123 -1
     (nil))
(insn 356 355 357 5 (parallel [
            (set (reg:SI 793 [ D.5072 ])
                (xor:SI (reg:SI 792 [ D.5072 ])
                    (reg/v:SI 418 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:123 -1
     (nil))
(insn 357 356 358 5 (parallel [
            (set (reg/v:SI 423 [ A ])
                (plus:SI (reg:SI 793 [ D.5072 ])
                    (reg:SI 429 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:123 -1
     (nil))
(insn 358 357 359 5 (parallel [
            (set (reg/v:SI 424 [ A ])
                (rotate:SI (reg/v:SI 423 [ A ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:123 -1
     (nil))
(insn 359 358 360 5 (parallel [
            (set (reg/v:SI 425 [ A ])
                (plus:SI (reg/v:SI 418 [ B ])
                    (reg/v:SI 424 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:123 -1
     (nil))
(insn 360 359 361 5 (parallel [
            (set (reg:SI 794 [ D.5072 ])
                (plus:SI (reg:SI 159 [ D.5072 ])
                    (const_int 1272893353 [0x4bdecfa9])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 361 360 362 5 (parallel [
            (set (reg:SI 436 [ D.5072 ])
                (plus:SI (reg:SI 794 [ D.5072 ])
                    (reg/v:SI 404 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 362 361 363 5 (parallel [
            (set (reg:SI 795 [ D.5072 ])
                (xor:SI (reg/v:SI 411 [ C ])
                    (reg/v:SI 418 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:124 -1
     (nil))
(insn 363 362 364 5 (parallel [
            (set (reg:SI 796 [ D.5072 ])
                (xor:SI (reg:SI 795 [ D.5072 ])
                    (reg/v:SI 425 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:124 -1
     (nil))
(insn 364 363 365 5 (parallel [
            (set (reg/v:SI 430 [ D ])
                (plus:SI (reg:SI 796 [ D.5072 ])
                    (reg:SI 436 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:124 -1
     (nil))
(insn 365 364 366 5 (parallel [
            (set (reg/v:SI 431 [ D ])
                (rotate:SI (reg/v:SI 430 [ D ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:124 -1
     (nil))
(insn 366 365 367 5 (parallel [
            (set (reg/v:SI 432 [ D ])
                (plus:SI (reg/v:SI 425 [ A ])
                    (reg/v:SI 431 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:124 -1
     (nil))
(insn 367 366 368 5 (parallel [
            (set (reg:SI 797 [ D.5072 ])
                (plus:SI (reg:SI 186 [ D.5072 ])
                    (const_int -155497632 [0xfffffffff6bb4b60])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 368 367 369 5 (parallel [
            (set (reg:SI 443 [ D.5072 ])
                (plus:SI (reg:SI 797 [ D.5072 ])
                    (reg/v:SI 411 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 369 368 370 5 (parallel [
            (set (reg:SI 798 [ D.5072 ])
                (xor:SI (reg/v:SI 418 [ B ])
                    (reg/v:SI 425 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:125 -1
     (nil))
(insn 370 369 371 5 (parallel [
            (set (reg:SI 799 [ D.5072 ])
                (xor:SI (reg:SI 798 [ D.5072 ])
                    (reg/v:SI 432 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:125 -1
     (nil))
(insn 371 370 372 5 (parallel [
            (set (reg/v:SI 437 [ C ])
                (plus:SI (reg:SI 799 [ D.5072 ])
                    (reg:SI 443 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:125 -1
     (nil))
(insn 372 371 373 5 (parallel [
            (set (reg/v:SI 438 [ C ])
                (rotate:SI (reg/v:SI 437 [ C ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:125 -1
     (nil))
(insn 373 372 374 5 (parallel [
            (set (reg/v:SI 439 [ C ])
                (plus:SI (reg/v:SI 432 [ D ])
                    (reg/v:SI 438 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:125 -1
     (nil))
(insn 374 373 375 5 (parallel [
            (set (reg:SI 800 [ D.5072 ])
                (plus:SI (reg:SI 213 [ D.5072 ])
                    (const_int -1094730640 [0xffffffffbebfbc70])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 375 374 376 5 (parallel [
            (set (reg:SI 450 [ D.5072 ])
                (plus:SI (reg:SI 800 [ D.5072 ])
                    (reg/v:SI 418 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 376 375 377 5 (parallel [
            (set (reg:SI 801 [ D.5072 ])
                (xor:SI (reg/v:SI 425 [ A ])
                    (reg/v:SI 432 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:126 -1
     (nil))
(insn 377 376 378 5 (parallel [
            (set (reg:SI 802 [ D.5072 ])
                (xor:SI (reg:SI 801 [ D.5072 ])
                    (reg/v:SI 439 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:126 -1
     (nil))
(insn 378 377 379 5 (parallel [
            (set (reg/v:SI 444 [ B ])
                (plus:SI (reg:SI 802 [ D.5072 ])
                    (reg:SI 450 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:126 -1
     (nil))
(insn 379 378 380 5 (parallel [
            (set (reg/v:SI 445 [ B ])
                (rotatert:SI (reg/v:SI 444 [ B ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:126 -1
     (nil))
(insn 380 379 381 5 (parallel [
            (set (reg/v:SI 446 [ B ])
                (plus:SI (reg/v:SI 439 [ C ])
                    (reg/v:SI 445 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:126 -1
     (nil))
(insn 381 380 382 5 (parallel [
            (set (reg:SI 803 [ D.5072 ])
                (plus:SI (reg:SI 240 [ D.5072 ])
                    (const_int 681279174 [0x289b7ec6])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 382 381 383 5 (parallel [
            (set (reg:SI 457 [ D.5072 ])
                (plus:SI (reg:SI 803 [ D.5072 ])
                    (reg/v:SI 425 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 383 382 384 5 (parallel [
            (set (reg:SI 804 [ D.5072 ])
                (xor:SI (reg/v:SI 432 [ D ])
                    (reg/v:SI 439 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:127 -1
     (nil))
(insn 384 383 385 5 (parallel [
            (set (reg:SI 805 [ D.5072 ])
                (xor:SI (reg:SI 804 [ D.5072 ])
                    (reg/v:SI 446 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:127 -1
     (nil))
(insn 385 384 386 5 (parallel [
            (set (reg/v:SI 451 [ A ])
                (plus:SI (reg:SI 805 [ D.5072 ])
                    (reg:SI 457 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:127 -1
     (nil))
(insn 386 385 387 5 (parallel [
            (set (reg/v:SI 452 [ A ])
                (rotate:SI (reg/v:SI 451 [ A ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:127 -1
     (nil))
(insn 387 386 388 5 (parallel [
            (set (reg/v:SI 453 [ A ])
                (plus:SI (reg/v:SI 446 [ B ])
                    (reg/v:SI 452 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:127 -1
     (nil))
(insn 388 387 389 5 (parallel [
            (set (reg:SI 806 [ D.5072 ])
                (plus:SI (reg:SI 124 [ D.5072 ])
                    (const_int -358537222 [0xffffffffeaa127fa])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 389 388 390 5 (parallel [
            (set (reg:SI 464 [ D.5072 ])
                (plus:SI (reg:SI 806 [ D.5072 ])
                    (reg/v:SI 432 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 390 389 391 5 (parallel [
            (set (reg:SI 807 [ D.5072 ])
                (xor:SI (reg/v:SI 439 [ C ])
                    (reg/v:SI 446 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:128 -1
     (nil))
(insn 391 390 392 5 (parallel [
            (set (reg:SI 808 [ D.5072 ])
                (xor:SI (reg:SI 807 [ D.5072 ])
                    (reg/v:SI 453 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:128 -1
     (nil))
(insn 392 391 393 5 (parallel [
            (set (reg/v:SI 458 [ D ])
                (plus:SI (reg:SI 808 [ D.5072 ])
                    (reg:SI 464 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:128 -1
     (nil))
(insn 393 392 394 5 (parallel [
            (set (reg/v:SI 459 [ D ])
                (rotate:SI (reg/v:SI 458 [ D ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:128 -1
     (nil))
(insn 394 393 395 5 (parallel [
            (set (reg/v:SI 460 [ D ])
                (plus:SI (reg/v:SI 453 [ A ])
                    (reg/v:SI 459 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:128 -1
     (nil))
(insn 395 394 396 5 (parallel [
            (set (reg:SI 809 [ D.5072 ])
                (plus:SI (reg:SI 150 [ D.5072 ])
                    (const_int -722521979 [0xffffffffd4ef3085])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 396 395 397 5 (parallel [
            (set (reg:SI 471 [ D.5072 ])
                (plus:SI (reg:SI 809 [ D.5072 ])
                    (reg/v:SI 439 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 397 396 398 5 (parallel [
            (set (reg:SI 810 [ D.5072 ])
                (xor:SI (reg/v:SI 446 [ B ])
                    (reg/v:SI 453 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:129 -1
     (nil))
(insn 398 397 399 5 (parallel [
            (set (reg:SI 811 [ D.5072 ])
                (xor:SI (reg:SI 810 [ D.5072 ])
                    (reg/v:SI 460 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:129 -1
     (nil))
(insn 399 398 400 5 (parallel [
            (set (reg/v:SI 465 [ C ])
                (plus:SI (reg:SI 811 [ D.5072 ])
                    (reg:SI 471 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:129 -1
     (nil))
(insn 400 399 401 5 (parallel [
            (set (reg/v:SI 466 [ C ])
                (rotate:SI (reg/v:SI 465 [ C ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:129 -1
     (nil))
(insn 401 400 402 5 (parallel [
            (set (reg/v:SI 467 [ C ])
                (plus:SI (reg/v:SI 460 [ D ])
                    (reg/v:SI 466 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:129 -1
     (nil))
(insn 402 401 403 5 (parallel [
            (set (reg:SI 812 [ D.5072 ])
                (plus:SI (reg:SI 177 [ D.5072 ])
                    (const_int 76029189 [0x4881d05])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 403 402 404 5 (parallel [
            (set (reg:SI 478 [ D.5072 ])
                (plus:SI (reg:SI 812 [ D.5072 ])
                    (reg/v:SI 446 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 404 403 405 5 (parallel [
            (set (reg:SI 813 [ D.5072 ])
                (xor:SI (reg/v:SI 453 [ A ])
                    (reg/v:SI 460 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:130 -1
     (nil))
(insn 405 404 406 5 (parallel [
            (set (reg:SI 814 [ D.5072 ])
                (xor:SI (reg:SI 813 [ D.5072 ])
                    (reg/v:SI 467 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:130 -1
     (nil))
(insn 406 405 407 5 (parallel [
            (set (reg/v:SI 472 [ B ])
                (plus:SI (reg:SI 814 [ D.5072 ])
                    (reg:SI 478 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:130 -1
     (nil))
(insn 407 406 408 5 (parallel [
            (set (reg/v:SI 473 [ B ])
                (rotatert:SI (reg/v:SI 472 [ B ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:130 -1
     (nil))
(insn 408 407 409 5 (parallel [
            (set (reg/v:SI 474 [ B ])
                (plus:SI (reg/v:SI 467 [ C ])
                    (reg/v:SI 473 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:130 -1
     (nil))
(insn 409 408 410 5 (parallel [
            (set (reg:SI 815 [ D.5072 ])
                (plus:SI (reg:SI 204 [ D.5072 ])
                    (const_int -640364487 [0xffffffffd9d4d039])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 410 409 411 5 (parallel [
            (set (reg:SI 485 [ D.5072 ])
                (plus:SI (reg:SI 815 [ D.5072 ])
                    (reg/v:SI 453 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 411 410 412 5 (parallel [
            (set (reg:SI 816 [ D.5072 ])
                (xor:SI (reg/v:SI 460 [ D ])
                    (reg/v:SI 467 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:131 -1
     (nil))
(insn 412 411 413 5 (parallel [
            (set (reg:SI 817 [ D.5072 ])
                (xor:SI (reg:SI 816 [ D.5072 ])
                    (reg/v:SI 474 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:131 -1
     (nil))
(insn 413 412 414 5 (parallel [
            (set (reg/v:SI 479 [ A ])
                (plus:SI (reg:SI 817 [ D.5072 ])
                    (reg:SI 485 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:131 -1
     (nil))
(insn 414 413 415 5 (parallel [
            (set (reg/v:SI 480 [ A ])
                (rotate:SI (reg/v:SI 479 [ A ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:131 -1
     (nil))
(insn 415 414 416 5 (parallel [
            (set (reg/v:SI 481 [ A ])
                (plus:SI (reg/v:SI 474 [ B ])
                    (reg/v:SI 480 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:131 -1
     (nil))
(insn 416 415 417 5 (parallel [
            (set (reg:SI 818 [ D.5072 ])
                (plus:SI (reg:SI 231 [ D.5072 ])
                    (const_int -421815835 [0xffffffffe6db99e5])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 417 416 418 5 (parallel [
            (set (reg:SI 492 [ D.5072 ])
                (plus:SI (reg:SI 818 [ D.5072 ])
                    (reg/v:SI 460 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 418 417 419 5 (parallel [
            (set (reg:SI 819 [ D.5072 ])
                (xor:SI (reg/v:SI 467 [ C ])
                    (reg/v:SI 474 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:132 -1
     (nil))
(insn 419 418 420 5 (parallel [
            (set (reg:SI 820 [ D.5072 ])
                (xor:SI (reg:SI 819 [ D.5072 ])
                    (reg/v:SI 481 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:132 -1
     (nil))
(insn 420 419 421 5 (parallel [
            (set (reg/v:SI 486 [ D ])
                (plus:SI (reg:SI 820 [ D.5072 ])
                    (reg:SI 492 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:132 -1
     (nil))
(insn 421 420 422 5 (parallel [
            (set (reg/v:SI 487 [ D ])
                (rotate:SI (reg/v:SI 486 [ D ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:132 -1
     (nil))
(insn 422 421 423 5 (parallel [
            (set (reg/v:SI 488 [ D ])
                (plus:SI (reg/v:SI 481 [ A ])
                    (reg/v:SI 487 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:132 -1
     (nil))
(insn 423 422 424 5 (parallel [
            (set (reg:SI 821 [ D.5072 ])
                (plus:SI (reg:SI 258 [ D.5072 ])
                    (const_int 530742520 [0x1fa27cf8])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 424 423 425 5 (parallel [
            (set (reg:SI 499 [ D.5072 ])
                (plus:SI (reg:SI 821 [ D.5072 ])
                    (reg/v:SI 467 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 425 424 426 5 (parallel [
            (set (reg:SI 822 [ D.5072 ])
                (xor:SI (reg/v:SI 474 [ B ])
                    (reg/v:SI 481 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:133 -1
     (nil))
(insn 426 425 427 5 (parallel [
            (set (reg:SI 823 [ D.5072 ])
                (xor:SI (reg:SI 822 [ D.5072 ])
                    (reg/v:SI 488 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:133 -1
     (nil))
(insn 427 426 428 5 (parallel [
            (set (reg/v:SI 493 [ C ])
                (plus:SI (reg:SI 823 [ D.5072 ])
                    (reg:SI 499 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:133 -1
     (nil))
(insn 428 427 429 5 (parallel [
            (set (reg/v:SI 494 [ C ])
                (rotate:SI (reg/v:SI 493 [ C ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:133 -1
     (nil))
(insn 429 428 430 5 (parallel [
            (set (reg/v:SI 495 [ C ])
                (plus:SI (reg/v:SI 488 [ D ])
                    (reg/v:SI 494 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:133 -1
     (nil))
(insn 430 429 431 5 (parallel [
            (set (reg:SI 824 [ D.5072 ])
                (plus:SI (reg:SI 141 [ D.5072 ])
                    (const_int -995338651 [0xffffffffc4ac5665])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 431 430 432 5 (parallel [
            (set (reg:SI 507 [ D.5072 ])
                (plus:SI (reg:SI 824 [ D.5072 ])
                    (reg/v:SI 474 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 432 431 433 5 (parallel [
            (set (reg:SI 825 [ D.5072 ])
                (xor:SI (reg/v:SI 481 [ A ])
                    (reg/v:SI 488 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:134 -1
     (nil))
(insn 433 432 434 5 (parallel [
            (set (reg:SI 826 [ D.5072 ])
                (xor:SI (reg:SI 825 [ D.5072 ])
                    (reg/v:SI 495 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:134 -1
     (nil))
(insn 434 433 435 5 (parallel [
            (set (reg/v:SI 500 [ B ])
                (plus:SI (reg:SI 826 [ D.5072 ])
                    (reg:SI 507 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:134 -1
     (nil))
(insn 435 434 436 5 (parallel [
            (set (reg/v:SI 501 [ B ])
                (rotatert:SI (reg/v:SI 500 [ B ])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:134 -1
     (nil))
(insn 436 435 437 5 (parallel [
            (set (reg/v:SI 502 [ B ])
                (plus:SI (reg/v:SI 495 [ C ])
                    (reg/v:SI 501 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:134 -1
     (nil))
(insn 437 436 438 5 (parallel [
            (set (reg:SI 827 [ D.5072 ])
                (plus:SI (reg:SI 124 [ D.5072 ])
                    (const_int -198630844 [0xfffffffff4292244])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 438 437 439 5 (parallel [
            (set (reg:SI 515 [ D.5072 ])
                (plus:SI (reg:SI 827 [ D.5072 ])
                    (reg/v:SI 481 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 439 438 440 5 (set (reg:SI 828 [ D.5072 ])
        (not:SI (reg/v:SI 488 [ D ]))) ./md5-block.c:137 -1
     (nil))
(insn 440 439 441 5 (parallel [
            (set (reg:SI 829 [ D.5072 ])
                (ior:SI (reg:SI 828 [ D.5072 ])
                    (reg/v:SI 502 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:137 -1
     (nil))
(insn 441 440 442 5 (parallel [
            (set (reg:SI 830 [ D.5072 ])
                (xor:SI (reg:SI 829 [ D.5072 ])
                    (reg/v:SI 495 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:137 -1
     (nil))
(insn 442 441 443 5 (parallel [
            (set (reg/v:SI 508 [ A ])
                (plus:SI (reg:SI 830 [ D.5072 ])
                    (reg:SI 515 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:137 -1
     (nil))
(insn 443 442 444 5 (parallel [
            (set (reg/v:SI 509 [ A ])
                (rotate:SI (reg/v:SI 508 [ A ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:137 -1
     (nil))
(insn 444 443 445 5 (parallel [
            (set (reg/v:SI 510 [ A ])
                (plus:SI (reg/v:SI 502 [ B ])
                    (reg/v:SI 509 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:137 -1
     (nil))
(insn 445 444 446 5 (parallel [
            (set (reg:SI 831 [ D.5072 ])
                (plus:SI (reg:SI 186 [ D.5072 ])
                    (const_int 1126891415 [0x432aff97])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 446 445 447 5 (parallel [
            (set (reg:SI 523 [ D.5072 ])
                (plus:SI (reg:SI 831 [ D.5072 ])
                    (reg/v:SI 488 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 447 446 448 5 (set (reg:SI 832 [ D.5072 ])
        (not:SI (reg/v:SI 495 [ C ]))) ./md5-block.c:138 -1
     (nil))
(insn 448 447 449 5 (parallel [
            (set (reg:SI 833 [ D.5072 ])
                (ior:SI (reg:SI 832 [ D.5072 ])
                    (reg/v:SI 510 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:138 -1
     (nil))
(insn 449 448 450 5 (parallel [
            (set (reg:SI 834 [ D.5072 ])
                (xor:SI (reg:SI 833 [ D.5072 ])
                    (reg/v:SI 502 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:138 -1
     (nil))
(insn 450 449 451 5 (parallel [
            (set (reg/v:SI 516 [ D ])
                (plus:SI (reg:SI 834 [ D.5072 ])
                    (reg:SI 523 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:138 -1
     (nil))
(insn 451 450 452 5 (parallel [
            (set (reg/v:SI 517 [ D ])
                (rotate:SI (reg/v:SI 516 [ D ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:138 -1
     (nil))
(insn 452 451 453 5 (parallel [
            (set (reg/v:SI 518 [ D ])
                (plus:SI (reg/v:SI 510 [ A ])
                    (reg/v:SI 517 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:138 -1
     (nil))
(insn 453 452 454 5 (parallel [
            (set (reg:SI 835 [ D.5072 ])
                (plus:SI (reg:SI 249 [ D.5072 ])
                    (const_int -1416354905 [0xffffffffab9423a7])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 454 453 455 5 (parallel [
            (set (reg:SI 531 [ D.5072 ])
                (plus:SI (reg:SI 835 [ D.5072 ])
                    (reg/v:SI 495 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 455 454 456 5 (set (reg:SI 836 [ D.5072 ])
        (not:SI (reg/v:SI 502 [ B ]))) ./md5-block.c:139 -1
     (nil))
(insn 456 455 457 5 (parallel [
            (set (reg:SI 837 [ D.5072 ])
                (ior:SI (reg:SI 836 [ D.5072 ])
                    (reg/v:SI 518 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:139 -1
     (nil))
(insn 457 456 458 5 (parallel [
            (set (reg:SI 838 [ D.5072 ])
                (xor:SI (reg:SI 837 [ D.5072 ])
                    (reg/v:SI 510 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:139 -1
     (nil))
(insn 458 457 459 5 (parallel [
            (set (reg/v:SI 524 [ C ])
                (plus:SI (reg:SI 838 [ D.5072 ])
                    (reg:SI 531 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:139 -1
     (nil))
(insn 459 458 460 5 (parallel [
            (set (reg/v:SI 525 [ C ])
                (rotate:SI (reg/v:SI 524 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:139 -1
     (nil))
(insn 460 459 461 5 (parallel [
            (set (reg/v:SI 526 [ C ])
                (plus:SI (reg/v:SI 518 [ D ])
                    (reg/v:SI 525 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:139 -1
     (nil))
(insn 461 460 462 5 (parallel [
            (set (reg:SI 839 [ D.5072 ])
                (plus:SI (reg:SI 168 [ D.5072 ])
                    (const_int -57434055 [0xfffffffffc93a039])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 462 461 463 5 (parallel [
            (set (reg:SI 539 [ D.5072 ])
                (plus:SI (reg:SI 839 [ D.5072 ])
                    (reg/v:SI 502 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 463 462 464 5 (set (reg:SI 840 [ D.5072 ])
        (not:SI (reg/v:SI 510 [ A ]))) ./md5-block.c:140 -1
     (nil))
(insn 464 463 465 5 (parallel [
            (set (reg:SI 841 [ D.5072 ])
                (ior:SI (reg:SI 840 [ D.5072 ])
                    (reg/v:SI 526 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:140 -1
     (nil))
(insn 465 464 466 5 (parallel [
            (set (reg:SI 842 [ D.5072 ])
                (xor:SI (reg:SI 841 [ D.5072 ])
                    (reg/v:SI 518 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:140 -1
     (nil))
(insn 466 465 467 5 (parallel [
            (set (reg/v:SI 532 [ B ])
                (plus:SI (reg:SI 842 [ D.5072 ])
                    (reg:SI 539 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:140 -1
     (nil))
(insn 467 466 468 5 (parallel [
            (set (reg/v:SI 533 [ B ])
                (rotatert:SI (reg/v:SI 532 [ B ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:140 -1
     (nil))
(insn 468 467 469 5 (parallel [
            (set (reg/v:SI 534 [ B ])
                (plus:SI (reg/v:SI 526 [ C ])
                    (reg/v:SI 533 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:140 -1
     (nil))
(insn 469 468 470 5 (parallel [
            (set (reg:SI 843 [ D.5072 ])
                (plus:SI (reg:SI 231 [ D.5072 ])
                    (const_int 1700485571 [0x655b59c3])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 470 469 471 5 (parallel [
            (set (reg:SI 547 [ D.5072 ])
                (plus:SI (reg:SI 843 [ D.5072 ])
                    (reg/v:SI 510 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 471 470 472 5 (set (reg:SI 844 [ D.5072 ])
        (not:SI (reg/v:SI 518 [ D ]))) ./md5-block.c:141 -1
     (nil))
(insn 472 471 473 5 (parallel [
            (set (reg:SI 845 [ D.5072 ])
                (ior:SI (reg:SI 844 [ D.5072 ])
                    (reg/v:SI 534 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:141 -1
     (nil))
(insn 473 472 474 5 (parallel [
            (set (reg:SI 846 [ D.5072 ])
                (xor:SI (reg:SI 845 [ D.5072 ])
                    (reg/v:SI 526 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:141 -1
     (nil))
(insn 474 473 475 5 (parallel [
            (set (reg/v:SI 540 [ A ])
                (plus:SI (reg:SI 846 [ D.5072 ])
                    (reg:SI 547 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:141 -1
     (nil))
(insn 475 474 476 5 (parallel [
            (set (reg/v:SI 541 [ A ])
                (rotate:SI (reg/v:SI 540 [ A ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:141 -1
     (nil))
(insn 476 475 477 5 (parallel [
            (set (reg/v:SI 542 [ A ])
                (plus:SI (reg/v:SI 534 [ B ])
                    (reg/v:SI 541 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:141 -1
     (nil))
(insn 477 476 478 5 (parallel [
            (set (reg:SI 847 [ D.5072 ])
                (plus:SI (reg:SI 150 [ D.5072 ])
                    (const_int -1894986606 [0xffffffff8f0ccc92])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 478 477 479 5 (parallel [
            (set (reg:SI 555 [ D.5072 ])
                (plus:SI (reg:SI 847 [ D.5072 ])
                    (reg/v:SI 518 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 479 478 480 5 (set (reg:SI 848 [ D.5072 ])
        (not:SI (reg/v:SI 526 [ C ]))) ./md5-block.c:142 -1
     (nil))
(insn 480 479 481 5 (parallel [
            (set (reg:SI 849 [ D.5072 ])
                (ior:SI (reg:SI 848 [ D.5072 ])
                    (reg/v:SI 542 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:142 -1
     (nil))
(insn 481 480 482 5 (parallel [
            (set (reg:SI 850 [ D.5072 ])
                (xor:SI (reg:SI 849 [ D.5072 ])
                    (reg/v:SI 534 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:142 -1
     (nil))
(insn 482 481 483 5 (parallel [
            (set (reg/v:SI 548 [ D ])
                (plus:SI (reg:SI 850 [ D.5072 ])
                    (reg:SI 555 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:142 -1
     (nil))
(insn 483 482 484 5 (parallel [
            (set (reg/v:SI 549 [ D ])
                (rotate:SI (reg/v:SI 548 [ D ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:142 -1
     (nil))
(insn 484 483 485 5 (parallel [
            (set (reg/v:SI 550 [ D ])
                (plus:SI (reg/v:SI 542 [ A ])
                    (reg/v:SI 549 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:142 -1
     (nil))
(insn 485 484 486 5 (parallel [
            (set (reg:SI 851 [ D.5072 ])
                (plus:SI (reg:SI 213 [ D.5072 ])
                    (const_int -1051523 [0xffffffffffeff47d])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 486 485 487 5 (parallel [
            (set (reg:SI 563 [ D.5072 ])
                (plus:SI (reg:SI 851 [ D.5072 ])
                    (reg/v:SI 526 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 487 486 488 5 (set (reg:SI 852 [ D.5072 ])
        (not:SI (reg/v:SI 534 [ B ]))) ./md5-block.c:143 -1
     (nil))
(insn 488 487 489 5 (parallel [
            (set (reg:SI 853 [ D.5072 ])
                (ior:SI (reg:SI 852 [ D.5072 ])
                    (reg/v:SI 550 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:143 -1
     (nil))
(insn 489 488 490 5 (parallel [
            (set (reg:SI 854 [ D.5072 ])
                (xor:SI (reg:SI 853 [ D.5072 ])
                    (reg/v:SI 542 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:143 -1
     (nil))
(insn 490 489 491 5 (parallel [
            (set (reg/v:SI 556 [ C ])
                (plus:SI (reg:SI 854 [ D.5072 ])
                    (reg:SI 563 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:143 -1
     (nil))
(insn 491 490 492 5 (parallel [
            (set (reg/v:SI 557 [ C ])
                (rotate:SI (reg/v:SI 556 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:143 -1
     (nil))
(insn 492 491 493 5 (parallel [
            (set (reg/v:SI 558 [ C ])
                (plus:SI (reg/v:SI 550 [ D ])
                    (reg/v:SI 557 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:143 -1
     (nil))
(insn 493 492 494 5 (parallel [
            (set (reg:SI 855 [ D.5072 ])
                (plus:SI (reg:SI 132 [ D.5072 ])
                    (const_int -2054922799 [0xffffffff85845dd1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 494 493 495 5 (parallel [
            (set (reg:SI 571 [ D.5072 ])
                (plus:SI (reg:SI 855 [ D.5072 ])
                    (reg/v:SI 534 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 495 494 496 5 (set (reg:SI 856 [ D.5072 ])
        (not:SI (reg/v:SI 542 [ A ]))) ./md5-block.c:144 -1
     (nil))
(insn 496 495 497 5 (parallel [
            (set (reg:SI 857 [ D.5072 ])
                (ior:SI (reg:SI 856 [ D.5072 ])
                    (reg/v:SI 558 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:144 -1
     (nil))
(insn 497 496 498 5 (parallel [
            (set (reg:SI 858 [ D.5072 ])
                (xor:SI (reg:SI 857 [ D.5072 ])
                    (reg/v:SI 550 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:144 -1
     (nil))
(insn 498 497 499 5 (parallel [
            (set (reg/v:SI 564 [ B ])
                (plus:SI (reg:SI 858 [ D.5072 ])
                    (reg:SI 571 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:144 -1
     (nil))
(insn 499 498 500 5 (parallel [
            (set (reg/v:SI 565 [ B ])
                (rotatert:SI (reg/v:SI 564 [ B ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:144 -1
     (nil))
(insn 500 499 501 5 (parallel [
            (set (reg/v:SI 566 [ B ])
                (plus:SI (reg/v:SI 558 [ C ])
                    (reg/v:SI 565 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:144 -1
     (nil))
(insn 501 500 502 5 (parallel [
            (set (reg:SI 859 [ D.5072 ])
                (plus:SI (reg:SI 195 [ D.5072 ])
                    (const_int 1873313359 [0x6fa87e4f])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 502 501 503 5 (parallel [
            (set (reg:SI 579 [ D.5072 ])
                (plus:SI (reg:SI 859 [ D.5072 ])
                    (reg/v:SI 542 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 503 502 504 5 (set (reg:SI 860 [ D.5072 ])
        (not:SI (reg/v:SI 550 [ D ]))) ./md5-block.c:145 -1
     (nil))
(insn 504 503 505 5 (parallel [
            (set (reg:SI 861 [ D.5072 ])
                (ior:SI (reg:SI 860 [ D.5072 ])
                    (reg/v:SI 566 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:145 -1
     (nil))
(insn 505 504 506 5 (parallel [
            (set (reg:SI 862 [ D.5072 ])
                (xor:SI (reg:SI 861 [ D.5072 ])
                    (reg/v:SI 558 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:145 -1
     (nil))
(insn 506 505 507 5 (parallel [
            (set (reg/v:SI 572 [ A ])
                (plus:SI (reg:SI 862 [ D.5072 ])
                    (reg:SI 579 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:145 -1
     (nil))
(insn 507 506 508 5 (parallel [
            (set (reg/v:SI 573 [ A ])
                (rotate:SI (reg/v:SI 572 [ A ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:145 -1
     (nil))
(insn 508 507 509 5 (parallel [
            (set (reg/v:SI 574 [ A ])
                (plus:SI (reg/v:SI 566 [ B ])
                    (reg/v:SI 573 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:145 -1
     (nil))
(insn 509 508 510 5 (parallel [
            (set (reg:SI 863 [ D.5072 ])
                (plus:SI (reg:SI 258 [ D.5072 ])
                    (const_int -30611744 [0xfffffffffe2ce6e0])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 510 509 511 5 (parallel [
            (set (reg:SI 587 [ D.5072 ])
                (plus:SI (reg:SI 863 [ D.5072 ])
                    (reg/v:SI 550 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 511 510 512 5 (set (reg:SI 864 [ D.5072 ])
        (not:SI (reg/v:SI 558 [ C ]))) ./md5-block.c:146 -1
     (nil))
(insn 512 511 513 5 (parallel [
            (set (reg:SI 865 [ D.5072 ])
                (ior:SI (reg:SI 864 [ D.5072 ])
                    (reg/v:SI 574 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:146 -1
     (nil))
(insn 513 512 514 5 (parallel [
            (set (reg:SI 866 [ D.5072 ])
                (xor:SI (reg:SI 865 [ D.5072 ])
                    (reg/v:SI 566 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:146 -1
     (nil))
(insn 514 513 515 5 (parallel [
            (set (reg/v:SI 580 [ D ])
                (plus:SI (reg:SI 866 [ D.5072 ])
                    (reg:SI 587 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:146 -1
     (nil))
(insn 515 514 516 5 (parallel [
            (set (reg/v:SI 581 [ D ])
                (rotate:SI (reg/v:SI 580 [ D ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:146 -1
     (nil))
(insn 516 515 517 5 (parallel [
            (set (reg/v:SI 582 [ D ])
                (plus:SI (reg/v:SI 574 [ A ])
                    (reg/v:SI 581 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:146 -1
     (nil))
(insn 517 516 518 5 (parallel [
            (set (reg:SI 867 [ D.5072 ])
                (plus:SI (reg:SI 177 [ D.5072 ])
                    (const_int -1560198380 [0xffffffffa3014314])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 518 517 519 5 (parallel [
            (set (reg:SI 595 [ D.5072 ])
                (plus:SI (reg:SI 867 [ D.5072 ])
                    (reg/v:SI 558 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 519 518 520 5 (set (reg:SI 868 [ D.5072 ])
        (not:SI (reg/v:SI 566 [ B ]))) ./md5-block.c:147 -1
     (nil))
(insn 520 519 521 5 (parallel [
            (set (reg:SI 869 [ D.5072 ])
                (ior:SI (reg:SI 868 [ D.5072 ])
                    (reg/v:SI 582 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:147 -1
     (nil))
(insn 521 520 522 5 (parallel [
            (set (reg:SI 870 [ D.5072 ])
                (xor:SI (reg:SI 869 [ D.5072 ])
                    (reg/v:SI 574 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:147 -1
     (nil))
(insn 522 521 523 5 (parallel [
            (set (reg/v:SI 588 [ C ])
                (plus:SI (reg:SI 870 [ D.5072 ])
                    (reg:SI 595 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:147 -1
     (nil))
(insn 523 522 524 5 (parallel [
            (set (reg/v:SI 589 [ C ])
                (rotate:SI (reg/v:SI 588 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:147 -1
     (nil))
(insn 524 523 525 5 (parallel [
            (set (reg/v:SI 590 [ C ])
                (plus:SI (reg/v:SI 582 [ D ])
                    (reg/v:SI 589 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:147 -1
     (nil))
(insn 525 524 526 5 (parallel [
            (set (reg:SI 871 [ D.5072 ])
                (plus:SI (reg:SI 240 [ D.5072 ])
                    (const_int 1309151649 [0x4e0811a1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 526 525 527 5 (parallel [
            (set (reg:SI 603 [ D.5072 ])
                (plus:SI (reg:SI 871 [ D.5072 ])
                    (reg/v:SI 566 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 527 526 528 5 (set (reg:SI 872 [ D.5072 ])
        (not:SI (reg/v:SI 574 [ A ]))) ./md5-block.c:148 -1
     (nil))
(insn 528 527 529 5 (parallel [
            (set (reg:SI 873 [ D.5072 ])
                (ior:SI (reg:SI 872 [ D.5072 ])
                    (reg/v:SI 590 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:148 -1
     (nil))
(insn 529 528 530 5 (parallel [
            (set (reg:SI 874 [ D.5072 ])
                (xor:SI (reg:SI 873 [ D.5072 ])
                    (reg/v:SI 582 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:148 -1
     (nil))
(insn 530 529 531 5 (parallel [
            (set (reg/v:SI 596 [ B ])
                (plus:SI (reg:SI 874 [ D.5072 ])
                    (reg:SI 603 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:148 -1
     (nil))
(insn 531 530 532 5 (parallel [
            (set (reg/v:SI 597 [ B ])
                (rotatert:SI (reg/v:SI 596 [ B ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:148 -1
     (nil))
(insn 532 531 533 5 (parallel [
            (set (reg/v:SI 598 [ B ])
                (plus:SI (reg/v:SI 590 [ C ])
                    (reg/v:SI 597 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:148 -1
     (nil))
(insn 533 532 534 5 (parallel [
            (set (reg:SI 875 [ D.5072 ])
                (plus:SI (reg:SI 159 [ D.5072 ])
                    (const_int -145523070 [0xfffffffff7537e82])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 534 533 535 5 (parallel [
            (set (reg:SI 611 [ D.5072 ])
                (plus:SI (reg:SI 875 [ D.5072 ])
                    (reg/v:SI 574 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 535 534 536 5 (set (reg:SI 876 [ D.5072 ])
        (not:SI (reg/v:SI 582 [ D ]))) ./md5-block.c:149 -1
     (nil))
(insn 536 535 537 5 (parallel [
            (set (reg:SI 877 [ D.5072 ])
                (ior:SI (reg:SI 876 [ D.5072 ])
                    (reg/v:SI 598 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:149 -1
     (nil))
(insn 537 536 538 5 (parallel [
            (set (reg:SI 878 [ D.5072 ])
                (xor:SI (reg:SI 877 [ D.5072 ])
                    (reg/v:SI 590 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:149 -1
     (nil))
(insn 538 537 539 5 (parallel [
            (set (reg/v:SI 604 [ A ])
                (plus:SI (reg:SI 878 [ D.5072 ])
                    (reg:SI 611 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:149 -1
     (nil))
(insn 539 538 540 5 (parallel [
            (set (reg/v:SI 605 [ A ])
                (rotate:SI (reg/v:SI 604 [ A ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:149 -1
     (nil))
(insn 540 539 541 5 (parallel [
            (set (reg/v:SI 606 [ A ])
                (plus:SI (reg/v:SI 598 [ B ])
                    (reg/v:SI 605 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:149 -1
     (nil))
(insn 541 540 542 5 (parallel [
            (set (reg:SI 879 [ D.5072 ])
                (plus:SI (reg:SI 222 [ D.5072 ])
                    (const_int -1120210379 [0xffffffffbd3af235])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 542 541 543 5 (parallel [
            (set (reg:SI 619 [ D.5072 ])
                (plus:SI (reg:SI 879 [ D.5072 ])
                    (reg/v:SI 582 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 543 542 544 5 (set (reg:SI 880 [ D.5072 ])
        (not:SI (reg/v:SI 590 [ C ]))) ./md5-block.c:150 -1
     (nil))
(insn 544 543 545 5 (parallel [
            (set (reg:SI 881 [ D.5072 ])
                (ior:SI (reg:SI 880 [ D.5072 ])
                    (reg/v:SI 606 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:150 -1
     (nil))
(insn 545 544 546 5 (parallel [
            (set (reg:SI 882 [ D.5072 ])
                (xor:SI (reg:SI 881 [ D.5072 ])
                    (reg/v:SI 598 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:150 -1
     (nil))
(insn 546 545 547 5 (parallel [
            (set (reg/v:SI 612 [ D ])
                (plus:SI (reg:SI 882 [ D.5072 ])
                    (reg:SI 619 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:150 -1
     (nil))
(insn 547 546 548 5 (parallel [
            (set (reg/v:SI 613 [ D ])
                (rotate:SI (reg/v:SI 612 [ D ])
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:150 -1
     (nil))
(insn 548 547 549 5 (parallel [
            (set (reg/v:SI 614 [ D ])
                (plus:SI (reg/v:SI 606 [ A ])
                    (reg/v:SI 613 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:150 -1
     (nil))
(insn 549 548 550 5 (parallel [
            (set (reg:SI 883 [ D.5072 ])
                (plus:SI (reg:SI 141 [ D.5072 ])
                    (const_int 718787259 [0x2ad7d2bb])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 550 549 551 5 (parallel [
            (set (reg:SI 627 [ D.5072 ])
                (plus:SI (reg:SI 883 [ D.5072 ])
                    (reg/v:SI 590 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 551 550 552 5 (set (reg:SI 884 [ D.5072 ])
        (not:SI (reg/v:SI 598 [ B ]))) ./md5-block.c:151 -1
     (nil))
(insn 552 551 553 5 (parallel [
            (set (reg:SI 885 [ D.5072 ])
                (ior:SI (reg:SI 884 [ D.5072 ])
                    (reg/v:SI 614 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:151 -1
     (nil))
(insn 553 552 554 5 (parallel [
            (set (reg:SI 886 [ D.5072 ])
                (xor:SI (reg:SI 885 [ D.5072 ])
                    (reg/v:SI 606 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:151 -1
     (nil))
(insn 554 553 555 5 (parallel [
            (set (reg/v:SI 620 [ C ])
                (plus:SI (reg:SI 886 [ D.5072 ])
                    (reg:SI 627 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:151 -1
     (nil))
(insn 555 554 556 5 (parallel [
            (set (reg/v:SI 621 [ C ])
                (rotate:SI (reg/v:SI 620 [ C ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:151 -1
     (nil))
(insn 556 555 557 5 (parallel [
            (set (reg/v:SI 622 [ C ])
                (plus:SI (reg/v:SI 614 [ D ])
                    (reg/v:SI 621 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:151 -1
     (nil))
(insn 557 556 558 5 (parallel [
            (set (reg:SI 887 [ D.5072 ])
                (plus:SI (reg:SI 204 [ D.5072 ])
                    (const_int -343485551 [0xffffffffeb86d391])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 558 557 559 5 (parallel [
            (set (reg:SI 635 [ D.5072 ])
                (plus:SI (reg:SI 887 [ D.5072 ])
                    (reg/v:SI 598 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 559 558 560 5 (set (reg:SI 888 [ D.5072 ])
        (not:SI (reg/v:SI 606 [ A ]))) ./md5-block.c:152 -1
     (nil))
(insn 560 559 561 5 (parallel [
            (set (reg:SI 889 [ D.5072 ])
                (ior:SI (reg:SI 888 [ D.5072 ])
                    (reg/v:SI 622 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:152 -1
     (nil))
(insn 561 560 562 5 (parallel [
            (set (reg:SI 890 [ D.5072 ])
                (xor:SI (reg:SI 889 [ D.5072 ])
                    (reg/v:SI 614 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:152 -1
     (nil))
(insn 562 561 563 5 (parallel [
            (set (reg/v:SI 628 [ B ])
                (plus:SI (reg:SI 890 [ D.5072 ])
                    (reg:SI 635 [ D.5072 ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:152 -1
     (nil))
(insn 563 562 564 5 (parallel [
            (set (reg/v:SI 629 [ B ])
                (rotatert:SI (reg/v:SI 628 [ B ])
                    (const_int 11 [0xb])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:152 -1
     (nil))
(insn 564 563 565 5 (parallel [
            (set (reg/v:SI 631 [ A_save ])
                (plus:SI (reg/v:SI 631 [ A_save ])
                    (reg/v:SI 606 [ A ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:155 -1
     (nil))
(insn 565 564 566 5 (parallel [
            (set (reg:SI 891 [ B ])
                (plus:SI (reg/v:SI 622 [ C ])
                    (reg/v:SI 629 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:156 -1
     (nil))
(insn 566 565 567 5 (parallel [
            (set (reg/v:SI 632 [ B_save ])
                (plus:SI (reg/v:SI 632 [ B_save ])
                    (reg:SI 891 [ B ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:156 -1
     (nil))
(insn 567 566 568 5 (parallel [
            (set (reg/v:SI 633 [ C_save ])
                (plus:SI (reg/v:SI 633 [ C_save ])
                    (reg/v:SI 622 [ C ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:157 -1
     (nil))
(insn 568 567 570 5 (parallel [
            (set (reg/v:SI 634 [ D_save ])
                (plus:SI (reg/v:SI 634 [ D_save ])
                    (reg/v:SI 614 [ D ])))
            (clobber (reg:CC 17 flags))
        ]) ./md5-block.c:158 -1
     (nil))
(insn 570 568 571 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 111 [ endp ])
            (reg/v/f:DI 637 [ buffer ]))) ./md5-block.c:34 -1
     (nil))
(jump_insn 571 570 572 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 569)
            (pc))) ./md5-block.c:34 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 569)
(code_label 572 571 573 6 4 "" [1 uses])
(note 573 572 574 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 574 573 575 6 (set (mem:SI (reg/v/f:DI 639 [ ctx ]) [1 ctx_13(D)->A+0 S4 A32])
        (reg/v:SI 631 [ A_save ])) ./md5-block.c:162 -1
     (nil))
(insn 575 574 576 6 (set (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 4 [0x4])) [1 ctx_13(D)->B+0 S4 A32])
        (reg/v:SI 632 [ B_save ])) ./md5-block.c:163 -1
     (nil))
(insn 576 575 577 6 (set (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 8 [0x8])) [1 ctx_13(D)->C+0 S4 A32])
        (reg/v:SI 633 [ C_save ])) ./md5-block.c:164 -1
     (nil))
(insn 577 576 0 6 (set (mem:SI (plus:DI (reg/v/f:DI 639 [ ctx ])
                (const_int 12 [0xc])) [1 ctx_13(D)->D+0 S4 A32])
        (reg/v:SI 634 [ D_save ])) ./md5-block.c:165 -1
     (nil))

;; Function __md5_finish_ctx (__md5_finish_ctx, funcdef_no=41, decl_uid=4634, cgraph_uid=41, symbol_order=42)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7
deleting block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 111 [ ctx ])
        (reg:DI 5 di [ ctx ])) md5.c:104 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 112 [ resbuf ])
        (reg:DI 4 si [ resbuf ])) md5.c:104 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/v:SI 88 [ bytes ])
        (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_4(D)->buflen+0 S4 A32])) md5.c:106 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 113)
        (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_4(D)->total+0 S4 A32])) md5.c:110 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:SI 90 [ D.5077 ])
                (plus:SI (reg/v:SI 88 [ bytes ])
                    (reg:SI 113)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:110 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 88 [ bytes ])
            (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                    (const_int 16 [0x10])) [1 ctx_4(D)->total+0 S4 A32]))
        (nil)))
(insn 10 9 11 2 (set (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_4(D)->total+0 S4 A32])
        (reg:SI 90 [ D.5077 ])) md5.c:110 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 88 [ bytes ])
            (reg:SI 90 [ D.5077 ]))) md5.c:111 -1
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) md5.c:111 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 15)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (parallel [
            (set (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                        (const_int 20 [0x14])) [1 ctx_4(D)->total+4 S4 A32])
                (plus:SI (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                            (const_int 20 [0x14])) [1 ctx_4(D)->total+4 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:112 -1
     (nil))
(code_label 15 14 16 5 10 "" [1 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 88 [ bytes ])
            (const_int 55 [0x37]))) md5.c:114 -1
     (nil))
(jump_insn 18 17 19 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) md5.c:114 -1
     (int_list:REG_BR_PROB 6100 (nil))
 -> 25)
(note 19 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 6 (set (reg:SI 115)
        (const_int 120 [0x78])) md5.c:114 -1
     (nil))
(insn 21 20 22 6 (parallel [
            (set (reg:SI 114 [ D.5077 ])
                (minus:SI (reg:SI 115)
                    (reg/v:SI 88 [ bytes ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:114 -1
     (nil))
(insn 22 21 23 6 (set (reg/v:DI 87 [ pad ])
        (zero_extend:DI (reg:SI 114 [ D.5077 ]))) md5.c:114 -1
     (nil))
(jump_insn 23 22 24 6 (set (pc)
        (label_ref 30)) -1
     (nil)
 -> 30)
(barrier 24 23 25)
(code_label 25 24 26 7 11 "" [1 uses])
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 7 (set (reg:SI 117)
        (const_int 56 [0x38])) md5.c:114 -1
     (nil))
(insn 28 27 29 7 (parallel [
            (set (reg:SI 116 [ D.5077 ])
                (minus:SI (reg:SI 117)
                    (reg/v:SI 88 [ bytes ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:114 -1
     (nil))
(insn 29 28 30 7 (set (reg/v:DI 87 [ pad ])
        (zero_extend:DI (reg:SI 116 [ D.5077 ]))) md5.c:114 -1
     (nil))
(code_label 30 29 31 8 12 "" [1 uses])
(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 8 (set (reg:DI 118)
        (zero_extend:DI (reg/v:SI 88 [ bytes ]))) md5.c:115 -1
     (nil))
(insn 33 32 34 8 (parallel [
            (set (reg:DI 119)
                (plus:DI (reg:DI 118)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:115 -1
     (nil))
(insn 34 33 35 8 (parallel [
            (set (reg:DI 120)
                (plus:DI (reg/v/f:DI 111 [ ctx ])
                    (reg:DI 119)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:115 -1
     (nil))
(insn 35 34 36 8 (parallel [
            (set (reg:DI 121)
                (plus:DI (reg:DI 120)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:115 -1
     (nil))
(insn 36 35 37 8 (set (reg/f:DI 122)
        (symbol_ref:DI ("fillbuf") [flags 0x2]  <var_decl 0x2b9e75f70b40 fillbuf>)) md5.c:115 -1
     (nil))
(insn 37 36 38 8 (set (reg:DI 123)
        (reg:DI 121)) md5.c:115 -1
     (nil))
(insn 38 37 39 8 (set (reg:DI 124)
        (reg/f:DI 122)) md5.c:115 -1
     (nil))
(insn 39 38 40 8 (set (reg:DI 125)
        (reg/v:DI 87 [ pad ])) md5.c:115 -1
     (nil))
(insn 40 39 41 8 (set (reg:DI 1 dx)
        (reg:DI 125)) md5.c:115 -1
     (nil))
(insn 41 40 42 8 (set (reg:DI 4 si)
        (reg:DI 124)) md5.c:115 -1
     (nil))
(insn 42 41 43 8 (set (reg:DI 5 di)
        (reg:DI 123)) md5.c:115 -1
     (nil))
(call_insn 43 42 44 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) md5.c:115 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 44 43 45 8 (set (reg:DI 126)
        (reg:DI 0 ax)) md5.c:115 -1
     (nil))
(insn 45 44 46 8 (set (reg:DI 127)
        (reg:DI 126)) md5.c:115 -1
     (nil))
(insn 46 45 47 8 (set (reg:DI 128 [ D.5079 ])
        (zero_extend:DI (reg/v:SI 88 [ bytes ]))) md5.c:118 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg:DI 97 [ D.5079 ])
                (plus:DI (reg:DI 128 [ D.5079 ])
                    (reg/v:DI 87 [ pad ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:118 -1
     (nil))
(insn 48 47 49 8 (set (reg:SI 99 [ D.5077 ])
        (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                (const_int 16 [0x10])) [1 ctx_4(D)->total+0 S4 A32])) md5.c:118 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:DI 129 [ D.5079 ])
                (lshiftrt:DI (reg:DI 97 [ D.5079 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:118 -1
     (nil))
(insn 50 49 51 8 (parallel [
            (set (reg:DI 130)
                (plus:DI (reg:DI 129 [ D.5079 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:118 -1
     (nil))
(insn 51 50 52 8 (parallel [
            (set (reg:SI 131)
                (ashift:SI (reg:SI 99 [ D.5077 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:118 -1
     (nil))
(insn 52 51 53 8 (set (mem:SI (plus:DI (plus:DI (mult:DI (reg:DI 130)
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 111 [ ctx ]))
                (const_int 12 [0xc])) [0 ctx_4(D)->D.4621.buffer32 S4 A32])
        (reg:SI 131)) md5.c:118 -1
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg:DI 132 [ D.5079 ])
                (plus:DI (reg:DI 97 [ D.5079 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:DI 133 [ D.5079 ])
                (lshiftrt:DI (reg:DI 132 [ D.5079 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (nil))
(insn 55 54 56 8 (parallel [
            (set (reg:DI 134)
                (plus:DI (reg:DI 133 [ D.5079 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (nil))
(insn 56 55 57 8 (set (reg:SI 136)
        (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                (const_int 20 [0x14])) [1 ctx_4(D)->total+4 S4 A32])) md5.c:119 -1
     (nil))
(insn 57 56 58 8 (parallel [
            (set (reg:SI 135 [ D.5077 ])
                (ashift:SI (reg:SI 136)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (expr_list:REG_EQUAL (ashift:SI (mem:SI (plus:DI (reg/v/f:DI 111 [ ctx ])
                    (const_int 20 [0x14])) [1 ctx_4(D)->total+4 S4 A32])
            (const_int 3 [0x3]))
        (nil)))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 137 [ D.5077 ])
                (lshiftrt:SI (reg:SI 99 [ D.5077 ])
                    (const_int 29 [0x1d])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (nil))
(insn 59 58 60 8 (parallel [
            (set (reg:SI 138)
                (ior:SI (reg:SI 135 [ D.5077 ])
                    (reg:SI 137 [ D.5077 ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:119 -1
     (nil))
(insn 60 59 61 8 (set (mem:SI (plus:DI (plus:DI (mult:DI (reg:DI 134)
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 111 [ ctx ]))
                (const_int 12 [0xc])) [0 ctx_4(D)->D.4621.buffer32 S4 A32])
        (reg:SI 138)) md5.c:119 -1
     (nil))
(insn 61 60 62 8 (parallel [
            (set (reg:DI 139 [ D.5079 ])
                (plus:DI (reg:DI 97 [ D.5079 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:123 -1
     (nil))
(insn 62 61 63 8 (parallel [
            (set (reg:DI 140 [ D.5080 ])
                (plus:DI (reg/v/f:DI 111 [ ctx ])
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:123 -1
     (nil))
(insn 63 62 64 8 (set (reg:DI 1 dx)
        (reg/v/f:DI 111 [ ctx ])) md5.c:123 -1
     (nil))
(insn 64 63 65 8 (set (reg:DI 4 si)
        (reg:DI 139 [ D.5079 ])) md5.c:123 -1
     (nil))
(insn 65 64 66 8 (set (reg:DI 5 di)
        (reg:DI 140 [ D.5080 ])) md5.c:123 -1
     (nil))
(call_insn 66 65 67 8 (call (mem:QI (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>) [0 __md5_process_block S1 A8])
        (const_int 0 [0])) md5.c:123 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 67 66 68 8 (set (reg:DI 4 si)
        (reg/v/f:DI 112 [ resbuf ])) md5.c:125 -1
     (nil))
(insn 68 67 69 8 (set (reg:DI 5 di)
        (reg/v/f:DI 111 [ ctx ])) md5.c:125 -1
     (nil))
(call_insn/j 69 68 70 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__md5_read_ctx") [flags 0x1]  <function_decl 0x2b9e7601c5e8 __md5_read_ctx>) [0 __md5_read_ctx S1 A8])
            (const_int 0 [0]))) md5.c:125 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_read_ctx") [flags 0x1]  <function_decl 0x2b9e7601c5e8 __md5_read_ctx>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(barrier 70 69 0)

;; Function __md5_process_bytes (__md5_process_bytes, funcdef_no=44, decl_uid=4631, cgraph_uid=44, symbol_order=45)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12
Predictions for insn 55 bb 4
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 73 bb 17
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 152 bb 9
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 170 bb 29
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 69 from 17 to 18.
Edge 8->17 redirected to 18
Edge 9->11 redirected to 18
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Redirecting jump 88 from 17 to 18.
Edge 12->17 redirected to 18
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.
Edge 21->37 redirected to 38
Edge 26->28 redirected to 34
Merging block 28 into block 27...
Merged blocks 27 and 28.
Merged 27 and 28 without moving.
Merging block 33 into block 32...
Merged blocks 32 and 33.
Merged 32 and 33 without moving.
Merging block 37 into block 36...
Merged blocks 36 and 37.
Merged 36 and 37 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 112 [ buffer ])
        (reg:DI 5 di [ buffer ])) md5.c:204 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 113 [ len ])
        (reg:DI 4 si [ len ])) md5.c:204 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 114 [ ctx ])
        (reg:DI 1 dx [ ctx ])) md5.c:204 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 88 [ D.5088 ])
        (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])) md5.c:207 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.5088 ])
            (const_int 0 [0]))) md5.c:207 -1
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) md5.c:207 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 127)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 4 (set (reg/v:DI 89 [ left_over ])
        (zero_extend:DI (reg:SI 88 [ D.5088 ]))) md5.c:209 -1
     (nil))
(insn 13 12 14 4 (set (reg:DI 116)
        (const_int 128 [0x80])) md5.c:210 -1
     (nil))
(insn 14 13 15 4 (parallel [
            (set (reg:DI 115 [ D.5089 ])
                (minus:DI (reg:DI 116)
                    (reg/v:DI 89 [ left_over ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:210 -1
     (nil))
(insn 15 14 16 4 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 115 [ D.5089 ])
            (reg/v:DI 113 [ len ]))) md5.c:210 -1
     (nil))
(insn 16 15 17 4 (set (reg/v:DI 91 [ add ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 115 [ D.5089 ])
            (reg/v:DI 113 [ len ]))) md5.c:210 -1
     (nil))
(insn 17 16 18 4 (parallel [
            (set (reg:DI 117)
                (plus:DI (reg/v:DI 89 [ left_over ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:212 -1
     (nil))
(insn 18 17 19 4 (parallel [
            (set (reg:DI 118)
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (reg:DI 117)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:212 -1
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:DI 119)
                (plus:DI (reg:DI 118)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:212 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 120)
        (reg:DI 119)) md5.c:212 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 121)
        (reg/v/f:DI 112 [ buffer ])) md5.c:212 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 122)
        (reg/v:DI 91 [ add ])) md5.c:212 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 1 dx)
        (reg:DI 122)) md5.c:212 -1
     (nil))
(insn 24 23 25 4 (set (reg:DI 4 si)
        (reg:DI 121)) md5.c:212 -1
     (nil))
(insn 25 24 26 4 (set (reg:DI 5 di)
        (reg:DI 120)) md5.c:212 -1
     (nil))
(call_insn 26 25 27 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) md5.c:212 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 27 26 28 4 (set (reg:DI 123)
        (reg:DI 0 ax)) md5.c:212 -1
     (nil))
(insn 28 27 29 4 (set (reg:DI 124)
        (reg:DI 123)) md5.c:212 -1
     (nil))
(insn 29 28 30 4 (set (reg:SI 125)
        (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])) md5.c:213 -1
     (nil))
(insn 30 29 31 4 (parallel [
            (set (reg:SI 95 [ D.5088 ])
                (plus:SI (subreg:SI (reg/v:DI 91 [ add ]) 0)
                    (reg:SI 125)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:213 -1
     (expr_list:REG_EQUAL (plus:SI (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])
            (subreg:SI (reg/v:DI 91 [ add ]) 0))
        (nil)))
(insn 31 30 32 4 (set (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])
        (reg:SI 95 [ D.5088 ])) md5.c:213 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 95 [ D.5088 ])
            (const_int 64 [0x40]))) md5.c:215 -1
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) md5.c:215 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 123)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (parallel [
            (set (reg/f:DI 97 [ D.5091 ])
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:217 -1
     (nil))
(insn 36 35 37 5 (parallel [
            (set (reg:SI 126 [ D.5088 ])
                (and:SI (reg:SI 95 [ D.5088 ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:217 -1
     (nil))
(insn 37 36 38 5 (set (reg:DI 127 [ D.5089 ])
        (zero_extend:DI (reg:SI 126 [ D.5088 ]))) md5.c:217 -1
     (nil))
(insn 38 37 39 5 (set (reg:DI 1 dx)
        (reg/v/f:DI 114 [ ctx ])) md5.c:217 -1
     (nil))
(insn 39 38 40 5 (set (reg:DI 4 si)
        (reg:DI 127 [ D.5089 ])) md5.c:217 -1
     (nil))
(insn 40 39 41 5 (set (reg:DI 5 di)
        (reg/f:DI 97 [ D.5091 ])) md5.c:217 -1
     (nil))
(call_insn 41 40 42 5 (call (mem:QI (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>) [0 __md5_process_block S1 A8])
        (const_int 0 [0])) md5.c:217 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 42 41 43 5 (set (reg:SI 128)
        (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])) md5.c:219 -1
     (nil))
(insn 43 42 44 5 (parallel [
            (set (reg:SI 99 [ D.5088 ])
                (and:SI (reg:SI 128)
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:219 -1
     (expr_list:REG_EQUAL (and:SI (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])
            (const_int 63 [0x3f]))
        (nil)))
(insn 44 43 45 5 (set (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])
        (reg:SI 99 [ D.5088 ])) md5.c:219 -1
     (nil))
(insn 45 44 46 5 (set (reg:DI 129 [ D.5089 ])
        (zero_extend:DI (reg:SI 99 [ D.5088 ]))) md5.c:221 -1
     (nil))
(insn 46 45 47 5 (parallel [
            (set (reg:DI 130 [ D.5089 ])
                (plus:DI (reg/v:DI 89 [ left_over ])
                    (reg/v:DI 91 [ add ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 47 46 48 5 (parallel [
            (set (reg:DI 131 [ D.5089 ])
                (and:DI (reg:DI 130 [ D.5089 ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 48 47 49 5 (parallel [
            (set (reg:DI 132)
                (plus:DI (reg:DI 131 [ D.5089 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 49 48 50 5 (parallel [
            (set (reg:DI 133)
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (reg:DI 132)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 50 49 51 5 (parallel [
            (set (reg:DI 134)
                (plus:DI (reg:DI 133)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 135)
        (subreg:SI (reg:DI 129 [ D.5089 ]) 0)) md5.c:221 -1
     (nil))
(insn 52 51 53 5 (set (reg/f:DI 136)
        (reg/f:DI 97 [ D.5091 ])) md5.c:221 -1
     (nil))
(insn 53 52 54 5 (set (reg/f:DI 137)
        (reg:DI 134)) md5.c:221 -1
     (nil))
(insn 54 53 55 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 135)
            (const_int 8 [0x8]))) md5.c:221 -1
     (nil))
(jump_insn 55 54 247 5 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) md5.c:221 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 90)
(note 247 55 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 247 57 6 (parallel [
            (set (reg:SI 138)
                (and:SI (reg:SI 135)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 57 56 58 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 138)
            (const_int 0 [0]))) md5.c:221 -1
     (nil))
(jump_insn 58 57 248 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) md5.c:221 -1
     (int_list:REG_BR_PROB 9000 (nil))
 -> 71)
(note 248 58 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 59 248 60 7 (set (reg:SI 139)
        (mem:SI (reg/f:DI 137) [0  S4 A8])) md5.c:221 -1
     (nil))
(insn 60 59 61 7 (set (mem:SI (reg/f:DI 136) [0  S4 A8])
        (reg:SI 139)) md5.c:221 -1
     (nil))
(insn 61 60 62 7 (set (reg:DI 140)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 62 61 63 7 (parallel [
            (set (reg:DI 141)
                (plus:DI (reg/f:DI 136)
                    (reg:DI 140)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 63 62 64 7 (parallel [
            (set (reg/f:DI 142)
                (plus:DI (reg:DI 141)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 64 63 65 7 (set (reg:DI 143)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 65 64 66 7 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg/f:DI 137)
                    (reg:DI 143)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 66 65 67 7 (parallel [
            (set (reg/f:DI 145)
                (plus:DI (reg:DI 144)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 67 66 68 7 (set (reg:SI 146)
        (mem:SI (plus:DI (reg/f:DI 145)
                (const_int -8 [0xfffffffffffffff8])) [0  S4 A8])) md5.c:221 -1
     (nil))
(insn 68 67 69 7 (set (mem:SI (plus:DI (reg/f:DI 142)
                (const_int -8 [0xfffffffffffffff8])) [0  S4 A8])
        (reg:SI 146)) md5.c:221 -1
     (nil))
(jump_insn 69 68 70 7 (set (pc)
        (label_ref:DI 123)) md5.c:221 654 {jump}
     (nil)
 -> 123)
(barrier 70 69 71)
(code_label 71 70 249 8 20 "" [1 uses])
(note 249 71 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 72 249 73 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 135)
            (const_int 0 [0]))) md5.c:221 -1
     (nil))
(jump_insn 73 72 250 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) md5.c:221 612 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 123)
(note 250 73 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 74 250 75 9 (set (reg:QI 147)
        (mem:QI (reg/f:DI 137) [0  S1 A8])) md5.c:221 -1
     (nil))
(insn 75 74 76 9 (set (mem:QI (reg/f:DI 136) [0  S1 A8])
        (reg:QI 147)) md5.c:221 -1
     (nil))
(insn 76 75 77 9 (parallel [
            (set (reg:SI 148)
                (and:SI (reg:SI 135)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 77 76 78 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 148)
            (const_int 0 [0]))) md5.c:221 -1
     (nil))
(jump_insn 78 77 251 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) md5.c:221 612 {*jcc_1}
     (int_list:REG_BR_PROB 9000 (nil))
 -> 123)
(note 251 78 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 79 251 80 10 (set (reg:DI 150)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 80 79 81 10 (set (reg:DI 149)
        (reg:DI 150)) md5.c:221 -1
     (nil))
(insn 81 80 82 10 (parallel [
            (set (reg/f:DI 151)
                (plus:DI (reg/f:DI 136)
                    (reg:DI 149)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 82 81 83 10 (set (reg:DI 153)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 83 82 84 10 (set (reg:DI 152)
        (reg:DI 153)) md5.c:221 -1
     (nil))
(insn 84 83 85 10 (parallel [
            (set (reg/f:DI 154)
                (plus:DI (reg/f:DI 137)
                    (reg:DI 152)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 85 84 86 10 (set (reg:HI 155)
        (mem:HI (plus:DI (reg/f:DI 154)
                (const_int -2 [0xfffffffffffffffe])) [0  S2 A8])) md5.c:221 -1
     (nil))
(insn 86 85 88 10 (set (mem:HI (plus:DI (reg/f:DI 151)
                (const_int -2 [0xfffffffffffffffe])) [0  S2 A8])
        (reg:HI 155)) md5.c:221 -1
     (nil))
(jump_insn 88 86 89 10 (set (pc)
        (label_ref:DI 123)) md5.c:221 654 {jump}
     (nil)
 -> 123)
(barrier 89 88 90)
(code_label 90 89 253 12 18 "" [1 uses])
(note 253 90 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 91 253 92 12 (set (reg:DI 156)
        (mem:DI (reg/f:DI 137) [0  S8 A8])) md5.c:221 -1
     (nil))
(insn 92 91 93 12 (set (mem:DI (reg/f:DI 136) [0  S8 A8])
        (reg:DI 156)) md5.c:221 -1
     (nil))
(insn 93 92 94 12 (set (reg:DI 157)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 94 93 95 12 (parallel [
            (set (reg:DI 158)
                (plus:DI (reg/f:DI 136)
                    (reg:DI 157)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 95 94 96 12 (parallel [
            (set (reg/f:DI 159)
                (plus:DI (reg:DI 158)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 96 95 97 12 (set (reg:DI 160)
        (zero_extend:DI (reg:SI 135))) md5.c:221 -1
     (nil))
(insn 97 96 98 12 (parallel [
            (set (reg:DI 161)
                (plus:DI (reg/f:DI 137)
                    (reg:DI 160)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 98 97 99 12 (parallel [
            (set (reg/f:DI 162)
                (plus:DI (reg:DI 161)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 99 98 100 12 (set (reg:DI 163)
        (mem:DI (plus:DI (reg/f:DI 162)
                (const_int -16 [0xfffffffffffffff0])) [0  S8 A8])) md5.c:221 -1
     (nil))
(insn 100 99 101 12 (set (mem:DI (plus:DI (reg/f:DI 159)
                (const_int -16 [0xfffffffffffffff0])) [0  S8 A8])
        (reg:DI 163)) md5.c:221 -1
     (nil))
(insn 101 100 102 12 (parallel [
            (set (reg/f:DI 164)
                (plus:DI (reg/f:DI 136)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 102 101 103 12 (parallel [
            (set (reg/f:DI 164)
                (and:DI (reg/f:DI 164)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 103 102 104 12 (parallel [
            (set (reg/f:DI 136)
                (minus:DI (reg/f:DI 136)
                    (reg/f:DI 164)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 104 103 105 12 (parallel [
            (set (reg/f:DI 137)
                (minus:DI (reg/f:DI 137)
                    (reg/f:DI 136)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 105 104 106 12 (parallel [
            (set (reg:SI 135)
                (plus:SI (reg:SI 135)
                    (subreg:SI (reg/f:DI 136) 0)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 106 105 107 12 (parallel [
            (set (reg:SI 135)
                (and:SI (reg:SI 135)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 107 106 108 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 135)
            (const_int 8 [0x8]))) md5.c:221 -1
     (nil))
(jump_insn 108 107 254 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) md5.c:221 612 {*jcc_1}
     (int_list:REG_BR_PROB 2000 (nil))
 -> 123)
(note 254 108 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 109 254 110 13 (parallel [
            (set (reg:SI 166)
                (and:SI (reg:SI 135)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 110 109 111 13 (set (reg:SI 165)
        (const_int 0 [0])) md5.c:221 -1
     (nil))
(code_label 111 110 255 14 22 "" [1 uses])
(note 255 111 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 255 113 14 (set (reg:DI 167)
        (zero_extend:DI (reg:SI 165))) md5.c:221 -1
     (nil))
(insn 113 112 114 14 (set (reg:DI 168)
        (mem:DI (plus:DI (reg/f:DI 137)
                (reg:DI 167)) [0  S8 A8])) md5.c:221 -1
     (nil))
(insn 114 113 115 14 (set (mem:DI (plus:DI (reg/f:DI 164)
                (reg:DI 167)) [0  S8 A64])
        (reg:DI 168)) md5.c:221 -1
     (nil))
(insn 115 114 116 14 (parallel [
            (set (reg:SI 165)
                (plus:SI (reg:SI 165)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 116 115 117 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) md5.c:221 -1
     (nil))
(jump_insn 117 116 256 14 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) md5.c:221 -1
     (int_list:REG_BR_PROB 8000 (nil))
 -> 111)
(note 256 117 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 118 256 119 15 (set (reg:DI 169)
        (zero_extend:DI (reg:SI 165))) md5.c:221 -1
     (nil))
(insn 119 118 120 15 (parallel [
            (set (reg/f:DI 164)
                (plus:DI (reg/f:DI 164)
                    (reg:DI 169)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(insn 120 119 123 15 (parallel [
            (set (reg/f:DI 137)
                (plus:DI (reg/f:DI 137)
                    (reg:DI 169)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:221 -1
     (nil))
(code_label 123 120 124 18 17 "" [6 uses])
(note 124 123 125 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 18 (parallel [
            (set (reg/v/f:DI 112 [ buffer ])
                (plus:DI (reg/v/f:DI 112 [ buffer ])
                    (reg/v:DI 91 [ add ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:225 -1
     (nil))
(insn 126 125 127 18 (parallel [
            (set (reg/v:DI 113 [ len ])
                (minus:DI (reg/v:DI 113 [ len ])
                    (reg/v:DI 91 [ add ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:226 -1
     (nil))
(code_label 127 126 128 19 16 "" [1 uses])
(note 128 127 129 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 19 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 113 [ len ])
            (const_int 63 [0x3f]))) md5.c:230 -1
     (nil))
(jump_insn 130 129 131 19 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) md5.c:230 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 139)
(note 131 130 132 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 20 (parallel [
            (set (reg:DI 104 [ D.5089 ])
                (and:DI (reg/v:DI 113 [ len ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:250 -1
     (nil))
(insn 133 132 134 20 (set (reg:DI 1 dx)
        (reg/v/f:DI 114 [ ctx ])) md5.c:250 -1
     (nil))
(insn 134 133 135 20 (set (reg:DI 4 si)
        (reg:DI 104 [ D.5089 ])) md5.c:250 -1
     (nil))
(insn 135 134 136 20 (set (reg:DI 5 di)
        (reg/v/f:DI 112 [ buffer ])) md5.c:250 -1
     (nil))
(call_insn 136 135 137 20 (call (mem:QI (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>) [0 __md5_process_block S1 A8])
        (const_int 0 [0])) md5.c:250 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 137 136 138 20 (parallel [
            (set (reg/v/f:DI 112 [ buffer ])
                (plus:DI (reg/v/f:DI 112 [ buffer ])
                    (reg:DI 104 [ D.5089 ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:251 -1
     (nil))
(insn 138 137 139 20 (parallel [
            (set (reg/v:DI 113 [ len ])
                (and:DI (reg/v:DI 113 [ len ])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:252 -1
     (nil))
(code_label 139 138 140 21 24 "" [1 uses])
(note 140 139 141 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 113 [ len ])
            (const_int 0 [0]))) md5.c:257 -1
     (nil))
(jump_insn 142 141 143 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 245)
            (pc))) md5.c:257 612 {*jcc_1}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 245)
(note 143 142 144 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 22 (set (reg/v:DI 106 [ left_over ])
        (zero_extend:DI (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32]))) md5.c:259 -1
     (nil))
(insn 145 144 146 22 (parallel [
            (set (reg:DI 170)
                (plus:DI (reg/v:DI 106 [ left_over ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 146 145 147 22 (parallel [
            (set (reg:DI 171)
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (reg:DI 170)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 147 146 148 22 (parallel [
            (set (reg:DI 172)
                (plus:DI (reg:DI 171)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 148 147 149 22 (set (reg:SI 173)
        (subreg:SI (reg/v:DI 113 [ len ]) 0)) md5.c:261 -1
     (nil))
(insn 149 148 150 22 (set (reg/f:DI 174)
        (reg:DI 172)) md5.c:261 -1
     (nil))
(insn 150 149 151 22 (set (reg/f:DI 175)
        (reg/v/f:DI 112 [ buffer ])) md5.c:261 -1
     (nil))
(insn 151 150 152 22 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 173)
            (const_int 8 [0x8]))) md5.c:261 -1
     (nil))
(jump_insn 152 151 259 22 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) md5.c:261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 187)
(note 259 152 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 153 259 154 23 (parallel [
            (set (reg:SI 176)
                (and:SI (reg:SI 173)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 154 153 155 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 176)
            (const_int 0 [0]))) md5.c:261 -1
     (nil))
(jump_insn 155 154 260 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) md5.c:261 -1
     (int_list:REG_BR_PROB 9000 (nil))
 -> 168)
(note 260 155 156 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 156 260 157 24 (set (reg:SI 177)
        (mem:SI (reg/f:DI 175) [0  S4 A8])) md5.c:261 -1
     (nil))
(insn 157 156 158 24 (set (mem:SI (reg/f:DI 174) [0  S4 A8])
        (reg:SI 177)) md5.c:261 -1
     (nil))
(insn 158 157 159 24 (set (reg:DI 178)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 159 158 160 24 (parallel [
            (set (reg:DI 179)
                (plus:DI (reg/f:DI 174)
                    (reg:DI 178)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 160 159 161 24 (parallel [
            (set (reg/f:DI 180)
                (plus:DI (reg:DI 179)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 161 160 162 24 (set (reg:DI 181)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 162 161 163 24 (parallel [
            (set (reg:DI 182)
                (plus:DI (reg/f:DI 175)
                    (reg:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 163 162 164 24 (parallel [
            (set (reg/f:DI 183)
                (plus:DI (reg:DI 182)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 164 163 165 24 (set (reg:SI 184)
        (mem:SI (plus:DI (reg/f:DI 183)
                (const_int -8 [0xfffffffffffffff8])) [0  S4 A8])) md5.c:261 -1
     (nil))
(insn 165 164 166 24 (set (mem:SI (plus:DI (reg/f:DI 180)
                (const_int -8 [0xfffffffffffffff8])) [0  S4 A8])
        (reg:SI 184)) md5.c:261 -1
     (nil))
(jump_insn 166 165 167 24 (set (pc)
        (label_ref 219)) md5.c:261 -1
     (nil)
 -> 219)
(barrier 167 166 168)
(code_label 168 167 261 25 28 "" [1 uses])
(note 261 168 169 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 169 261 170 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 173)
            (const_int 0 [0]))) md5.c:261 -1
     (nil))
(jump_insn 170 169 262 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) md5.c:261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 219)
(note 262 170 171 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 171 262 172 26 (set (reg:QI 185)
        (mem:QI (reg/f:DI 175) [0  S1 A8])) md5.c:261 -1
     (nil))
(insn 172 171 173 26 (set (mem:QI (reg/f:DI 174) [0  S1 A8])
        (reg:QI 185)) md5.c:261 -1
     (nil))
(insn 173 172 174 26 (parallel [
            (set (reg:SI 186)
                (and:SI (reg:SI 173)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 174 173 175 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 186)
            (const_int 0 [0]))) md5.c:261 -1
     (nil))
(jump_insn 175 174 263 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 219)
            (pc))) md5.c:261 612 {*jcc_1}
     (int_list:REG_BR_PROB 9000 (nil))
 -> 219)
(note 263 175 176 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 176 263 177 27 (set (reg:DI 188)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 177 176 178 27 (set (reg:DI 187)
        (reg:DI 188)) md5.c:261 -1
     (nil))
(insn 178 177 179 27 (parallel [
            (set (reg/f:DI 189)
                (plus:DI (reg/f:DI 174)
                    (reg:DI 187)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 179 178 180 27 (set (reg:DI 191)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 180 179 181 27 (set (reg:DI 190)
        (reg:DI 191)) md5.c:261 -1
     (nil))
(insn 181 180 182 27 (parallel [
            (set (reg/f:DI 192)
                (plus:DI (reg/f:DI 175)
                    (reg:DI 190)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 182 181 183 27 (set (reg:HI 193)
        (mem:HI (plus:DI (reg/f:DI 192)
                (const_int -2 [0xfffffffffffffffe])) [0  S2 A8])) md5.c:261 -1
     (nil))
(insn 183 182 185 27 (set (mem:HI (plus:DI (reg/f:DI 189)
                (const_int -2 [0xfffffffffffffffe])) [0  S2 A8])
        (reg:HI 193)) md5.c:261 -1
     (nil))
(jump_insn 185 183 186 27 (set (pc)
        (label_ref 219)) md5.c:261 -1
     (nil)
 -> 219)
(barrier 186 185 187)
(code_label 187 186 265 29 26 "" [1 uses])
(note 265 187 188 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 188 265 189 29 (set (reg:DI 194)
        (mem:DI (reg/f:DI 175) [0  S8 A8])) md5.c:261 -1
     (nil))
(insn 189 188 190 29 (set (mem:DI (reg/f:DI 174) [0  S8 A8])
        (reg:DI 194)) md5.c:261 -1
     (nil))
(insn 190 189 191 29 (set (reg:DI 195)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 191 190 192 29 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/f:DI 174)
                    (reg:DI 195)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 192 191 193 29 (parallel [
            (set (reg/f:DI 197)
                (plus:DI (reg:DI 196)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 193 192 194 29 (set (reg:DI 198)
        (zero_extend:DI (reg:SI 173))) md5.c:261 -1
     (nil))
(insn 194 193 195 29 (parallel [
            (set (reg:DI 199)
                (plus:DI (reg/f:DI 175)
                    (reg:DI 198)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 195 194 196 29 (parallel [
            (set (reg/f:DI 200)
                (plus:DI (reg:DI 199)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 196 195 197 29 (set (reg:DI 201)
        (mem:DI (plus:DI (reg/f:DI 200)
                (const_int -16 [0xfffffffffffffff0])) [0  S8 A8])) md5.c:261 -1
     (nil))
(insn 197 196 198 29 (set (mem:DI (plus:DI (reg/f:DI 197)
                (const_int -16 [0xfffffffffffffff0])) [0  S8 A8])
        (reg:DI 201)) md5.c:261 -1
     (nil))
(insn 198 197 199 29 (parallel [
            (set (reg/f:DI 202)
                (plus:DI (reg/f:DI 174)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 199 198 200 29 (parallel [
            (set (reg/f:DI 202)
                (and:DI (reg/f:DI 202)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 200 199 201 29 (parallel [
            (set (reg/f:DI 174)
                (minus:DI (reg/f:DI 174)
                    (reg/f:DI 202)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 201 200 202 29 (parallel [
            (set (reg/f:DI 175)
                (minus:DI (reg/f:DI 175)
                    (reg/f:DI 174)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 202 201 203 29 (parallel [
            (set (reg:SI 173)
                (plus:SI (reg:SI 173)
                    (subreg:SI (reg/f:DI 174) 0)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 203 202 204 29 (parallel [
            (set (reg:SI 173)
                (and:SI (reg:SI 173)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 204 203 205 29 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 173)
            (const_int 8 [0x8]))) md5.c:261 -1
     (nil))
(jump_insn 205 204 266 29 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) md5.c:261 -1
     (int_list:REG_BR_PROB 2000 (nil))
 -> 219)
(note 266 205 206 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 206 266 207 30 (parallel [
            (set (reg:SI 204)
                (and:SI (reg:SI 173)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 207 206 208 30 (set (reg:SI 203)
        (const_int 0 [0])) md5.c:261 -1
     (nil))
(code_label 208 207 267 31 30 "" [1 uses])
(note 267 208 209 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 209 267 210 31 (set (reg:DI 205)
        (zero_extend:DI (reg:SI 203))) md5.c:261 -1
     (nil))
(insn 210 209 211 31 (set (reg:DI 206)
        (mem:DI (plus:DI (reg/f:DI 175)
                (reg:DI 205)) [0  S8 A8])) md5.c:261 -1
     (nil))
(insn 211 210 212 31 (set (mem:DI (plus:DI (reg/f:DI 202)
                (reg:DI 205)) [0  S8 A64])
        (reg:DI 206)) md5.c:261 -1
     (nil))
(insn 212 211 213 31 (parallel [
            (set (reg:SI 203)
                (plus:SI (reg:SI 203)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 213 212 214 31 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203)
            (reg:SI 204))) md5.c:261 -1
     (nil))
(jump_insn 214 213 268 31 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) md5.c:261 -1
     (int_list:REG_BR_PROB 8000 (nil))
 -> 208)
(note 268 214 215 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 215 268 216 32 (set (reg:DI 207)
        (zero_extend:DI (reg:SI 203))) md5.c:261 -1
     (nil))
(insn 216 215 217 32 (parallel [
            (set (reg/f:DI 202)
                (plus:DI (reg/f:DI 202)
                    (reg:DI 207)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(insn 217 216 219 32 (parallel [
            (set (reg/f:DI 175)
                (plus:DI (reg/f:DI 175)
                    (reg:DI 207)))
            (clobber (reg:CC 17 flags))
        ]) md5.c:261 -1
     (nil))
(code_label 219 217 270 34 27 "" [5 uses])
(note 270 219 220 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 220 270 221 34 (parallel [
            (set (reg/v:DI 87 [ left_over ])
                (plus:DI (reg/v:DI 113 [ len ])
                    (reg/v:DI 106 [ left_over ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:262 -1
     (nil))
(insn 221 220 222 34 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 87 [ left_over ])
            (const_int 63 [0x3f]))) md5.c:263 -1
     (nil))
(jump_insn 222 221 223 34 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) md5.c:263 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 240)
(note 223 222 224 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 224 223 225 35 (parallel [
            (set (reg/f:DI 108 [ D.5091 ])
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:265 -1
     (nil))
(insn 225 224 226 35 (set (reg:DI 1 dx)
        (reg/v/f:DI 114 [ ctx ])) md5.c:265 -1
     (nil))
(insn 226 225 227 35 (set (reg:DI 4 si)
        (const_int 64 [0x40])) md5.c:265 -1
     (nil))
(insn 227 226 228 35 (set (reg:DI 5 di)
        (reg/f:DI 108 [ D.5091 ])) md5.c:265 -1
     (nil))
(call_insn 228 227 229 35 (call (mem:QI (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>) [0 __md5_process_block S1 A8])
        (const_int 0 [0])) md5.c:265 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 229 228 230 35 (parallel [
            (set (reg/v:DI 87 [ left_over ])
                (plus:DI (reg/v:DI 87 [ left_over ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:266 -1
     (nil))
(insn 230 229 231 35 (parallel [
            (set (reg:DI 208)
                (plus:DI (reg/v/f:DI 114 [ ctx ])
                    (const_int 92 [0x5c])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:267 -1
     (nil))
(insn 231 230 232 35 (set (reg:DI 209)
        (reg/f:DI 108 [ D.5091 ])) md5.c:267 -1
     (nil))
(insn 232 231 233 35 (set (reg:DI 210)
        (reg:DI 208)) md5.c:267 -1
     (nil))
(insn 233 232 234 35 (set (reg:DI 211)
        (reg/v:DI 87 [ left_over ])) md5.c:267 -1
     (nil))
(insn 234 233 235 35 (set (reg:DI 1 dx)
        (reg:DI 211)) md5.c:267 -1
     (nil))
(insn 235 234 236 35 (set (reg:DI 4 si)
        (reg:DI 210)) md5.c:267 -1
     (nil))
(insn 236 235 237 35 (set (reg:DI 5 di)
        (reg:DI 209)) md5.c:267 -1
     (nil))
(call_insn 237 236 238 35 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) md5.c:267 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b9e760b20d8 memcpy>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 238 237 239 35 (set (reg:DI 212)
        (reg:DI 0 ax)) md5.c:267 -1
     (nil))
(insn 239 238 240 35 (set (reg:DI 213)
        (reg:DI 212)) md5.c:267 -1
     (nil))
(code_label 240 239 241 36 32 "" [1 uses])
(note 241 240 242 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 245 36 (set (mem:SI (plus:DI (reg/v/f:DI 114 [ ctx ])
                (const_int 24 [0x18])) [1 ctx_12(D)->buflen+0 S4 A32])
        (subreg:SI (reg/v:DI 87 [ left_over ]) 0)) md5.c:269 -1
     (nil))
(code_label 245 242 246 38 15 "" [1 uses])
(note 246 245 0 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

;; Function __md5_buffer (__md5_buffer, funcdef_no=43, decl_uid=4644, cgraph_uid=43, symbol_order=44)

Partition 0: size 156 align 16
	ctx

;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 22.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 89 [ buffer ])
        (reg:DI 5 di [ buffer ])) md5.c:188 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 90 [ len ])
        (reg:DI 4 si [ len ])) md5.c:188 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 91 [ resblock ])
        (reg:DI 1 dx [ resblock ])) md5.c:188 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (reg:DI 92)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:192 -1
     (nil))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg:DI 92)) md5.c:192 -1
     (nil))
(call_insn 10 9 11 2 (call (mem:QI (symbol_ref:DI ("__md5_init_ctx") [flags 0x1]  <function_decl 0x2b9e7601c288 __md5_init_ctx>) [0 __md5_init_ctx S1 A8])
        (const_int 0 [0])) md5.c:192 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_init_ctx") [flags 0x1]  <function_decl 0x2b9e7601c288 __md5_init_ctx>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 2 (parallel [
            (set (reg:DI 93)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:195 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (reg:DI 93)) md5.c:195 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (reg/v:DI 90 [ len ])) md5.c:195 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 5 di)
        (reg/v/f:DI 89 [ buffer ])) md5.c:195 -1
     (nil))
(call_insn 15 14 16 2 (call (mem:QI (symbol_ref:DI ("__md5_process_bytes") [flags 0x1]  <function_decl 0x2b9e7601c438 __md5_process_bytes>) [0 __md5_process_bytes S1 A8])
        (const_int 0 [0])) md5.c:195 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_bytes") [flags 0x1]  <function_decl 0x2b9e7601c438 __md5_process_bytes>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 16 15 17 2 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:198 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 4 si)
        (reg/v/f:DI 91 [ resblock ])) md5.c:198 -1
     (nil))
(insn 18 17 19 2 (set (reg:DI 5 di)
        (reg:DI 94)) md5.c:198 -1
     (nil))
(call_insn 19 18 20 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__md5_finish_ctx") [flags 0x1]  <function_decl 0x2b9e7601c510 __md5_finish_ctx>) [0 __md5_finish_ctx S1 A8])
            (const_int 0 [0]))) md5.c:198 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_finish_ctx") [flags 0x1]  <function_decl 0x2b9e7601c510 __md5_finish_ctx>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 20 19 21 2 (set (reg/f:DI 87 [ D.5101 ])
        (reg:DI 0 ax)) md5.c:198 -1
     (nil))
(insn 21 20 25 2 (set (reg:DI 88 [ <retval> ])
        (reg/f:DI 87 [ D.5101 ])) md5.c:198 -1
     (nil))
(insn 25 21 26 2 (set (reg/i:DI 0 ax)
        (reg:DI 88 [ <retval> ])) md5.c:199 -1
     (nil))
(insn 26 25 0 2 (use (reg/i:DI 0 ax)) md5.c:199 -1
     (nil))

;; Function __md5_stream (__md5_stream, funcdef_no=42, decl_uid=4640, cgraph_uid=42, symbol_order=43)

Partition 1: size 4168 align 16
	buffer
Partition 0: size 156 align 16
	ctx

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11
Edge 6->9 redirected to 16
Purged non-fallthru edges from bb 18


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 5->7 redirected to 8
Forwarding edge 6->7 to 8 failed.
Deleted label in block 7.
Forwarding edge 9->10 to 16 failed.
Forwarding edge 16->17 to 12 failed.


try_optimize_cfg iteration 2

Forwarding edge 6->7 to 8 failed.
Forwarding edge 9->10 to 16 failed.
Forwarding edge 16->17 to 12 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 96 [ stream ])
        (reg:DI 5 di [ stream ])) md5.c:133 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 97 [ resblock ])
        (reg:DI 4 si [ resblock ])) md5.c:133 -1
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4336 [0xffffffffffffef10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:141 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 5 di)
        (reg:DI 98)) md5.c:141 -1
     (nil))
(call_insn 11 10 72 2 (call (mem:QI (symbol_ref:DI ("__md5_init_ctx") [flags 0x1]  <function_decl 0x2b9e7601c288 __md5_init_ctx>) [0 __md5_init_ctx S1 A8])
        (const_int 0 [0])) md5.c:141 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_init_ctx") [flags 0x1]  <function_decl 0x2b9e7601c288 __md5_init_ctx>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(code_label 72 11 12 4 69 "" [1 uses])
(note 12 72 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 12 25 4 (set (reg/v:DI 87 [ sum ])
        (const_int 0 [0])) md5.c:150 -1
     (nil))
(code_label 25 5 13 5 64 "" [1 uses])
(note 13 25 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (set (reg:DI 100)
        (const_int 4096 [0x1000])) md5.c:155 -1
     (nil))
(insn 15 14 16 5 (parallel [
            (set (reg:DI 99 [ D.5105 ])
                (minus:DI (reg:DI 100)
                    (reg/v:DI 87 [ sum ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:155 -1
     (nil))
(insn 16 15 17 5 (parallel [
            (set (reg:DI 101)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4176 [0xffffffffffffefb0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:155 -1
     (nil))
(insn 17 16 18 5 (parallel [
            (set (reg:DI 102 [ D.5106 ])
                (plus:DI (reg:DI 101)
                    (reg/v:DI 87 [ sum ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:155 -1
     (nil))
(insn 18 17 19 5 (set (reg:DI 2 cx)
        (reg/v/f:DI 96 [ stream ])) md5.c:155 -1
     (nil))
(insn 19 18 20 5 (set (reg:DI 1 dx)
        (reg:DI 99 [ D.5105 ])) md5.c:155 -1
     (nil))
(insn 20 19 21 5 (set (reg:DI 4 si)
        (const_int 1 [0x1])) md5.c:155 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 5 di)
        (reg:DI 102 [ D.5106 ])) md5.c:155 -1
     (nil))
(call_insn 22 21 23 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fread") [flags 0x41]  <function_decl 0x2b9e75ff2360 fread>) [0 fread S1 A8])
            (const_int 0 [0]))) md5.c:155 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("fread") [flags 0x41]  <function_decl 0x2b9e75ff2360 fread>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 23 22 24 5 (set (reg/v:DI 91 [ n ])
        (reg:DI 0 ax)) md5.c:155 -1
     (nil))
(insn 24 23 26 5 (parallel [
            (set (reg/v:DI 87 [ sum ])
                (plus:DI (reg/v:DI 87 [ sum ])
                    (reg/v:DI 91 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:157 -1
     (nil))
(insn 26 24 27 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 87 [ sum ])
            (const_int 4095 [0xfff]))) md5.c:159 -1
     (nil))
(insn 27 26 28 5 (set (reg:QI 104 [ D.5107 ])
        (leu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) md5.c:159 -1
     (nil))
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ D.5107 ])
            (const_int 0 [0]))) md5.c:159 -1
     (nil))
(jump_insn 29 28 92 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 94)
            (pc))) md5.c:159 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 94)
(note 92 29 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 92 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 91 [ n ])
            (const_int 0 [0]))) md5.c:159 -1
     (nil))
(insn 31 30 32 6 (set (reg:QI 106 [ D.5107 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) md5.c:159 -1
     (nil))
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 106 [ D.5107 ])
            (const_int 0 [0]))) md5.c:159 -1
     (nil))
(jump_insn 33 32 93 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) md5.c:159 -1
     (int_list:REG_BR_PROB 9529 (nil))
 -> 25)
(note 93 33 94 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(code_label 94 93 35 8 73 "" [1 uses])
(note 35 94 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 91 [ n ])
            (const_int 0 [0]))) md5.c:160 -1
     (nil))
(jump_insn 37 36 38 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) md5.c:160 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 64)
(note 38 37 39 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 9 (set (reg:DI 5 di)
        (reg/v/f:DI 96 [ stream ])) md5.c:160 -1
     (nil))
(call_insn 40 39 41 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x2b9e75ff26c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) md5.c:160 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x2b9e75ff26c0 ferror>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 9 (set (reg:SI 88 [ D.5104 ])
        (reg:SI 0 ax)) md5.c:160 -1
     (nil))
(insn 42 41 43 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88 [ D.5104 ])
            (const_int 0 [0]))) md5.c:160 -1
     (nil))
(jump_insn 43 42 46 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 91)
            (pc))) md5.c:160 612 {*jcc_1}
     (int_list:REG_BR_PROB 450 (nil))
 -> 91)
(note 46 43 44 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 44 46 45 10 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 45 44 77)
(code_label 77 45 47 11 70 "" [1 uses])
(note 47 77 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 11 (parallel [
            (set (reg:DI 107)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4336 [0xffffffffffffef10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:175 -1
     (nil))
(insn 49 48 50 11 (parallel [
            (set (reg:DI 108)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4176 [0xffffffffffffefb0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:175 -1
     (nil))
(insn 50 49 51 11 (set (reg:DI 1 dx)
        (reg:DI 107)) md5.c:175 -1
     (nil))
(insn 51 50 52 11 (set (reg:DI 4 si)
        (reg/v:DI 87 [ sum ])) md5.c:175 -1
     (nil))
(insn 52 51 53 11 (set (reg:DI 5 di)
        (reg:DI 108)) md5.c:175 -1
     (nil))
(call_insn 53 52 80 11 (call (mem:QI (symbol_ref:DI ("__md5_process_bytes") [flags 0x1]  <function_decl 0x2b9e7601c438 __md5_process_bytes>) [0 __md5_process_bytes S1 A8])
        (const_int 0 [0])) md5.c:175 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_bytes") [flags 0x1]  <function_decl 0x2b9e7601c438 __md5_process_bytes>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 80 53 54 12 71 "" [1 uses])
(note 54 80 55 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 12 (parallel [
            (set (reg:DI 109)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4336 [0xffffffffffffef10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:178 -1
     (nil))
(insn 56 55 57 12 (set (reg:DI 4 si)
        (reg/v/f:DI 97 [ resblock ])) md5.c:178 -1
     (nil))
(insn 57 56 58 12 (set (reg:DI 5 di)
        (reg:DI 109)) md5.c:178 -1
     (nil))
(call_insn 58 57 88 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__md5_finish_ctx") [flags 0x1]  <function_decl 0x2b9e7601c510 __md5_finish_ctx>) [0 __md5_finish_ctx S1 A8])
            (const_int 0 [0]))) md5.c:178 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_finish_ctx") [flags 0x1]  <function_decl 0x2b9e7601c510 __md5_finish_ctx>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(jump_insn 88 58 89 12 (set (pc)
        (label_ref 59)) md5.c:179 -1
     (nil)
 -> 59)
(barrier 89 88 91)
(code_label 91 89 90 13 72 "" [1 uses])
(note 90 91 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 90 59 13 (set (reg:SI 88 [ D.5104 ])
        (const_int 1 [0x1])) md5.c:161 -1
     (nil))
(code_label 59 6 60 14 67 "" [1 uses])
(note 60 59 61 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 14 (set (reg:SI 95 [ <retval> ])
        (reg:SI 88 [ D.5104 ])) -1
     (nil))
(jump_insn 62 61 63 14 (set (pc)
        (label_ref 84)) -1
     (nil)
 -> 84)
(barrier 63 62 64)
(code_label 64 63 65 15 66 "" [1 uses])
(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 15 (parallel [
            (set (reg:DI 111)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4336 [0xffffffffffffef10])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:170 -1
     (nil))
(insn 67 66 68 15 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4176 [0xffffffffffffefb0])))
            (clobber (reg:CC 17 flags))
        ]) md5.c:170 -1
     (nil))
(insn 68 67 69 15 (set (reg:DI 1 dx)
        (reg:DI 111)) md5.c:170 -1
     (nil))
(insn 69 68 70 15 (set (reg:DI 4 si)
        (const_int 4096 [0x1000])) md5.c:170 -1
     (nil))
(insn 70 69 71 15 (set (reg:DI 5 di)
        (reg:DI 112)) md5.c:170 -1
     (nil))
(call_insn 71 70 73 15 (call (mem:QI (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>) [0 __md5_process_block S1 A8])
        (const_int 0 [0])) md5.c:170 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__md5_process_block") [flags 0x1]  <function_decl 0x2b9e7601c360 __md5_process_block>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 73 71 74 15 (set (pc)
        (label_ref 72)) md5.c:171 -1
     (nil)
 -> 72)
(barrier 74 73 75)
(code_label 75 74 76 16 68 "" [1 uses])
(note 76 75 78 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 79 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 87 [ sum ])
            (const_int 0 [0]))) md5.c:174 -1
     (nil))
(jump_insn 79 78 83 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) md5.c:174 -1
     (int_list:REG_BR_PROB 2900 (nil))
 -> 77)
(note 83 79 81 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 81 83 82 17 (set (pc)
        (label_ref 80)) -1
     (nil)
 -> 80)
(barrier 82 81 84)
(code_label 84 82 87 18 63 "" [1 uses])
(note 87 84 85 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 85 87 86 18 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) md5.c:180 -1
     (nil))
(insn 86 85 0 18 (use (reg/i:SI 0 ax)) md5.c:180 -1
     (nil))
