<!DOCTYPE html>
<html>
<head>
   <title>Appendix &gt; Class Dictionary &gt; AlphaInstructionGrain &gt; Memory Barrier Model</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="" />
   <meta name="description" content="Alpha Architecture Memory Barrier Model The Alpha architecture implements a weak memory consistency model with explicit memory barriers. In this model: Loads and stores may be..." />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #2C5D88;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #FFF }     
      #idnav {
        text-align: right;
        width: 126px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "memoriy-barrier-model.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Memory Barrier Model</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?memoriy-barrier-model.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      
      Appendix &gt; Class Dictionary &gt; <a href="alphainstructiongrain-class-dictionary.html">AlphaInstructionGrain</a>&nbsp;&gt;</p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Memory Barrier Model</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <a href="alphainstructiongrain-class-dictionary.html" title="Previous Topic"><span class="hmbtnprev"></span></a>
      <a href="alphainstructiongrain-class-dictionary.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <a href="wmb-performance.html" title="Next Topic"><span class="hmbtnnext"></span></a>
      
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal"><strong style="font-weight: bold;">Alpha Architecture Memory Barrier Model</strong></p>
<p class="p_Normal">The Alpha architecture implements a weak memory consistency model with explicit memory barriers. In this model:</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Loads and stores may be reordered by the CPU</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Memory barriers (MB, WMB) enforce ordering constraints</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Load-Locked/Store-Conditional pairs provide atomic operations</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">For SMP systems, proper synchronization requires:</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">1.</span>Reservations tracked per CPU</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">2.</span>Cache line invalidations across CPUs</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">3.</span>Proper barrier instructions</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Memory Barrier Instructions</strong></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"> <a href="mb-instructions.html" class="topiclink">MB</a> : Full memory barrier, enforces ordering of all memory operations</p>
<p class="p_Normal"> <a href="wmb-instructions.html" class="topiclink">WMB</a> : Write memory barrier, enforces ordering of all write operations</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Implementation Details</strong></p>
<p class="p_Normal">Reservation Mechanism</p>
<p class="p_Normal">Each CPU maintains a reservation state consisting of:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Address: The virtual address that was locked</p>
<p class="p_Normal">Size: The size of the locked operation (4 or 8 bytes)</p>
<p class="p_Normal">Valid Flag: Whether the reservation is still valid</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Alignment Requirements</strong></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"> <a href="ldl_l-instructions.html" class="topiclink">LDL_L - Load Locked Longword</a> / <a href="stl_c-instructions.html" class="topiclink">STL_C - Store-Conditional Longword</a> : Must be 4-byte aligned</p>
<p class="p_Normal"> <a href="ldl_q_instructions.html" class="topiclink">LDL_Q - Load Locked Quadword</a> / <a href="stl_q-instructions.html" class="topiclink">STQ_C - Store-Conditional Quadword</a> : Must be 8-byte aligned</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Misaligned accesses result in:</strong></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">For Load-Locked: Alignment fault</p>
<p class="p_Normal">For Store-Conditional: Automatic failure (returns 0)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Fault Handling</strong></p>
<p class="p_Normal">Operations may generate various faults:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Alignment Fault: Access not properly aligned</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Access Violation: Insufficient permissions</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Translation Not Valid: Virtual address not mapped</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Reservation Invalidation Causes</strong></p>
<p class="p_Normal">A reservation becomes invalid when:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Any CPU writes to the same cache line</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>The same CPU executes another Load-Locked instruction</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>The CPU executes a Store-Conditional instruction</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>A memory barrier (MB) is executed</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>An exception is taken</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">SMP Coherency Model</strong></p>
<p class="p_Normal">The SMP implementation ensures proper cache coherency through a centralized lock manager in the AlphaSMPManager class.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Lock Tracking</strong></p>
<p class="p_Normal">The following data structures track locks across the system:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span><span class="f_CodeExample">m_cpuLockReservations</span>: Maps CPU IDs to their locked cache lines</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span><span class="f_CodeExample">m_cacheLinesWithLocks</span>: Maps cache lines to the set of CPUs that have locked them</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span><span class="f_CodeExample">m_invalidatedCacheLines</span>: Set of cache lines that have been written to since locks were established</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Cross-CPU Invalidation Flow</strong></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">1.</span>CPU A executes LDL_L or LDQ_L at address X</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">2.</span>AlphaJITCompiler records the reservation and notifies AlphaSMPManager</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">3.</span>AlphaSMPManager records that CPU A has a reservation on the cache line containing X</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">4.</span>If CPU B writes to the same cache line:</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">a.</span><span class="f_CodeExample">AlphaSMPManager::handleMemoryWrite</span> is called</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">b.</span>The cache line is marked as invalidated</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">c.</span>CPU A's reservation is invalidated</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">5.</span>When CPU A executes STL_C or STQ_C:</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">a.</span><span class="f_CodeExample">AlphaJITCompiler</span> checks local reservation validity</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">b.</span>It then queries <span class="f_CodeExample">AlphaSMPManager</span> to verify no other CPU has written to the cache line</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_Normal" style="display:inline-block;width:20px;margin-left:-20px">c.</span>If valid, the store succeeds and returns 1; otherwise, it fails and returns 0</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><strong style="font-weight: bold;">Cache Line Granularity</strong></p>
<p class="p_Normal">The implementation assumes 64-byte cache lines (common in Alpha architectures). This means:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Writing to any address within a 64-byte block will invalidate reservations on any address in that block</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>This matches hardware behavior, where cache coherency operates at cache line granularity</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><strong class="f_CodeExample" style="font-weight: bold;">Example:&nbsp;</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">//&nbsp;Alpha&nbsp;assembly&nbsp;for&nbsp;atomic&nbsp;increment&nbsp;of&nbsp;a&nbsp;memory&nbsp;location</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">//&nbsp;Assuming&nbsp;address&nbsp;is&nbsp;in&nbsp;$16</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">loop:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;LDL_L&nbsp;&nbsp;&nbsp;$0,&nbsp;0($16)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;Load&nbsp;current&nbsp;value&nbsp;with&nbsp;lock</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;ADDL&nbsp;&nbsp;&nbsp;&nbsp;$0,&nbsp;1,&nbsp;$1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;Increment&nbsp;value</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;STL_C&nbsp;&nbsp;&nbsp;$1,&nbsp;0($16)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;Try&nbsp;to&nbsp;store&nbsp;new&nbsp;value</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;&nbsp;&nbsp;&nbsp;BEQ&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$1,&nbsp;loop&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp;If&nbsp;failed&nbsp;(register&nbsp;$1&nbsp;==&nbsp;0),&nbsp;retry</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_Normal"><strong style="font-weight: bold;">Emulated execution flow:</strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">1.</span><span class="f_CodeExample">CPU&nbsp;executes&nbsp;LDL_L&nbsp;and&nbsp;establishes&nbsp;a&nbsp;reservation</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">a.</span><span class="f_CodeExample">m_lockReservationAddr&nbsp;set&nbsp;to&nbsp;address</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">b.</span><span class="f_CodeExample">m_lockValid&nbsp;set&nbsp;to&nbsp;true</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">c.</span><span class="f_CodeExample">m_lockReservationSize&nbsp;set&nbsp;to&nbsp;4</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">d.</span><span class="f_CodeExample">AlphaSMPManager::notifyLockReservation&nbsp;called</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">2.</span><span class="f_CodeExample">CPU&nbsp;executes&nbsp;ADDL&nbsp;(normal&nbsp;integer&nbsp;operation)</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">a.</span><span class="f_CodeExample">CPU&nbsp;executes&nbsp;STL_C</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">b.</span><span class="f_CodeExample">Check&nbsp;if&nbsp;reservation&nbsp;is&nbsp;valid&nbsp;locally</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">c.</span><span class="f_CodeExample">Check&nbsp;with&nbsp;AlphaSMPManager::checkLockReservationValid</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">d.</span><span class="f_CodeExample">If&nbsp;valid,&nbsp;perform&nbsp;store&nbsp;and&nbsp;return&nbsp;1&nbsp;in&nbsp;the&nbsp;destination&nbsp;register</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">e.</span><span class="f_CodeExample">If&nbsp;invalid,&nbsp;return&nbsp;0</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 40px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">f.</span><span class="f_CodeExample">Always&nbsp;clear&nbsp;m_lockValid</span></p>
<p class="p_CodeExample" style="text-indent: 0; padding-left: 20px; margin-left: 0;"><span class="f_CodeExample" style="display:inline-block;width:20px;margin-left:-20px">3.</span><span class="f_CodeExample">Branch&nbsp;if&nbsp;store&nbsp;failed,&nbsp;creating&nbsp;a&nbsp;retry&nbsp;loop</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_Normal"><strong style="font-weight: bold;">Additional Notes: </strong></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample"><a href="wmb-performance.html" class="topiclink">Debugging&nbsp;and&nbsp;Performance</a></span></p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}

</script>
</body>
</html>
