// Seed: 1119970558
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = 1;
  assign id_1 = -1'b0;
  wire id_3;
  logic [7:0] id_4, id_5;
  assign id_4[1] = id_3;
  assign id_4 = id_3;
  wire id_6 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
