
clpd6720_internals.h,8150
#define __clpd6720_internals_h__41,1482
#define SOCKET_0_START_INDEX 48,1827
#define SOCKET_0_END_INDEX 49,1866
#define SOCKET_1_START_INDEX 50,1905
#define SOCKET_1_END_INDEX 51,1944
#define DEVICE_0_START_INDEX 52,1983
#define DEVICE_0_END_INDEX 53,2022
#define DEVICE_1_START_INDEX 54,2061
#define DEVICE_1_END_INDEX 55,2100
#define CHIP_REVISION_IDX 62,2451
#define INTERFACE_STATUS_IDX 63,2491
#define POWER_CTRL_IDX 64,2531
#define INTERRUPT_CTRL_IDX 65,2571
#define CARD_STATUS_CHANGE_IDX 66,2611
#define MGMT_INT_CFG_IDX 67,2651
#define MAPPING_ENABLE_IDX 68,2691
#define IO_WINDOW_CTRL_IDX 69,2731
#define MISC_CTRL_1_IDX 70,2771
#define MISC_CTRL_2_IDX 71,2811
#define FIFO_CTRL_IDX 72,2851
#define CHIP_INFO_IDX 73,2891
#define ATA_CTRL_IDX 74,2931
#define IO_MAP_0_START_LO_IDX 76,2972
#define IO_MAP_0_START_HI_IDX 77,3012
#define IO_MAP_0_END_LO_IDX 78,3052
#define IO_MAP_0_END_HI_IDX 79,3092
#define IO_MAP_0_OFFSET_LO_IDX 80,3132
#define IO_MAP_0_OFFSET_HI_IDX 81,3172
#define IO_MAP_1_START_LO_IDX 83,3213
#define IO_MAP_1_START_HI_IDX 84,3253
#define IO_MAP_1_END_LO_IDX 85,3293
#define IO_MAP_1_END_HI_IDX 86,3333
#define IO_MAP_1_OFFSET_LO_IDX 87,3373
#define IO_MAP_1_OFFSET_HI_IDX 88,3413
#define MAP_0_START_LO_IDX 90,3454
#define MAP_0_START_HI_IDX 91,3494
#define MAP_0_END_LO_IDX 92,3534
#define MAP_0_END_HI_IDX 93,3574
#define MAP_0_OFFSET_LO_IDX 94,3614
#define MAP_0_OFFSET_HI_IDX 95,3654
#define MAP_1_START_LO_IDX 97,3695
#define MAP_1_START_HI_IDX 98,3735
#define MAP_1_END_LO_IDX 99,3775
#define MAP_1_END_HI_IDX 100,3815
#define MAP_1_OFFSET_LO_IDX 101,3855
#define MAP_1_OFFSET_HI_IDX 102,3895
#define MAP_2_START_LO_IDX 104,3936
#define MAP_2_START_HI_IDX 105,3976
#define MAP_2_END_LO_IDX 106,4016
#define MAP_2_END_HI_IDX 107,4056
#define MAP_2_OFFSET_LO_IDX 108,4096
#define MAP_2_OFFSET_HI_IDX 109,4136
#define MAP_3_START_LO_IDX 111,4177
#define MAP_3_START_HI_IDX 112,4217
#define MAP_3_END_LO_IDX 113,4257
#define MAP_3_END_HI_IDX 114,4297
#define MAP_3_OFFSET_LO_IDX 115,4337
#define MAP_3_OFFSET_HI_IDX 116,4377
#define MAP_4_START_LO_IDX 118,4418
#define MAP_4_START_HI_IDX 119,4458
#define MAP_4_END_LO_IDX 120,4498
#define MAP_4_END_HI_IDX 121,4538
#define MAP_4_OFFSET_LO_IDX 122,4578
#define MAP_4_OFFSET_HI_IDX 123,4618
#define SETUP_TIMING_0_IDX 125,4659
#define COMMAND_TIMING_0_IDX 126,4699
#define RECOVERY_TIMING_0_IDX 127,4739
#define SETUP_TIMING_1_IDX 129,4780
#define COMMAND_TIMING_1_IDX 130,4820
#define RECOVERY_TIMING_1_IDX 131,4860
#define REVISION_MASK 136,5109
#define INTERFACE_ID_MASK 138,5144
#define INTERFACE_ID_IO 139,5178
#define INTERFACE_ID_MEM 140,5212
#define INTERFACE_ID_MEM_IO 141,5246
#define BVD_MASK 146,5492
#define BVD_BATTERY_OK 147,5526
#define BVD_BATTERY_LOW 148,5560
#define CD_1_MASK 151,5656
#define CD_2_MASK 152,5690
#define CD_MASK 153,5724
#define CD_CARD_PRESENT 154,5777
#define CD_CARD_MISSING 155,5811
#define SOCKET_WRITE_PROTECT_MASK 158,5915
#define READY_MASK 159,5955
#define CARD_POWER_MASK 160,5995
#define VPP_VALID_MASK 161,6035
#define VPP1_POWER_OFF 167,6285
#define VPP1_POWER_VCC 168,6318
#define VPP1_POWER_12V 169,6351
#define VCC_POWER_ENABLE 170,6384
#define AUTO_POWER_ENABLE 171,6417
#define CARD_ENABLE 172,6450
#define IRQ_LEVEL_MASK 177,6708
#define MGMT_INT_ON_IRQ 178,6743
#define MGMT_INT_ON_INTR 179,6778
#define CARD_IS_MEM 180,6813
#define CARD_IS_IO 181,6848
#define CARD_RESET_RELEASE 182,6883
#define BVD1_IS_RI 183,6918
#define BVD1_IS_STATUS_CHANGE 184,6953
#define BATTERY_DEAD_CHANGE_MASK 194,7365
#define STATUS_CHANGE_MASK 195,7414
#define BATTERY_WARNING_CHANGE_MASK 197,7464
#define READY_CHANGE_MASK 198,7513
#define CARD_DETECT_CHANGE_MASK 199,7562
#define BATTERY_DEAD_CHANGE_ENABLE 209,8004
#define STATUS_CHANGE_ENABLE 210,8048
#define BATTERY_WARNING_CHANGE_ENABLE 211,8092
#define READY_CHANGE_ENABLE 212,8136
#define CARD_DETECT_CHANGE_ENABLE 213,8180
#define MGMT_IRQ_MASK 214,8224
#define MGMT_IRQ3 215,8268
#define MGMT_IRQ_SHIFT 216,8312
#define IRQ_DISABLE 223,8700
#define IRQ_3 224,8739
#define IRQ_4 225,8778
#define IRQ_5 226,8817
#define IRQ_7 227,8856
#define IRQ_9 228,8895
#define IRQ_10 229,8934
#define IRQ_11 230,8973
#define IRQ_12 231,9012
#define IRQ_14 232,9051
#define IRQ_15 233,9090
#define MAP_ALL_DISABLE 238,9339
#define MAP_0_ENABLE 239,9373
#define MAP_1_ENABLE 240,9407
#define MAP_2_ENABLE 241,9441
#define MAP_3_ENABLE 242,9475
#define MAP_4_ENABLE 243,9509
#define IO_MAP_0_ENABLE 244,9543
#define IO_MAP_1_ENABLE 245,9577
#define MAP_0_MASK 247,9612
#define MAP_1_MASK 248,9646
#define MAP_2_MASK 249,9680
#define MAP_3_MASK 250,9714
#define MAP_4_MASK 251,9748
#define IO_MAP_0_MASK 252,9782
#define IO_MAP_1_MASK 253,9816
#define IO_WINDOW_0_SIZE_8_BIT 258,10063
#define IO_WINDOW_0_SIZE_16_BIT 259,10108
#define IO_WINDOW_0_FIXED_SIZE 261,10154
#define IO_WINDOW_0_AUTO_SIZE 262,10199
#define IO_WINDOW_0_TIMING_SELECT_0 264,10245
#define IO_WINDOW_0_TIMING_SELECT_1 265,10290
#define IO_WINDOW_1_SIZE_8_BIT 267,10336
#define IO_WINDOW_1_SIZE_16_BIT 268,10381
#define IO_WINDOW_1_FIXED_SIZE 270,10427
#define IO_WINDOW_1_AUTO_SIZE 271,10472
#define IO_WINDOW_1_TIMING_SELECT_0 273,10518
#define IO_WINDOW_1_TIMING_SELECT_1 274,10563
#define MEM_WINDOW_DATA_SIZE_8_BIT 280,10847
#define MEM_WINDOW_DATA_SIZE_16_BIT 281,10892
#define CARD_TIMER_SELECT_MASK 286,11173
#define CARD_TIMER_SELECT_0 287,11211
#define CARD_TIMER_SELECT_1 288,11249
#define WRITE_ENABLE 293,11526
#define WRITE_PROTECT 294,11563
#define WRITE_PROTECT_MASK 295,11600
#define REG_PIN_INACTIVE 297,11638
#define REG_PIN_ACTIVE 298,11675
#define COMMON_MEM 299,11712
#define ATTRIBUTE_MEM 300,11761
#define POWER_5V_DETECT_MASK 305,12018
#define VCC_5V 307,12058
#define VCC_3V 308,12097
#define MGMT_INT_LEVEL 310,12137
#define MGMT_INT_PULSE 311,12176
#define SYS_IRQ_LEVEL 313,12216
#define SYS_IRQ_PULSE 314,12255
#define SPEAKER_DISABLE 316,12295
#define SPEAKER_ENABLE 317,12334
#define INPACK_IGNORED 319,12374
#define INPACK_ENABLE 320,12413
#define FIFO_STATUS_MASK 326,12712
#define FIFO_NOT_EMPTY 327,12747
#define FIFO_EMPTY 328,12782
#define FIFO_FLUSH 331,12871
#define NORMAL_CLOCK 336,13116
#define BYPASS_FREQ_SYNTH 337,13155
#define RUN_CLOCK_ALWAYS 339,13195
#define STOP_CLOCK_WHEN_POSSIBLE 340,13234
#define LOW_POWER_DYNAMIC_MODE 341,13273
#define SUSPEND_POWER_MODE 343,13333
#define NORMAL_POWER_MODE 344,13372
#define VDD_3V_CORE_MODE 346,13412
#define VDD_5V_CORE_MODE 347,13451
#define IRQ12_NORMAL_MODE 349,13491
#define IRQ12_LED_MODE 350,13530
#define BIT7_NORMAL_MODE 352,13570
#define BIT7_TRISTATE_MODE 353,13609
#define NON_DMA_MODE 355,13649
#define DMA_MODE 356,13688
#define IRQ15_NORMAL_MODE 358,13728
#define IRQ15_RI_MODE 359,13767
#define CHIP_REV_LEVEL_MASK 364,14018
#define CHIP_REV_LEVEL_SHIFT 365,14056
#define DUAL_SLOT_MASK 367,14092
#define CHIP_ID_MASK 369,14131
#define ATA_MODE_ENABLE 374,14376
#define ATA_MODE_DISABLE 375,14411
#define SPEAKER_IS_LED_INPUT 377,14447
#define ATA_ADDR_BITS_MASK 379,14483
#define SOCKET_PULLUP_ENABLE 384,14725
#define SOCKET_PULLUP_DISABLE 385,14764
#define DMA_DISABLE 387,14804
#define DMA_ENABLE_INPACK 388,14843
#define DMA_ENABLE_WP_IOIS16 389,14882
#define DMA_ENABLE_BVD2_SPKR 390,14921
#define PRESCALAR_MASK 397,15247
#define PRESCALAR_1 398,15280
#define PRESCALAR_16 399,15313
#define PRESCALAR_256 400,15346
#define PRESCALAR_4096 401,15379
#define MAX_LOCAL_ADDR 407,15621
#define MAX_PCMCIA_ADDR 408,15661
#define LOCAL_ADDR_MASK 410,15702
#define PCMCIA_ADDR_MASK 411,15742
#define WINDOW_ADDR_MASK 413,15783
#define WINDOW_ADDR_LO_MASK 414,15823
#define WINDOW_ADDR_LO_SHIFT 415,15863
#define WINDOW_ADDR_HI_MASK 416,15903
#define WINDOW_ADDR_HI_SHIFT 417,15943
#define WINDOW_OFFSET_MASK 419,15984
#define WINDOW_OFFSET_LO_MASK 420,16026
#define WINDOW_OFFSET_LO_SHIFT 421,16068
#define WINDOW_OFFSET_HI_MASK 422,16110
#define WINDOW_OFFSET_HI_SHIFT 423,16152
