{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720811642552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720811642552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 00:44:02 2024 " "Processing started: Sat Jul 13 00:44:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720811642552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811642552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmclock -c alarm_clk_rtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmclock -c alarm_clk_rtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811642552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720811642733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720811642733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clk_rtl " "Found entity 1: alarm_clk_rtl" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_timegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_timegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_timegen " "Found entity 1: aclk_timegen" {  } { { "../rtl/aclk_timegen.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_timegen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_lcd_driver " "Found entity 1: aclk_lcd_driver" {  } { { "../rtl/aclk_lcd_driver.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_lcd_display " "Found entity 1: aclk_lcd_display" {  } { { "../rtl/aclk_lcd_display.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_keyreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_keyreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_keyreg " "Found entity 1: aclk_keyreg" {  } { { "../rtl/aclk_keyreg.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_keyreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_counter " "Found entity 1: aclk_counter" {  } { { "../rtl/aclk_counter.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_controller " "Found entity 1: aclk_controller" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven_silicon_alarm_clock/rtl/aclk_areg.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven_silicon_alarm_clock/rtl/aclk_areg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_areg " "Found entity 1: aclk_areg" {  } { { "../rtl/aclk_areg.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_areg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720811647907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811647907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clk_rtl " "Elaborating entity \"alarm_clk_rtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720811647929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_timegen aclk_timegen:timegen " "Elaborating entity \"aclk_timegen\" for hierarchy \"aclk_timegen:timegen\"" {  } { { "../rtl/alarm_clk_rtl.v" "timegen" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_counter aclk_counter:counter " "Elaborating entity \"aclk_counter\" for hierarchy \"aclk_counter:counter\"" {  } { { "../rtl/alarm_clk_rtl.v" "counter" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_areg aclk_areg:areg " "Elaborating entity \"aclk_areg\" for hierarchy \"aclk_areg:areg\"" {  } { { "../rtl/alarm_clk_rtl.v" "areg" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_keyreg aclk_keyreg:keyreg " "Elaborating entity \"aclk_keyreg\" for hierarchy \"aclk_keyreg:keyreg\"" {  } { { "../rtl/alarm_clk_rtl.v" "keyreg" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_controller aclk_controller:controller " "Elaborating entity \"aclk_controller\" for hierarchy \"aclk_controller:controller\"" {  } { { "../rtl/alarm_clk_rtl.v" "controller" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(47) " "Verilog HDL assignment warning at aclk_controller.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(91) " "Verilog HDL assignment warning at aclk_controller.v(91): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(92) " "Verilog HDL assignment warning at aclk_controller.v(92): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(93) " "Verilog HDL assignment warning at aclk_controller.v(93): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(94) " "Verilog HDL assignment warning at aclk_controller.v(94): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(95) " "Verilog HDL assignment warning at aclk_controller.v(95): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aclk_controller.v(96) " "Verilog HDL assignment warning at aclk_controller.v(96): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720811647941 "|alarm_clk_rtl|aclk_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_lcd_display aclk_lcd_display:lcd_display " "Elaborating entity \"aclk_lcd_display\" for hierarchy \"aclk_lcd_display:lcd_display\"" {  } { { "../rtl/alarm_clk_rtl.v" "lcd_display" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aclk_lcd_driver aclk_lcd_display:lcd_display\|aclk_lcd_driver:MS_HR " "Elaborating entity \"aclk_lcd_driver\" for hierarchy \"aclk_lcd_display:lcd_display\|aclk_lcd_driver:MS_HR\"" {  } { { "../rtl/aclk_lcd_display.v" "MS_HR" { Text "D:/maven_silicon_alarm_clock/rtl/aclk_lcd_display.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811647943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_hr\[4\] VCC " "Pin \"display_ms_hr\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_hr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_hr\[5\] VCC " "Pin \"display_ms_hr\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_hr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_hr\[6\] GND " "Pin \"display_ms_hr\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_hr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_hr\[7\] GND " "Pin \"display_ms_hr\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_hr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_hr\[4\] VCC " "Pin \"display_ls_hr\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_hr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_hr\[5\] VCC " "Pin \"display_ls_hr\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_hr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_hr\[6\] GND " "Pin \"display_ls_hr\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_hr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_hr\[7\] GND " "Pin \"display_ls_hr\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_hr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_min\[4\] VCC " "Pin \"display_ms_min\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_min[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_min\[5\] VCC " "Pin \"display_ms_min\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_min[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_min\[6\] GND " "Pin \"display_ms_min\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_min[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ms_min\[7\] GND " "Pin \"display_ms_min\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ms_min[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_min\[4\] VCC " "Pin \"display_ls_min\[4\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_min[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_min\[5\] VCC " "Pin \"display_ls_min\[5\]\" is stuck at VCC" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_min[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_min\[6\] GND " "Pin \"display_ls_min\[6\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_min[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ls_min\[7\] GND " "Pin \"display_ls_min\[7\]\" is stuck at GND" {  } { { "../rtl/alarm_clk_rtl.v" "" { Text "D:/maven_silicon_alarm_clock/rtl/alarm_clk_rtl.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720811648356 "|alarm_clk_rtl|display_ls_min[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720811648356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720811648403 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720811648673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720811648799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720811648799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720811648850 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720811648850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720811648850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720811648850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720811648864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 00:44:08 2024 " "Processing ended: Sat Jul 13 00:44:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720811648864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720811648864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720811648864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720811648864 ""}
