$date
	Mon Aug 21 21:06:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 2 ! hw [1:0] $end
$var wire 2 " cw [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module test $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 2 & cw [1:0] $end
$var reg 2 ' hw [1:0] $end
$var reg 4 ( next_state [3:0] $end
$var reg 4 ) state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b10 '
b0 &
0%
1$
1#
b0 "
b10 !
$end
#5
0#
#10
1#
0$
#15
0#
#20
b0 (
1#
1%
#25
0#
#30
1#
#35
0#
#40
1#
#45
0#
#50
1#
