--TAHER 1512008
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test is
end entity;
architecture test_a of test is
component fsm is
port(
   x,clk : in std_logic;
    y : out std_logic);
 end component;
    signal x,clk: std_logic:='0';
    signal y: std_logic:='1';
    begin
    uut: fsm port map(x,clk,y);
    clk<=not clk after 5ns;
process 
begin
x<='1';
wait for 22ns;
x<='0';
wait for 5ns;
x<='0';
wait for 5ns;
x<='1';
wait for 5ns;
x<='1';
wait for 5ns;

end process;
end test_a;