; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 6
2 input 1 iDecode
3 sort bitvec 1
4 input 3 iEXU_Cond
5 input 1 iEXU_Dest
6 sort bitvec 32
7 input 6 iEXU_ResData
8 input 3 iMAU_Cond
9 input 6 iMAU_Data
10 input 1 iMAU_Dest
11 input 1 iRegA
12 input 1 iRegB
13 input 3 iResetn
14 input 3 iStep_EXU
15 input 3 iStep_MAU
16 input 3 iStep_WB
17 input 3 iWork_EXU
18 input 3 iWork_MAU
19 input 3 iWork_WB
20 input 3 sys_clk
21 const 1 000000
22 state 1 RegA
23 init 1 22 21
24 sort bitvec 5
25 slice 24 22 4 0
26 const 24 11111
27 eq 3 25 26
28 const 6 00000000000000000000000000000000
29 state 6 EXU_ResData
30 init 6 29 28
31 state 6 MAU_Data
32 init 6 31 28
33 sort bitvec 2
34 const 33 00
35 const 33 01
36 slice 3 22 5 5
37 const 3 1
38 eq 3 36 37
39 state 1 WBp_add
40 init 1 39 21
41 eq 3 22 39
42 and 3 38 41
43 const 3 0
44 state 3 LWork_WB
45 init 3 44 43
46 eq 3 44 37
47 and 3 42 46
48 state 3 WBp_Cond
49 init 3 48 43
50 eq 3 48 37
51 and 3 47 50
52 neq 3 25 26
53 and 3 51 52
54 ite 33 53 35 34
55 const 33 10
56 eq 3 36 37
57 state 1 MAU_Dest
58 init 1 57 21
59 eq 3 22 57
60 and 3 56 59
61 state 3 MAU_Cond
62 init 3 61 43
63 eq 3 61 37
64 and 3 60 63
65 state 3 LWork_MAU
66 init 3 65 43
67 eq 3 65 37
68 and 3 64 67
69 neq 3 25 26
70 and 3 68 69
71 ite 33 70 55 54
72 const 33 11
73 eq 3 36 37
74 state 1 EXU_Dest
75 init 1 74 21
76 eq 3 22 74
77 and 3 73 76
78 state 3 EXUp_data_source
79 init 3 78 43
80 neq 3 78 37
81 and 3 77 80
82 state 3 EXU_Cond
83 init 3 82 43
84 eq 3 82 37
85 and 3 81 84
86 state 3 LWork_EXU
87 init 3 86 43
88 eq 3 86 37
89 and 3 85 88
90 neq 3 25 26
91 and 3 89 90
92 ite 33 91 72 71
93 eq 3 92 55
94 ite 6 93 31 29
95 state 6 WBp_Data
96 init 6 95 28
97 eq 3 92 34
98 ite 6 97 28 95
99 eq 3 92 35
100 or 3 99 97
101 ite 6 100 98 94
102 eq 3 25 26
103 ite 6 102 28 101
104 slice 1 103 31 26
105 eq 3 104 21
106 and 3 27 105
107 not 3 106
108 not 3 107
109 output 108 prop_neg
110 not 3 107
111 and 3 37 110
112 bad 111
113 state 1 Decode
114 init 1 113 21
115 state 3 LStep_EXU
116 init 3 115 43
117 input 3
118 uext 3 117 0 LStep_MAU
119 state 3 LStep_WB
120 init 3 119 43
121 input 3
122 uext 3 121 0 MAUp_RPCC
123 input 1
124 uext 1 123 0 RegB
125 input 3
126 uext 3 125 0 Resetn
127 uext 33 92 0 SEL_A
128 input 33
129 uext 33 128 0 SEL_B
130 input 3
131 uext 3 130 0 WBp_RPCC
132 uext 6 103 0 dOpd1
133 input 6
134 uext 6 133 0 dOpd2
135 input 3
136 uext 3 135 0 dWait_for_data
137 uext 3 107 0 prop
138 next 1 22 11
139 next 6 29 7
140 next 6 31 9
141 ite 1 119 57 39
142 next 1 39 141
143 next 3 44 19
144 ite 3 119 61 48
145 next 3 48 144
146 next 1 57 10
147 next 3 61 8
148 next 3 65 18
149 next 1 74 5
150 slice 3 113 5 5
151 slice 3 113 2 2
152 and 3 150 151
153 slice 3 113 0 0
154 not 3 153
155 and 3 152 154
156 ite 3 115 155 78
157 next 3 78 156
158 next 3 82 4
159 next 3 86 17
160 ite 6 119 31 95
161 next 6 95 160
162 next 1 113 2
163 next 3 115 14
164 next 3 119 16
; end of yosys output
