

================================================================
== Vitis HLS Report for 'loadDDR_data_18_Pipeline_loadDDR_data'
================================================================
* Date:           Fri Jan  9 14:29:13 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.765 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       96|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      149|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_113_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_107_p2               |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load       |  32|          2|   31|         62|
    |gmem5_blk_n_R                 |   8|          2|    1|          2|
    |i_fu_48                       |  32|          2|   31|         62|
    |primalInfeasRay_fifo_i_blk_n  |   8|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  96|         12|   66|        132|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  loadDDR_data.18_Pipeline_loadDDR_data|  return value|
|m_axi_gmem5_AWVALID                    |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWREADY                    |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWADDR                     |  out|   64|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWID                       |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWLEN                      |  out|   32|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWSIZE                     |  out|    3|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWBURST                    |  out|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWLOCK                     |  out|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWCACHE                    |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWPROT                     |  out|    3|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWQOS                      |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWREGION                   |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_AWUSER                     |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WVALID                     |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WREADY                     |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WDATA                      |  out|  512|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WSTRB                      |  out|   64|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WLAST                      |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WID                        |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_WUSER                      |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARVALID                    |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARREADY                    |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARADDR                     |  out|   64|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARID                       |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARLEN                      |  out|   32|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARSIZE                     |  out|    3|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARBURST                    |  out|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARLOCK                     |  out|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARCACHE                    |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARPROT                     |  out|    3|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARQOS                      |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARREGION                   |  out|    4|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_ARUSER                     |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RVALID                     |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RREADY                     |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RDATA                      |   in|  512|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RLAST                      |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RID                        |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RFIFONUM                   |   in|   13|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RUSER                      |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_RRESP                      |   in|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_BVALID                     |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_BREADY                     |  out|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_BRESP                      |   in|    2|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_BID                        |   in|    1|       m_axi|                                  gmem5|       pointer|
|m_axi_gmem5_BUSER                      |   in|    1|       m_axi|                                  gmem5|       pointer|
|primalInfeasRay_fifo_i_din             |  out|  512|     ap_fifo|                 primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_num_data_valid  |   in|    3|     ap_fifo|                 primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_fifo_cap        |   in|    3|     ap_fifo|                 primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_full_n          |   in|    1|     ap_fifo|                 primalInfeasRay_fifo_i|       pointer|
|primalInfeasRay_fifo_i_write           |  out|    1|     ap_fifo|                 primalInfeasRay_fifo_i|       pointer|
|p_read                                 |   in|   32|     ap_none|                                 p_read|        scalar|
|sext_ln58                              |   in|   58|     ap_none|                              sext_ln58|        scalar|
+---------------------------------------+-----+-----+------------+---------------------------------------+--------------+

