Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 00:15:04 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   18          
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (142)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (8)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (142)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_trigger_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    160.213        0.000                      0                  413        0.104        0.000                      0                  413        3.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      160.213        0.000                      0                  413        0.104        0.000                      0                  413       46.693        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      160.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.213ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.432ns (24.149%)  route 4.498ns (75.851%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y55         FDCE                                         r  gen_clock_en_inst/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.643 r  gen_clock_en_inst/o_reg[10]/Q
                         net (fo=3, routed)           0.830     0.187    gen_clock_en_inst/o[10]
    SLICE_X48Y56         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  gen_clock_en_inst/mode_trigger[1]_i_10/O
                         net (fo=2, routed)           1.133     1.444    gen_clock_en_inst/mode_trigger[1]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.152     1.596 f  gen_clock_en_inst/mode_trigger[1]_i_6/O
                         net (fo=3, routed)           0.756     2.351    gen_clock_en_inst/mode_trigger[1]_i_6_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.352     2.703 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.165     3.869    debounce_btn0_inst/clock_en
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.348     4.217 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.615     4.831    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    clock_inst/sec0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                160.213    

Slack (MET) :             160.213ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.432ns (24.149%)  route 4.498ns (75.851%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y55         FDCE                                         r  gen_clock_en_inst/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.643 r  gen_clock_en_inst/o_reg[10]/Q
                         net (fo=3, routed)           0.830     0.187    gen_clock_en_inst/o[10]
    SLICE_X48Y56         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  gen_clock_en_inst/mode_trigger[1]_i_10/O
                         net (fo=2, routed)           1.133     1.444    gen_clock_en_inst/mode_trigger[1]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.152     1.596 f  gen_clock_en_inst/mode_trigger[1]_i_6/O
                         net (fo=3, routed)           0.756     2.351    gen_clock_en_inst/mode_trigger[1]_i_6_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.352     2.703 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.165     3.869    debounce_btn0_inst/clock_en
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.348     4.217 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.615     4.831    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[3]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    clock_inst/sec0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                160.213    

Slack (MET) :             160.381ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.432ns (24.703%)  route 4.365ns (75.297%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y55         FDCE                                         r  gen_clock_en_inst/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.643 r  gen_clock_en_inst/o_reg[10]/Q
                         net (fo=3, routed)           0.830     0.187    gen_clock_en_inst/o[10]
    SLICE_X48Y56         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  gen_clock_en_inst/mode_trigger[1]_i_10/O
                         net (fo=2, routed)           1.133     1.444    gen_clock_en_inst/mode_trigger[1]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.152     1.596 f  gen_clock_en_inst/mode_trigger[1]_i_6/O
                         net (fo=3, routed)           0.756     2.351    gen_clock_en_inst/mode_trigger[1]_i_6_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.352     2.703 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.165     3.869    debounce_btn0_inst/clock_en
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.348     4.217 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.482     4.698    clock_inst/E[0]
    SLICE_X42Y57         FDCE                                         r  clock_inst/sec0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X42Y57         FDCE                                         r  clock_inst/sec0_reg[0]/C
                         clock pessimism              0.568   165.510    
                         clock uncertainty           -0.262   165.249    
    SLICE_X42Y57         FDCE (Setup_fdce_C_CE)      -0.169   165.079    clock_inst/sec0_reg[0]
  -------------------------------------------------------------------
                         required time                        165.080    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                160.381    

Slack (MET) :             160.381ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.432ns (24.703%)  route 4.365ns (75.297%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y55         FDCE                                         r  gen_clock_en_inst/o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.456    -0.643 r  gen_clock_en_inst/o_reg[10]/Q
                         net (fo=3, routed)           0.830     0.187    gen_clock_en_inst/o[10]
    SLICE_X48Y56         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  gen_clock_en_inst/mode_trigger[1]_i_10/O
                         net (fo=2, routed)           1.133     1.444    gen_clock_en_inst/mode_trigger[1]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.152     1.596 f  gen_clock_en_inst/mode_trigger[1]_i_6/O
                         net (fo=3, routed)           0.756     2.351    gen_clock_en_inst/mode_trigger[1]_i_6_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.352     2.703 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.165     3.869    debounce_btn0_inst/clock_en
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.348     4.217 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.482     4.698    clock_inst/E[0]
    SLICE_X42Y57         FDCE                                         r  clock_inst/sec0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X42Y57         FDCE                                         r  clock_inst/sec0_reg[2]/C
                         clock pessimism              0.568   165.510    
                         clock uncertainty           -0.262   165.249    
    SLICE_X42Y57         FDCE (Setup_fdce_C_CE)      -0.169   165.079    clock_inst/sec0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.080    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                160.381    

Slack (MET) :             160.624ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.317ns (23.119%)  route 4.380ns (76.881%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 164.954 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_m_inst/clk_out1
    SLICE_X40Y51         FDCE                                         r  gen_clock_en_m_inst/o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.678 r  gen_clock_en_m_inst/o_reg[17]/Q
                         net (fo=2, routed)           0.986     0.309    gen_clock_en_m_inst/o_reg_n_0_[17]
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.296     0.605 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=2, routed)           0.692     1.297    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.421 r  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=3, routed)           1.017     2.438    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.152     2.590 f  gen_clock_en_m_inst/min0[3]_i_3__1/O
                         net (fo=32, routed)          1.684     4.274    gen_clock_en_m_inst/o_reg[29]_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.326     4.600 r  gen_clock_en_m_inst/o[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.600    gen_clock_en_m_inst/o[2]
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493   164.954    gen_clock_en_m_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[2]/C
                         clock pessimism              0.454   165.408    
                         clock uncertainty           -0.262   165.147    
    SLICE_X38Y48         FDCE (Setup_fdce_C_D)        0.077   165.224    gen_clock_en_m_inst/o_reg[2]
  -------------------------------------------------------------------
                         required time                        165.224    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                160.624    

Slack (MET) :             160.639ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.343ns (23.469%)  route 4.380ns (76.531%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 164.954 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_m_inst/clk_out1
    SLICE_X40Y51         FDCE                                         r  gen_clock_en_m_inst/o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.678 r  gen_clock_en_m_inst/o_reg[17]/Q
                         net (fo=2, routed)           0.986     0.309    gen_clock_en_m_inst/o_reg_n_0_[17]
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.296     0.605 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=2, routed)           0.692     1.297    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.421 r  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=3, routed)           1.017     2.438    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.152     2.590 f  gen_clock_en_m_inst/min0[3]_i_3__1/O
                         net (fo=32, routed)          1.684     4.274    gen_clock_en_m_inst/o_reg[29]_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.352     4.626 r  gen_clock_en_m_inst/o[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.626    gen_clock_en_m_inst/o[3]
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493   164.954    gen_clock_en_m_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[3]/C
                         clock pessimism              0.454   165.408    
                         clock uncertainty           -0.262   165.147    
    SLICE_X38Y48         FDCE (Setup_fdce_C_D)        0.118   165.265    gen_clock_en_m_inst/o_reg[3]
  -------------------------------------------------------------------
                         required time                        165.265    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                160.639    

Slack (MET) :             160.648ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.317ns (23.201%)  route 4.360ns (76.799%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 164.954 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_m_inst/clk_out1
    SLICE_X40Y51         FDCE                                         r  gen_clock_en_m_inst/o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.678 r  gen_clock_en_m_inst/o_reg[17]/Q
                         net (fo=2, routed)           0.986     0.309    gen_clock_en_m_inst/o_reg_n_0_[17]
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.296     0.605 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=2, routed)           0.692     1.297    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.421 r  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=3, routed)           1.017     2.438    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.152     2.590 f  gen_clock_en_m_inst/min0[3]_i_3__1/O
                         net (fo=32, routed)          1.664     4.254    gen_clock_en_m_inst/o_reg[29]_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.326     4.580 r  gen_clock_en_m_inst/o[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.580    gen_clock_en_m_inst/o[4]
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493   164.954    gen_clock_en_m_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/C
                         clock pessimism              0.454   165.408    
                         clock uncertainty           -0.262   165.147    
    SLICE_X38Y48         FDCE (Setup_fdce_C_D)        0.081   165.228    gen_clock_en_m_inst/o_reg[4]
  -------------------------------------------------------------------
                         required time                        165.228    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                160.648    

Slack (MET) :             160.659ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.343ns (23.551%)  route 4.360ns (76.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 164.954 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_m_inst/clk_out1
    SLICE_X40Y51         FDCE                                         r  gen_clock_en_m_inst/o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.678 r  gen_clock_en_m_inst/o_reg[17]/Q
                         net (fo=2, routed)           0.986     0.309    gen_clock_en_m_inst/o_reg_n_0_[17]
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.296     0.605 r  gen_clock_en_m_inst/msec0[3]_i_8/O
                         net (fo=2, routed)           0.692     1.297    gen_clock_en_m_inst/msec0[3]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.421 r  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=3, routed)           1.017     2.438    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.152     2.590 f  gen_clock_en_m_inst/min0[3]_i_3__1/O
                         net (fo=32, routed)          1.664     4.254    gen_clock_en_m_inst/o_reg[29]_0
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.352     4.606 r  gen_clock_en_m_inst/o[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.606    gen_clock_en_m_inst/o[5]
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493   164.954    gen_clock_en_m_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[5]/C
                         clock pessimism              0.454   165.408    
                         clock uncertainty           -0.262   165.147    
    SLICE_X38Y48         FDCE (Setup_fdce_C_D)        0.118   165.265    gen_clock_en_m_inst/o_reg[5]
  -------------------------------------------------------------------
                         required time                        165.265    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                160.659    

Slack (MET) :             160.666ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.188ns (21.704%)  route 4.286ns (78.296%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 164.940 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y53         FDCE                                         r  gen_clock_en_inst/o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  gen_clock_en_inst/o_reg[8]/Q
                         net (fo=3, routed)           0.950     0.308    gen_clock_en_inst/o[8]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.124     0.432 r  gen_clock_en_inst/mode_trigger[1]_i_7/O
                         net (fo=2, routed)           0.828     1.260    gen_clock_en_inst/mode_trigger[1]_i_7_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=7, routed)           0.922     2.334    clock_inst/hrs0_reg[0]_4
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.666 r  clock_inst/hrs1[3]_i_8/O
                         net (fo=9, routed)           0.980     3.646    clock_inst/hrs1[3]_i_8_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.770 r  clock_inst/hrs1[3]_i_1/O
                         net (fo=4, routed)           0.605     4.375    clock_inst/p_0_in
    SLICE_X44Y59         FDCE                                         r  clock_inst/hrs1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.479   164.940    clock_inst/clk_out1
    SLICE_X44Y59         FDCE                                         r  clock_inst/hrs1_reg[0]/C
                         clock pessimism              0.568   165.508    
                         clock uncertainty           -0.262   165.247    
    SLICE_X44Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.042    clock_inst/hrs1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                160.666    

Slack (MET) :             160.666ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.188ns (21.704%)  route 4.286ns (78.296%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns = ( 164.940 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    gen_clock_en_inst/clk_out1
    SLICE_X48Y53         FDCE                                         r  gen_clock_en_inst/o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  gen_clock_en_inst/o_reg[8]/Q
                         net (fo=3, routed)           0.950     0.308    gen_clock_en_inst/o[8]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.124     0.432 r  gen_clock_en_inst/mode_trigger[1]_i_7/O
                         net (fo=2, routed)           0.828     1.260    gen_clock_en_inst/mode_trigger[1]_i_7_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.152     1.412 r  gen_clock_en_inst/mode_trigger[1]_i_3/O
                         net (fo=7, routed)           0.922     2.334    clock_inst/hrs0_reg[0]_4
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.666 r  clock_inst/hrs1[3]_i_8/O
                         net (fo=9, routed)           0.980     3.646    clock_inst/hrs1[3]_i_8_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.770 r  clock_inst/hrs1[3]_i_1/O
                         net (fo=4, routed)           0.605     4.375    clock_inst/p_0_in
    SLICE_X44Y59         FDCE                                         r  clock_inst/hrs1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.479   164.940    clock_inst/clk_out1
    SLICE_X44Y59         FDCE                                         r  clock_inst/hrs1_reg[2]/C
                         clock pessimism              0.568   165.508    
                         clock uncertainty           -0.262   165.247    
    SLICE_X44Y59         FDCE (Setup_fdce_C_CE)      -0.205   165.042    clock_inst/hrs1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.042    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                160.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  clk_div/o0_carry__5/O[0]
                         net (fo=1, routed)           0.000     0.026    clk_div/p_1_in[25]
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[25]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.037 r  clk_div/o0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.037    clk_div/p_1_in[27]
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[27]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.062 r  clk_div/o0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.062    clk_div/p_1_in[26]
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[26]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.062 r  clk_div/o0_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.062    clk_div/p_1_in[28]
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y50         FDRE                                         r  clk_div/o_reg[28]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.011 r  clk_div/o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.011    clk_div/o0_carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.065 r  clk_div/o0_carry__6/O[0]
                         net (fo=1, routed)           0.000     0.065    clk_div/p_1_in[29]
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[29]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.011 r  clk_div/o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.011    clk_div/o0_carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.076 r  clk_div/o0_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.076    clk_div/p_1_in[31]
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[31]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.939%)  route 0.130ns (48.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.555    -0.455    debounce_btn0_inst/clk_out1
    SLICE_X48Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  debounce_btn0_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.130    -0.183    debounce_btn0_inst/btn_in_d_reg[2][0]
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    debounce_btn0_inst/clk_out1
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.132    -0.420    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.070    -0.350    debounce_btn0_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.549%)  route 0.133ns (48.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.555    -0.455    debounce_btn0_inst/clk_out1
    SLICE_X48Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  debounce_btn0_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.133    -0.181    debounce_btn0_inst/btn_in_d_reg[2][1]
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    debounce_btn0_inst/clk_out1
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.132    -0.420    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.066    -0.354    debounce_btn0_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_div/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    clk_div/clk_out1
    SLICE_X37Y49         FDRE                                         r  clk_div/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  clk_div/o_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.188    clk_div/o[24]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.028 r  clk_div/o0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.028    clk_div/o0_carry__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.011 r  clk_div/o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.011    clk_div/o0_carry__5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.101 r  clk_div/o0_carry__6/O[1]
                         net (fo=1, routed)           0.000     0.101    clk_div/p_1_in[30]
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    clk_div/clk_out1
    SLICE_X37Y51         FDRE                                         r  clk_div/o_reg[30]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105    -0.077    clk_div/o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.556    -0.454    debounce_btn0_inst/clk_out1
    SLICE_X47Y60         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.313 r  debounce_btn0_inst/btn_in_d_reg[3][2]/Q
                         net (fo=23, routed)          0.128    -0.185    debounce_btn0_inst/btn_in_d_reg_n_0_[3][2]
    SLICE_X45Y59         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    debounce_btn0_inst/clk_out1
    SLICE_X45Y59         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][2]/C
                         clock pessimism              0.114    -0.437    
    SLICE_X45Y59         FDCE (Hold_fdce_C_D)         0.070    -0.367    debounce_btn0_inst/btn_in_d_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X41Y61     digit_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y60     alarm_inst/hrs0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X38Y60     alarm_inst/hrs0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X41Y61     digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.086ns  (logic 4.230ns (32.322%)  route 8.857ns (67.678%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.329     2.847    clock_inst/sec0_reg[3]_1[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124     2.971 r  clock_inst/seg_data_OBUF[5]_inst_i_14/O
                         net (fo=5, routed)           1.046     4.017    clock_inst/seg_data_OBUF[5]_inst_i_14_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I1_O)        0.150     4.167 r  clock_inst/seg_data_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.968     5.135    clock_inst/seg_data_OBUF[5]_inst_i_6_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.326     5.461 r  clock_inst/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.822     6.284    clock_inst/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.408 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.691    10.099    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    13.086 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.086    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.688ns  (logic 4.177ns (32.924%)  route 8.511ns (67.076%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.566     3.084    clock_inst/sec0_reg[3]_1[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124     3.208 r  clock_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.787     3.995    clock_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.116     4.111 r  clock_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.580    clock_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.328     4.908 r  clock_inst/seg_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.805     5.714    clock_inst/seg_data_OBUF[4]_inst_i_2_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I1_O)        0.124     5.838 r  clock_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.883     9.721    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    12.688 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.688    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.620ns  (logic 4.024ns (31.885%)  route 8.596ns (68.115%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.021     2.539    stopwatch_inst/seg_data_OBUF[6]_inst_i_5[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124     2.663 f  stopwatch_inst/seg_data_OBUF[7]_inst_i_19/O
                         net (fo=7, routed)           1.200     3.863    stopwatch_inst/msec1_reg[2]_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     3.987 r  stopwatch_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.726     4.713    stopwatch_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.837 r  stopwatch_inst/seg_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.946     5.783    clock_inst/seg_data[3]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.907 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.703     9.610    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    12.620 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.620    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.418ns  (logic 3.999ns (32.201%)  route 8.419ns (67.799%))
  Logic Levels:           6  (FDPE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.306     2.824    clock_inst/sec0_reg[3]_1[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I3_O)        0.124     2.948 r  clock_inst/seg_data_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.302     4.249    clock_inst/min0_reg[2]_1
    SLICE_X38Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.373 r  clock_inst/seg_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.813     5.187    clock_inst/seg_data_OBUF[5]_inst_i_7_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  clock_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.263     5.574    clock_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.698 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.735     9.433    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    12.418 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.418    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.360ns  (logic 4.365ns (35.317%)  route 7.995ns (64.683%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=57, routed)          2.200     2.678    alarm_inst/hrs1_reg[3]_1[1]
    SLICE_X44Y55         LUT6 (Prop_lut6_I3_O)        0.295     2.973 r  alarm_inst/seg_data_OBUF[6]_inst_i_12/O
                         net (fo=9, routed)           1.025     3.998    clock_inst/seg_data_OBUF[6]_inst_i_1_6
    SLICE_X39Y55         LUT5 (Prop_lut5_I3_O)        0.150     4.148 r  clock_inst/seg_data_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.575     4.723    clock_inst/seg_data_OBUF[7]_inst_i_11_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.326     5.049 r  clock_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.669     5.718    clock_inst/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.842 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.525     9.368    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    12.360 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.360    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.156ns  (logic 3.976ns (32.708%)  route 8.180ns (67.292%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.566     3.084    clock_inst/sec0_reg[3]_1[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124     3.208 f  clock_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.787     3.995    clock_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.124     4.119 r  clock_inst/seg_data_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.286     4.405    clock_inst/seg_data_OBUF[1]_inst_i_6_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.529 f  clock_inst/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.676     5.205    clock_inst/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.329 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.865     9.194    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    12.156 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.156    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.081ns  (logic 4.269ns (35.341%)  route 7.811ns (64.659%))
  Logic Levels:           6  (FDPE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          1.709     2.227    stopwatch_inst/seg_data_OBUF[6]_inst_i_5[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.124     2.351 f  stopwatch_inst/seg_data_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.976     3.327    clock_inst/seg_data_OBUF[2]_inst_i_1_1
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150     3.477 f  clock_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.805     4.282    clock_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.348     4.630 r  clock_inst/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.791     5.421    clock_inst/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.545 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.530     9.075    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    12.081 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.081    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 3.791ns (35.441%)  route 6.906ns (64.559%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.896     3.414    c_state[0]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.148     3.562 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.010     7.572    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.125    10.697 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.697    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.291ns  (logic 3.546ns (34.455%)  route 6.745ns (65.545%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.896     3.414    c_state[0]
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.538 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.849     7.387    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         2.904    10.291 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.291    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.036ns  (logic 3.562ns (35.492%)  route 6.474ns (64.508%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          2.894     3.412    c_state[0]
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.536 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.580     7.116    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         2.920    10.036 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.036    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_sequential_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.080     0.244    c_state[0]
    SLICE_X46Y61         FDCE                                         r  FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X39Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=9, routed)           0.113     0.254    seg_com_OBUF[5]
    SLICE_X37Y52         FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.028%)  route 0.165ns (53.972%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[3]/Q
                         net (fo=9, routed)           0.165     0.306    seg_com_OBUF[3]
    SLICE_X37Y52         FDCE                                         r  seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.407%)  route 0.177ns (55.593%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=11, routed)          0.177     0.318    seg_com_OBUF[0]
    SLICE_X39Y52         FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=57, routed)          0.075     0.223    c_state[1]
    SLICE_X46Y61         LUT1 (Prop_lut1_I0_O)        0.098     0.321 r  FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    n_state[0]
    SLICE_X46Y61         FDPE                                         r  FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.196%)  route 0.210ns (59.804%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=11, routed)          0.210     0.351    seg_com_OBUF[0]
    SLICE_X38Y51         FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.141ns (36.671%)  route 0.244ns (63.329%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=11, routed)          0.244     0.385    seg_com_OBUF[1]
    SLICE_X39Y54         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  led_reg[7]/Q
                         net (fo=2, routed)           0.177     0.341    alarm_inst/led_OBUF[0]
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.386 r  alarm_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.386    alarm_inst_n_22
    SLICE_X46Y55         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.141ns (35.608%)  route 0.255ns (64.392%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=9, routed)           0.255     0.396    seg_com_OBUF[2]
    SLICE_X39Y54         FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.532%)  route 0.256ns (64.468%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=11, routed)          0.256     0.397    seg_com_OBUF[1]
    SLICE_X38Y51         FDCE                                         r  seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_inst/sec0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.020ns  (logic 4.168ns (34.674%)  route 7.852ns (65.326%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    timer_inst/clk_out1
    SLICE_X41Y57         FDCE                                         r  timer_inst/sec0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  timer_inst/sec0_reg[3]/Q
                         net (fo=6, routed)           1.325     0.682    clock_inst/seg_data_OBUF[4]_inst_i_5_1[2]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.806 r  clock_inst/seg_data_OBUF[5]_inst_i_14/O
                         net (fo=5, routed)           1.046     1.852    clock_inst/seg_data_OBUF[5]_inst_i_14_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I1_O)        0.150     2.002 r  clock_inst/seg_data_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.968     2.970    clock_inst/seg_data_OBUF[5]_inst_i_6_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.326     3.296 r  clock_inst/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.822     4.119    clock_inst/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.243 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.691     7.933    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    10.921 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.921    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.605ns  (logic 4.147ns (35.738%)  route 7.458ns (64.262%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    timer_inst/clk_out1
    SLICE_X41Y57         FDCE                                         r  timer_inst/sec0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  timer_inst/sec0_reg[3]/Q
                         net (fo=6, routed)           1.325     0.682    clock_inst/seg_data_OBUF[4]_inst_i_5_1[2]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.806 r  clock_inst/seg_data_OBUF[5]_inst_i_14/O
                         net (fo=5, routed)           0.975     1.781    clock_inst/seg_data_OBUF[5]_inst_i_14_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.148     1.929 r  clock_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.469     2.399    clock_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.328     2.727 r  clock_inst/seg_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.805     3.532    clock_inst/seg_data_OBUF[4]_inst_i_2_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.656 r  clock_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.883     7.539    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    10.506 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.506    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 3.962ns (34.178%)  route 7.630ns (65.822%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    timer_inst/clk_out1
    SLICE_X45Y56         FDCE                                         r  timer_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  timer_inst/sec1_reg[2]/Q
                         net (fo=9, routed)           1.055     0.413    stopwatch_inst/seg_data_OBUF[6]_inst_i_6[1]
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.537 f  stopwatch_inst/seg_data_OBUF[7]_inst_i_19/O
                         net (fo=7, routed)           1.200     1.737    stopwatch_inst/msec1_reg[2]_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     1.861 r  stopwatch_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.726     2.588    stopwatch_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124     2.712 r  stopwatch_inst/seg_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.946     3.657    clock_inst/seg_data[3]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.781 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.703     7.484    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    10.494 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.494    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.542ns  (logic 4.402ns (38.143%)  route 7.139ns (61.857%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.620 r  clock_inst/min1_reg[3]/Q
                         net (fo=7, routed)           1.175     0.555    clock_inst/min1_reg[3]_0[3]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.295     0.850 f  clock_inst/seg_data_OBUF[2]_inst_i_10/O
                         net (fo=6, routed)           0.838     1.689    clock_inst/seg_data_OBUF[2]_inst_i_10_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.152     1.841 f  clock_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.805     2.646    clock_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.348     2.994 r  clock_inst/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.791     3.785    clock_inst/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.909 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.530     7.439    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    10.444 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.444    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.407ns  (logic 3.914ns (34.313%)  route 7.493ns (65.687%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.652    -1.100    clock_inst/clk_out1
    SLICE_X44Y60         FDCE                                         r  clock_inst/hrs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.644 f  clock_inst/hrs1_reg[1]/Q
                         net (fo=11, routed)          1.313     0.669    clock_inst/hrs1_reg[3]_0[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.793 r  clock_inst/seg_data_OBUF[4]_inst_i_7/O
                         net (fo=7, routed)           0.796     1.590    clock_inst/seg_data_OBUF[4]_inst_i_7_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I3_O)        0.124     1.714 r  clock_inst/seg_data_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.700     2.414    stopwatch_inst/seg_data_OBUF[1]_inst_i_1
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  stopwatch_inst/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.818     3.356    clock_inst/seg_data[1]_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.480 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.865     7.345    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    10.307 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.307    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.244ns  (logic 4.367ns (38.839%)  route 6.877ns (61.161%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.478    -0.620 f  clock_inst/min1_reg[3]/Q
                         net (fo=7, routed)           1.175     0.555    clock_inst/min1_reg[3]_0[3]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.295     0.850 r  clock_inst/seg_data_OBUF[2]_inst_i_10/O
                         net (fo=6, routed)           0.848     1.699    clock_inst/seg_data_OBUF[2]_inst_i_10_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I1_O)        0.150     1.849 r  clock_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.659     2.508    clock_inst/seg_data_OBUF[7]_inst_i_7_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.328     2.836 r  clock_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.669     3.505    clock_inst/seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.629 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.525     7.154    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    10.147 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.147    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.199ns  (logic 4.366ns (38.981%)  route 6.834ns (61.019%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    alarm_inst/clk_out1
    SLICE_X36Y58         FDCE                                         r  alarm_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.478    -0.620 f  alarm_inst/min1_reg[1]/Q
                         net (fo=6, routed)           0.883     0.263    alarm_inst/min1_3[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.295     0.558 r  alarm_inst/seg_data_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.149     1.707    clock_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.153     1.860 r  clock_inst/seg_data_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.804     2.664    clock_inst/seg_data_OBUF[5]_inst_i_10_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.331     2.995 r  clock_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.263     3.258    clock_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     3.382 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.735     7.117    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    10.102 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.102    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 3.791ns (39.285%)  route 5.859ns (60.715%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.651    -1.101    clk_6mhz
    SLICE_X41Y61         FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456    -0.645 r  digit_reg[5]/Q
                         net (fo=12, routed)          1.199     0.554    p_4_in[0]
    SLICE_X40Y56         LUT4 (Prop_lut4_I3_O)        0.124     0.678 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.159     0.837    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124     0.961 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.444     1.405    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.529 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.057     5.586    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     8.549 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.549    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.063ns  (logic 0.828ns (20.380%)  route 3.235ns (79.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    timer_inst/clk_out1
    SLICE_X45Y58         FDCE                                         r  timer_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  timer_inst/sec1_reg[3]/Q
                         net (fo=9, routed)           1.122     0.479    timer_inst/sec1_reg[3]_1[3]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     0.603 f  timer_inst/sec1[1]_i_3/O
                         net (fo=9, routed)           1.037     1.640    timer_inst/sec1_reg[3]_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.764 r  timer_inst/led[5]_i_3/O
                         net (fo=2, routed)           1.076     2.840    timer_inst/sec1_reg[3]_2
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.964 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     2.964    led1_out
    SLICE_X47Y55         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.982ns  (logic 0.828ns (20.795%)  route 3.154ns (79.205%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.652    -1.100    clock_inst/clk_out1
    SLICE_X43Y60         FDCE                                         r  clock_inst/hrs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.644 r  clock_inst/hrs0_reg[1]/Q
                         net (fo=11, routed)          1.154     0.511    clock_inst/hrs0_reg[3]_0[0]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.635 f  clock_inst/led[7]_i_10/O
                         net (fo=1, routed)           0.853     1.488    alarm_inst/led_reg[7]_4
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.612 f  alarm_inst/led[7]_i_4/O
                         net (fo=1, routed)           1.146     2.758    alarm_inst/led[7]_i_4_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.124     2.882 r  alarm_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     2.882    alarm_inst_n_22
    SLICE_X46Y55         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.956ns  (logic 0.467ns (48.834%)  route 0.489ns (51.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.478    -1.728    debounce_btn0_inst/clk_out1
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.361 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.489    -0.872    debounce_btn0_inst/for_mode_button
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.100    -0.772 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.772    debounce_btn0_inst_n_43
    SLICE_X45Y61         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.156ns  (logic 0.467ns (40.411%)  route 0.689ns (59.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.478    -1.728    debounce_btn0_inst/clk_out1
    SLICE_X47Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.361 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.689    -0.672    debounce_btn0_inst/for_mode_button
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.100    -0.572 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.572    debounce_btn0_inst_n_44
    SLICE_X42Y61         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.484ns  (logic 0.727ns (49.002%)  route 0.757ns (50.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X42Y56         FDCE                                         r  alarm_inst/sec0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.385    -1.339 r  alarm_inst/sec0_reg[3]/Q
                         net (fo=6, routed)           0.383    -0.956    alarm_inst/sec0_reg[3]_0[3]
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.242    -0.714 f  alarm_inst/led[7]_i_2/O
                         net (fo=1, routed)           0.373    -0.340    alarm_inst/led[7]_i_2_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.100    -0.240 r  alarm_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    alarm_inst_n_22
    SLICE_X46Y55         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.250ns  (logic 0.667ns (29.639%)  route 1.583ns (70.361%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480    -1.726    timer_inst/clk_out1
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.367    -1.359 f  timer_inst/hrs0_reg[2]/Q
                         net (fo=5, routed)           0.291    -1.068    timer_inst/hrs0_reg[2]_0[1]
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.100    -0.968 f  timer_inst/hrs0[3]_i_6__0/O
                         net (fo=8, routed)           0.400    -0.568    timer_inst/hrs0_reg[3]_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.100    -0.468 r  timer_inst/led[5]_i_3/O
                         net (fo=2, routed)           0.892     0.424    timer_inst/sec1_reg[3]_2
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.100     0.524 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.524    led1_out
    SLICE_X47Y55         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.412ns (44.909%)  route 1.732ns (55.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.556    -0.454    clk_6mhz
    SLICE_X41Y61         FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.313 r  digit_reg[4]/Q
                         net (fo=13, routed)          0.233    -0.079    digit_reg_n_0_[4]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.499     1.465    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     2.691 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.691    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/msec0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.479ns (45.800%)  route 1.750ns (54.200%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X41Y55         FDCE                                         r  stopwatch_inst/msec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/msec0_reg[0]/Q
                         net (fo=6, routed)           0.129    -0.181    clock_inst/seg_data_OBUF[4]_inst_i_5_0[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  clock_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.255     0.119    clock_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.164 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.365     1.530    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     2.777 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.777    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.531ns (46.956%)  route 1.730ns (53.044%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    timer_inst/clk_out1
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  timer_inst/hrs0_reg[2]/Q
                         net (fo=5, routed)           0.239    -0.072    clock_inst/seg_data_OBUF[3]_inst_i_2_0[1]
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.027 r  clock_inst/seg_data_OBUF[7]_inst_i_15/O
                         net (fo=8, routed)           0.149     0.122    clock_inst/hrs0_reg[2]_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.167 r  clock_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.139     0.306    clock_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.202     1.553    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.808 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.808    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.543ns (47.294%)  route 1.720ns (52.706%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    clock_inst/clk_out1
    SLICE_X36Y57         FDCE                                         r  clock_inst/min1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.148    -0.305 r  clock_inst/min1_reg[2]/Q
                         net (fo=7, routed)           0.204    -0.101    clock_inst/min1_reg[3]_0[2]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.099    -0.002 r  clock_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           0.160     0.158    clock_inst/min1_reg[2]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.203 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.356     1.559    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.251     2.810 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.810    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.447ns  (logic 1.530ns (44.387%)  route 1.917ns (55.613%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    stopwatch_inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  stopwatch_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.289 f  stopwatch_inst/min0_reg[3]/Q
                         net (fo=4, routed)           0.074    -0.214    timer_inst/seg_data_OBUF[2]_inst_i_8_1[1]
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  timer_inst/seg_data_OBUF[7]_inst_i_14/O
                         net (fo=7, routed)           0.227     0.058    clock_inst/seg_data_OBUF[2]_inst_i_2_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.103 f  clock_inst/seg_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.178     0.281    clock_inst/seg_data_OBUF[4]_inst_i_4_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.326 r  clock_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.437     1.763    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         1.231     2.994 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.994    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/min0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.466ns  (logic 1.657ns (47.789%)  route 1.810ns (52.211%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    alarm_inst/clk_out1
    SLICE_X44Y56         FDCE                                         r  alarm_inst/min0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.128    -0.324 f  alarm_inst/min0_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.190    alarm_inst/min0_3[1]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.099    -0.091 r  alarm_inst/seg_data_OBUF[6]_inst_i_12/O
                         net (fo=9, routed)           0.223     0.131    clock_inst/seg_data_OBUF[6]_inst_i_1_6
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.049     0.180 r  clock_inst/seg_data_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.176     0.356    clock_inst/seg_data_OBUF[6]_inst_i_3_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.112     0.468 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.278     1.746    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         1.269     3.015 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.015    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.759ns  (logic 1.454ns (16.595%)  route 7.305ns (83.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.925     8.759    timer_inst/rst
    SLICE_X39Y58         FDCE                                         f  timer_inst/min1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    timer_inst/clk_out1
    SLICE_X39Y58         FDCE                                         r  timer_inst/min1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.759ns  (logic 1.454ns (16.595%)  route 7.305ns (83.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.925     8.759    timer_inst/rst
    SLICE_X39Y58         FDCE                                         f  timer_inst/min1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    timer_inst/clk_out1
    SLICE_X39Y58         FDCE                                         r  timer_inst/min1_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/btn_in_d_reg[4][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.557ns  (logic 1.454ns (16.986%)  route 7.103ns (83.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.723     8.557    debounce_btn0_inst/rst
    SLICE_X43Y61         FDCE                                         f  debounce_btn0_inst/btn_in_d_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.479    -1.727    debounce_btn0_inst/clk_out1
    SLICE_X43Y61         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 1.454ns (17.240%)  route 6.978ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.597     8.431    debounce_btn0_inst/rst
    SLICE_X48Y69         FDCE                                         f  debounce_btn0_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.469    -1.737    debounce_btn0_inst/clk_out1
    SLICE_X48Y69         FDCE                                         r  debounce_btn0_inst/o_reg[12]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 1.454ns (17.240%)  route 6.978ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.597     8.431    debounce_btn0_inst/rst
    SLICE_X48Y69         FDCE                                         f  debounce_btn0_inst/o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.469    -1.737    debounce_btn0_inst/clk_out1
    SLICE_X48Y69         FDCE                                         r  debounce_btn0_inst/o_reg[13]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 1.454ns (17.240%)  route 6.978ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.597     8.431    debounce_btn0_inst/rst
    SLICE_X48Y69         FDCE                                         f  debounce_btn0_inst/o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.469    -1.737    debounce_btn0_inst/clk_out1
    SLICE_X48Y69         FDCE                                         r  debounce_btn0_inst/o_reg[14]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 1.454ns (17.240%)  route 6.978ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.597     8.431    debounce_btn0_inst/rst
    SLICE_X48Y69         FDCE                                         f  debounce_btn0_inst/o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.469    -1.737    debounce_btn0_inst/clk_out1
    SLICE_X48Y69         FDCE                                         r  debounce_btn0_inst/o_reg[15]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 1.454ns (17.245%)  route 6.975ns (82.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.595     8.429    timer_inst/rst
    SLICE_X40Y58         FDCE                                         f  timer_inst/min1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    timer_inst/clk_out1
    SLICE_X40Y58         FDCE                                         r  timer_inst/min1_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.424ns  (logic 1.454ns (17.254%)  route 6.971ns (82.746%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.590     8.424    timer_inst/rst
    SLICE_X41Y58         FDCE                                         f  timer_inst/min1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    timer_inst/clk_out1
    SLICE_X41Y58         FDCE                                         r  timer_inst/min1_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.422ns  (logic 1.454ns (17.259%)  route 6.968ns (82.741%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.380     4.710    debounce_btn0_inst/reset
    SLICE_X36Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.834 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.588     8.422    debounce_btn0_inst/rst
    SLICE_X48Y66         FDCE                                         f  debounce_btn0_inst/o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.473    -1.733    debounce_btn0_inst/clk_out1
    SLICE_X48Y66         FDCE                                         r  debounce_btn0_inst/o_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.254ns (34.830%)  route 0.475ns (65.170%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.350     0.514    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X41Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.559 r  debounce_btn0_inst/sec1[3]_i_7/O
                         net (fo=10, routed)          0.125     0.684    debounce_btn0_inst/btn_in_d_reg[3][3]_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.729 r  debounce_btn0_inst/hrs0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.729    timer_inst/D[0]
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X41Y59         FDCE                                         r  timer_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.319ns (43.152%)  route 0.420ns (56.848%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.287     0.451    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.048     0.499 r  debounce_btn0_inst/hrs0[3]_i_7/O
                         net (fo=3, routed)           0.133     0.632    timer_inst/hrs0_reg[0]_2
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.107     0.739 r  timer_inst/hrs0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.739    timer_inst/p_1_in[3]
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.254ns (33.357%)  route 0.507ns (66.643%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.287     0.451    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.496 f  debounce_btn0_inst/hrs0[3]_i_4__1/O
                         net (fo=5, routed)           0.220     0.716    clock_inst/hrs0_reg[0]_2
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.761 r  clock_inst/hrs0[3]_i_2/O
                         net (fo=1, routed)           0.000     0.761    clock_inst/hrs0[3]_i_2_n_0
    SLICE_X42Y60         FDCE                                         r  clock_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    clock_inst/clk_out1
    SLICE_X42Y60         FDCE                                         r  clock_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/hrs0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.299ns (38.463%)  route 0.478ns (61.537%))
  Logic Levels:           4  (FDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.287     0.451    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.496 r  debounce_btn0_inst/hrs0[3]_i_4__1/O
                         net (fo=5, routed)           0.135     0.631    clock_inst/hrs0_reg[0]_2
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.676 f  clock_inst/hrs0[2]_i_2__0/O
                         net (fo=1, routed)           0.056     0.732    clock_inst/hrs0[2]_i_2__0_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.777 r  clock_inst/hrs0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.777    clock_inst/hrs0[2]_i_1_n_0
    SLICE_X42Y60         FDCE                                         r  clock_inst/hrs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    clock_inst/clk_out1
    SLICE_X42Y60         FDCE                                         r  clock_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.254ns (30.821%)  route 0.570ns (69.179%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.289     0.453    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.498 r  debounce_btn0_inst/sec0[3]_i_4/O
                         net (fo=20, routed)          0.281     0.779    alarm_inst/sec0_reg[3]_1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  alarm_inst/hrs1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.824    alarm_inst/hrs1[2]_i_1__1_n_0
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    alarm_inst/clk_out1
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.254ns (30.783%)  route 0.571ns (69.217%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.289     0.453    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.498 r  debounce_btn0_inst/sec0[3]_i_4/O
                         net (fo=20, routed)          0.282     0.780    alarm_inst/sec0_reg[3]_1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.825 r  alarm_inst/hrs1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.825    alarm_inst/hrs1[0]_i_1__1_n_0
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    alarm_inst/clk_out1
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.319ns (38.655%)  route 0.506ns (61.345%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.287     0.451    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.048     0.499 r  debounce_btn0_inst/hrs0[3]_i_7/O
                         net (fo=3, routed)           0.219     0.718    timer_inst/hrs0_reg[0]_2
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.107     0.825 r  timer_inst/hrs0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.825    timer_inst/p_1_in[1]
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X40Y59         FDCE                                         r  timer_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.255ns (30.867%)  route 0.571ns (69.133%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.289     0.453    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.498 r  debounce_btn0_inst/sec0[3]_i_4/O
                         net (fo=20, routed)          0.282     0.780    alarm_inst/sec0_reg[3]_1
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.046     0.826 r  alarm_inst/hrs1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.826    alarm_inst/hrs1[1]_i_1__1_n_0
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    alarm_inst/clk_out1
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            alarm_inst/hrs1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.256ns (30.988%)  route 0.570ns (69.012%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X46Y61         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=57, routed)          0.289     0.453    debounce_btn0_inst/min1_reg[3][0]
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.498 r  debounce_btn0_inst/sec0[3]_i_4/O
                         net (fo=20, routed)          0.281     0.779    alarm_inst/sec0_reg[3]_1
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.047     0.826 r  alarm_inst/hrs1[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.826    alarm_inst/hrs1[3]_i_2__1_n_0
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    alarm_inst/clk_out1
    SLICE_X38Y59         FDCE                                         r  alarm_inst/hrs1_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hrs1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.291ns (34.688%)  route 0.548ns (65.312%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=57, routed)          0.363     0.511    debounce_btn0_inst/min1_reg[3][1]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.098     0.609 r  debounce_btn0_inst/hrs1[3]_i_6/O
                         net (fo=3, routed)           0.075     0.684    clock_inst/hrs1_reg[0]_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.729 r  clock_inst/hrs1[3]_i_1/O
                         net (fo=4, routed)           0.110     0.839    clock_inst/p_0_in
    SLICE_X44Y60         FDCE                                         r  clock_inst/hrs1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.824    -0.552    clock_inst/clk_out1
    SLICE_X44Y60         FDCE                                         r  clock_inst/hrs1_reg[1]/C





