# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"load_row_fsm_sim_func_impl.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../zysobel.srcs/sources_1/new/load_row_fsm.sv" \
"../../../../../zysobel.srcs/sim_1/new/test_clk.sv" \
"../../../../../zysobel.srcs/sim_1/new/load_row_fsm_sim.sv" \

# Do not sort compile order
nosort
