

================================================================
== Vitis HLS Report for 'DMAReadMM'
================================================================
* Date:           Fri Aug 13 11:22:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_MM2S
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    227|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     302|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     302|    391|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_260_p2                 |         +|   0|  0|  36|          29|           1|
    |empty_34_fu_235_p2                 |         +|   0|  0|  39|          32|          32|
    |sub_ln53_1_fu_204_p2               |         -|   0|  0|  38|           1|          31|
    |sub_ln53_fu_155_p2                 |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_1_fu_266_p2              |      icmp|   0|  0|  17|          29|          29|
    |icmp_ln54_fu_195_p2                |      icmp|   0|  0|  17|          30|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |burst_size_fu_213_p3               |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 227|         129|         163|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MM_video_in_2_blk_n      |   9|          2|    1|          2|
    |MM_video_in_blk_n_AR     |   9|          2|    1|          2|
    |MM_video_in_blk_n_R      |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |bf_idx_reg_136           |   9|          2|   29|         58|
    |i_blk_n                  |   9|          2|    1|          2|
    |i_out_blk_n              |   9|          2|    1|          2|
    |image_w_blk_n            |   9|          2|    1|          2|
    |image_w_out_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 164|         34|   40|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |MM_video_in_2_read_reg_279         |  32|   0|   32|          0|
    |MM_video_in_addr_read_reg_343      |  32|   0|   32|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |bf_idx_reg_136                     |  29|   0|   29|          0|
    |empty_33_reg_313                   |  29|   0|   29|          0|
    |empty_reg_299                      |  21|   0|   21|          0|
    |icmp_ln54_1_reg_334                |   1|   0|    1|          0|
    |icmp_ln54_1_reg_334_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln54_reg_304                  |   1|   0|    1|          0|
    |sext_ln53_reg_308                  |  32|   0|   32|          0|
    |tmp_reg_284                        |   1|   0|    1|          0|
    |trunc_ln1_i_reg_318                |  30|   0|   30|          0|
    |trunc_ln53_1_i_reg_289             |  30|   0|   30|          0|
    |trunc_ln53_2_i_reg_294             |  30|   0|   30|          0|
    |trunc_ln57_reg_338                 |   9|   0|    9|          0|
    |trunc_ln57_reg_338_pp0_iter1_reg   |   9|   0|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 302|   0|  302|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|             DMAReadMM|  return value|
|m_axi_MM_video_in_AWVALID      |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWREADY      |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWADDR       |  out|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWID         |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWLEN        |  out|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWSIZE       |  out|    3|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWBURST      |  out|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWLOCK       |  out|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWCACHE      |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWPROT       |  out|    3|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWQOS        |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWREGION     |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_AWUSER       |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WVALID       |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WREADY       |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WDATA        |  out|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WSTRB        |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WLAST        |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WID          |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_WUSER        |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARVALID      |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARREADY      |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARADDR       |  out|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARID         |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARLEN        |  out|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARSIZE       |  out|    3|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARBURST      |  out|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARLOCK       |  out|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARCACHE      |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARPROT       |  out|    3|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARQOS        |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARREGION     |  out|    4|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_ARUSER       |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RVALID       |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RREADY       |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RDATA        |   in|   32|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RLAST        |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RID          |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RUSER        |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_RRESP        |   in|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_BVALID       |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_BREADY       |  out|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_BRESP        |   in|    2|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_BID          |   in|    1|       m_axi|           MM_video_in|       pointer|
|m_axi_MM_video_in_BUSER        |   in|    1|       m_axi|           MM_video_in|       pointer|
|MM_video_in_2_dout             |   in|   32|     ap_fifo|         MM_video_in_2|       pointer|
|MM_video_in_2_empty_n          |   in|    1|     ap_fifo|         MM_video_in_2|       pointer|
|MM_video_in_2_read             |  out|    1|     ap_fifo|         MM_video_in_2|       pointer|
|image_w_dout                   |   in|   32|     ap_fifo|               image_w|       pointer|
|image_w_empty_n                |   in|    1|     ap_fifo|               image_w|       pointer|
|image_w_read                   |  out|    1|     ap_fifo|               image_w|       pointer|
|i_dout                         |   in|   31|     ap_fifo|                     i|       pointer|
|i_empty_n                      |   in|    1|     ap_fifo|                     i|       pointer|
|i_read                         |  out|    1|     ap_fifo|                     i|       pointer|
|axi_elt_dma_buffer_V_address0  |  out|    9|   ap_memory|  axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_ce0       |  out|    1|   ap_memory|  axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_we0       |  out|    1|   ap_memory|  axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_d0        |  out|   32|   ap_memory|  axi_elt_dma_buffer_V|         array|
|image_w_out_din                |  out|   32|     ap_fifo|           image_w_out|       pointer|
|image_w_out_full_n             |   in|    1|     ap_fifo|           image_w_out|       pointer|
|image_w_out_write              |  out|    1|     ap_fifo|           image_w_out|       pointer|
|i_out_din                      |  out|   31|     ap_fifo|                 i_out|       pointer|
|i_out_full_n                   |   in|    1|     ap_fifo|                 i_out|       pointer|
|i_out_write                    |  out|    1|     ap_fifo|                 i_out|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%MM_video_in_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %MM_video_in_2"   --->   Operation 14 'read' 'MM_video_in_2_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %image_w" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20]   --->   Operation 15 'read' 'image_w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%i_read = read i31 @_ssdm_op_Read.ap_fifo.i31P0A, i31 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %image_w_out, i32 %image_w_read" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20]   --->   Operation 17 'write' 'write_ln53' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i31P0A, i31 %i_out, i31 %i_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %image_w_read, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 0, i32 %image_w_read" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 20 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln53_1_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln53, i32 2, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 21 'partselect' 'trunc_ln53_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln53_2_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 22 'partselect' 'trunc_ln53_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i31 %i_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.46ns)   --->   "%icmp_ln54 = icmp_sgt  i30 %tmp_1, i30 0" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 25 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i30 %trunc_ln53_1_i" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 37 'zext' 'zext_ln53' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.49ns)   --->   "%sub_ln53_1 = sub i31 0, i31 %zext_ln53" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 38 'sub' 'sub_ln53_1' <Predicate = (tmp)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i30 %trunc_ln53_2_i" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 39 'zext' 'zext_ln53_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%burst_size = select i1 %tmp, i31 %sub_ln53_1, i31 %zext_ln53_1" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 40 'select' 'burst_size' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %burst_size" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 41 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mul_i_i_i_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %empty, i11 0"   --->   Operation 42 'bitconcatenate' 'mul_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.exit, void %.lr.ph.i.i.i.i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 43 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_33 = trunc i31 %burst_size" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 44 'trunc' 'empty_33' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%empty_34 = add i32 %mul_i_i_i_i, i32 %MM_video_in_2_read"   --->   Operation 45 'add' 'empty_34' <Predicate = (icmp_ln54)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_34, i32 2, i32 31" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 46 'partselect' 'trunc_ln1_i' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i30 %trunc_ln1_i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 47 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%MM_video_in_addr = getelementptr i32 %MM_video_in, i32 %sext_ln54" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 48 'getelementptr' 'MM_video_in_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 49 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 50 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 51 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 52 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 53 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 54 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 55 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln54 = br void" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 56 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 2.46>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bf_idx = phi i29 %add_ln54, void %.split.i.i.i.i, i29 0, void %.lr.ph.i.i.i.i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 57 'phi' 'bf_idx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (2.46ns)   --->   "%add_ln54 = add i29 %bf_idx, i29 1" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 58 'add' 'add_ln54' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (2.46ns)   --->   "%icmp_ln54_1 = icmp_eq  i29 %bf_idx, i29 %empty_33" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 59 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void %.split.i.i.i.i, void %.exit.loopexit" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 60 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i29 %bf_idx" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 61 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 62 [1/1] (7.30ns)   --->   "%MM_video_in_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MM_video_in_addr" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 62 'read' 'MM_video_in_addr_read' <Predicate = (!icmp_ln54_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 63 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 64 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %trunc_ln57" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 65 'zext' 'zext_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln57" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 66 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %MM_video_in_addr_read, i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 67 'store' 'store_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/data_mover_mm2s.cpp:22]   --->   Operation 70 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MM_video_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MM_video_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ axi_elt_dma_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_w_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ i_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MM_video_in_2_read        (read          ) [ 00100000000000]
image_w_read              (read          ) [ 00000000000000]
i_read                    (read          ) [ 00000000000000]
write_ln53                (write         ) [ 00000000000000]
write_ln0                 (write         ) [ 00000000000000]
tmp                       (bitselect     ) [ 00100000000000]
sub_ln53                  (sub           ) [ 00000000000000]
trunc_ln53_1_i            (partselect    ) [ 00100000000000]
trunc_ln53_2_i            (partselect    ) [ 00100000000000]
empty                     (trunc         ) [ 00100000000000]
tmp_1                     (partselect    ) [ 00000000000000]
icmp_ln54                 (icmp          ) [ 00111111111111]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000]
zext_ln53                 (zext          ) [ 00000000000000]
sub_ln53_1                (sub           ) [ 00000000000000]
zext_ln53_1               (zext          ) [ 00000000000000]
burst_size                (select        ) [ 00000000000000]
sext_ln53                 (sext          ) [ 00011111110000]
mul_i_i_i_i               (bitconcatenate) [ 00000000000000]
br_ln54                   (br            ) [ 00000000000000]
empty_33                  (trunc         ) [ 00011111111110]
empty_34                  (add           ) [ 00000000000000]
trunc_ln1_i               (partselect    ) [ 00010000000000]
sext_ln54                 (sext          ) [ 00000000000000]
MM_video_in_addr          (getelementptr ) [ 00001111111110]
empty_35                  (readreq       ) [ 00000000000000]
br_ln54                   (br            ) [ 00000000011110]
bf_idx                    (phi           ) [ 00000000001000]
add_ln54                  (add           ) [ 00000000011110]
icmp_ln54_1               (icmp          ) [ 00000000001110]
br_ln54                   (br            ) [ 00000000000000]
trunc_ln57                (trunc         ) [ 00000000001110]
MM_video_in_addr_read     (read          ) [ 00000000001010]
specpipeline_ln54         (specpipeline  ) [ 00000000000000]
specloopname_ln54         (specloopname  ) [ 00000000000000]
zext_ln57                 (zext          ) [ 00000000000000]
axi_elt_dma_buffer_V_addr (getelementptr ) [ 00000000000000]
store_ln57                (store         ) [ 00000000000000]
br_ln0                    (br            ) [ 00000000011110]
br_ln0                    (br            ) [ 00000000000000]
ret_ln22                  (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MM_video_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_video_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MM_video_in_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_video_in_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="axi_elt_dma_buffer_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_elt_dma_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_w_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="MM_video_in_2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_video_in_2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="image_w_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln53_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="0" index="2" bw="31" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_readreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="31" slack="1"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="MM_video_in_addr_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="8"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_video_in_addr_read/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="axi_elt_dma_buffer_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="axi_elt_dma_buffer_V_addr/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln57_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/12 "/>
</bind>
</comp>

<comp id="136" class="1005" name="bf_idx_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="29" slack="1"/>
<pin id="138" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="bf_idx (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="bf_idx_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="29" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bf_idx/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sub_ln53_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln53_1_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="30" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln53_1_i/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln53_2_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="30" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln53_2_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="empty_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="30" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln54_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="30" slack="0"/>
<pin id="197" dir="0" index="1" bw="30" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln53_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="1"/>
<pin id="203" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln53_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="30" slack="0"/>
<pin id="207" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln53_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="1"/>
<pin id="212" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="burst_size_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="31" slack="0"/>
<pin id="216" dir="0" index="2" bw="31" slack="0"/>
<pin id="217" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="burst_size/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln53_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_i_i_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="21" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="29" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_34_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln1_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="30" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1_i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln54_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="30" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="MM_video_in_addr_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MM_video_in_addr/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln54_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="29" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln54_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="29" slack="0"/>
<pin id="268" dir="0" index="1" bw="29" slack="8"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln57_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="29" slack="0"/>
<pin id="273" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln57_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="2"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="MM_video_in_2_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MM_video_in_2_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln53_1_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="30" slack="1"/>
<pin id="291" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53_1_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln53_2_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="30" slack="1"/>
<pin id="296" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53_2_i "/>
</bind>
</comp>

<comp id="299" class="1005" name="empty_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="21" slack="1"/>
<pin id="301" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln54_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="308" class="1005" name="sext_ln53_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53 "/>
</bind>
</comp>

<comp id="313" class="1005" name="empty_33_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="29" slack="8"/>
<pin id="315" dir="1" index="1" bw="29" slack="8"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln1_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="30" slack="1"/>
<pin id="320" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="MM_video_in_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MM_video_in_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_ln54_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="29" slack="0"/>
<pin id="331" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln54_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln57_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="2"/>
<pin id="340" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="343" class="1005" name="MM_video_in_addr_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MM_video_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="84" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="90" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="84" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="84" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="90" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="84" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="218"><net_src comp="204" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="213" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="224" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="264"><net_src comp="140" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="140" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="140" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="282"><net_src comp="78" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="287"><net_src comp="147" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="292"><net_src comp="161" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="297"><net_src comp="171" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="302"><net_src comp="181" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="307"><net_src comp="195" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="220" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="316"><net_src comp="231" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="321"><net_src comp="240" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="326"><net_src comp="253" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="332"><net_src comp="260" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="337"><net_src comp="266" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="271" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="346"><net_src comp="118" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MM_video_in | {}
	Port: axi_elt_dma_buffer_V | {12 }
	Port: image_w_out | {1 }
	Port: i_out | {1 }
 - Input state : 
	Port: DMAReadMM : MM_video_in | {3 4 5 6 7 8 9 11 }
	Port: DMAReadMM : MM_video_in_2 | {1 }
	Port: DMAReadMM : image_w | {1 }
	Port: DMAReadMM : i | {1 }
	Port: DMAReadMM : axi_elt_dma_buffer_V | {}
  - Chain level:
	State 1
		trunc_ln53_1_i : 1
		icmp_ln54 : 1
	State 2
		sub_ln53_1 : 1
		burst_size : 2
		sext_ln53 : 3
		empty_33 : 3
		empty_34 : 1
		trunc_ln1_i : 2
	State 3
		MM_video_in_addr : 1
		empty_35 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln54 : 1
		icmp_ln54_1 : 1
		br_ln54 : 2
		trunc_ln57 : 1
	State 11
	State 12
		axi_elt_dma_buffer_V_addr : 1
		store_ln57 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    sub   |          sub_ln53_fu_155          |    0    |    39   |
|          |         sub_ln53_1_fu_204         |    0    |    37   |
|----------|-----------------------------------|---------|---------|
|    add   |          empty_34_fu_235          |    0    |    39   |
|          |          add_ln54_fu_260          |    0    |    36   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln54_fu_195         |    0    |    17   |
|          |         icmp_ln54_1_fu_266        |    0    |    17   |
|----------|-----------------------------------|---------|---------|
|  select  |         burst_size_fu_213         |    0    |    31   |
|----------|-----------------------------------|---------|---------|
|          |   MM_video_in_2_read_read_fu_78   |    0    |    0    |
|   read   |      image_w_read_read_fu_84      |    0    |    0    |
|          |         i_read_read_fu_90         |    0    |    0    |
|          | MM_video_in_addr_read_read_fu_118 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |       write_ln53_write_fu_96      |    0    |    0    |
|          |       write_ln0_write_fu_104      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_112        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|             tmp_fu_147            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       trunc_ln53_1_i_fu_161       |    0    |    0    |
|partselect|       trunc_ln53_2_i_fu_171       |    0    |    0    |
|          |            tmp_1_fu_185           |    0    |    0    |
|          |         trunc_ln1_i_fu_240        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            empty_fu_181           |    0    |    0    |
|   trunc  |          empty_33_fu_231          |    0    |    0    |
|          |         trunc_ln57_fu_271         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          zext_ln53_fu_201         |    0    |    0    |
|   zext   |         zext_ln53_1_fu_210        |    0    |    0    |
|          |          zext_ln57_fu_275         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |          sext_ln53_fu_220         |    0    |    0    |
|          |          sext_ln54_fu_250         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|         mul_i_i_i_i_fu_224        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   216   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  MM_video_in_2_read_reg_279 |   32   |
|MM_video_in_addr_read_reg_343|   32   |
|   MM_video_in_addr_reg_323  |   32   |
|       add_ln54_reg_329      |   29   |
|        bf_idx_reg_136       |   29   |
|       empty_33_reg_313      |   29   |
|        empty_reg_299        |   21   |
|     icmp_ln54_1_reg_334     |    1   |
|      icmp_ln54_reg_304      |    1   |
|      sext_ln53_reg_308      |   32   |
|         tmp_reg_284         |    1   |
|     trunc_ln1_i_reg_318     |   30   |
|    trunc_ln53_1_i_reg_289   |   30   |
|    trunc_ln53_2_i_reg_294   |   30   |
|      trunc_ln57_reg_338     |    9   |
+-----------------------------+--------+
|            Total            |   338  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   216  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   338  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   338  |   225  |
+-----------+--------+--------+--------+
