#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Aug 31 19:38:01 2023
# Process ID: 22968
# Log file: /home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/planAhead_run_1/planAhead.log
# Journal file: /home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/pa.fromNetlist.tcl
# create_project -name ADS8681_Test -dir "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/planAhead_run_1" -part xc6slx9csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 92752 kilobytes

Parsing EDIF File [./planAhead_run_1/ADS8681_Test.data/cache/main_ngc_28baf708.edif]
Finished Parsing EDIF File [./planAhead_run_1/ADS8681_Test.data/cache/main_ngc_28baf708.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf]
Finished Parsing UCF File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 61e6ec19
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.477 ; gain = 202.930
set_property iostandard LVCMOS33 [get_ports [list {LEDs[7]} {LEDs[6]} {LEDs[5]} {LEDs[4]} {LEDs[3]} {LEDs[2]} {LEDs[1]} {LEDs[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {pssi_data_io[7]} {pssi_data_io[6]} {pssi_data_io[5]} {pssi_data_io[4]} {pssi_data_io[3]} {pssi_data_io[2]} {pssi_data_io[1]} {pssi_data_io[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list clk_i]]
set_property iostandard LVCMOS33 [get_ports [list pssi_clk_o]]
set_property iostandard LVCMOS33 [get_ports [list pssi_de_io]]
set_property slew FAST [get_ports [list {pssi_data_io[7]} {pssi_data_io[6]} {pssi_data_io[5]} {pssi_data_io[4]} {pssi_data_io[3]} {pssi_data_io[2]} {pssi_data_io[1]} {pssi_data_io[0]}]]
set_property slew FAST [get_ports [list pssi_clk_o]]
set_property slew FAST [get_ports [list pssi_de_io]]
set_property offchip_term NONE [get_ports [list {LEDs[7]} {LEDs[6]} {LEDs[5]} {LEDs[4]} {LEDs[3]} {LEDs[2]} {LEDs[1]} {LEDs[0]}]]
set_property offchip_term NONE [get_ports [list {pssi_data_io[7]} {pssi_data_io[6]} {pssi_data_io[5]} {pssi_data_io[4]} {pssi_data_io[3]} {pssi_data_io[2]} {pssi_data_io[1]} {pssi_data_io[0]}]]
set_property offchip_term NONE [get_ports [list pssi_clk_o]]
set_property offchip_term NONE [get_ports [list pssi_de_io]]
set_property in_term UNTUNED_SPLIT_25 [get_ports [list {pssi_data_io[7]} {pssi_data_io[6]} {pssi_data_io[5]} {pssi_data_io[4]} {pssi_data_io[3]} {pssi_data_io[2]} {pssi_data_io[1]} {pssi_data_io[0]}]]
set_property in_term NONE [get_ports [list {pssi_data_io[7]} {pssi_data_io[6]} {pssi_data_io[5]} {pssi_data_io[4]} {pssi_data_io[3]} {pssi_data_io[2]} {pssi_data_io[1]} {pssi_data_io[0]}]]
save_constraints
startgroup
set_property package_pin M13 [get_ports {LEDs[1]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {LEDs[2]}]
endgroup
set_property package_pin "" [get_ports [list  {LEDs[1]}]]
startgroup
set_property package_pin P15 [get_ports {LEDs[2]}]
endgroup
set_property package_pin "" [get_ports [list  {LEDs[2]}]]
startgroup
set_property package_pin P15 [get_ports {LEDs[1]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {LEDs[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {LEDs[3]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {LEDs[4]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {LEDs[7]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {LEDs[1]}]
endgroup
set_property package_pin "" [get_ports [list  {LEDs[1]}]]
set_property package_pin "" [get_ports [list  {LEDs[2]}]]
set_property package_pin "" [get_ports [list  {LEDs[3]}]]
set_property package_pin "" [get_ports [list  {LEDs[4]}]]
set_property package_pin "" [get_ports [list  {LEDs[7]}]]
startgroup
set_property package_pin P15 [get_ports {LEDs[0]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {LEDs[1]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {LEDs[2]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {LEDs[3]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {LEDs[4]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {LEDs[5]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {LEDs[6]}]
endgroup
save_constraints
startgroup
set_property package_pin U18 [get_ports {LEDs[7]}]
endgroup
save_constraints
startgroup
set_property package_pin V10 [get_ports clk_i]
endgroup
startgroup
set_property package_pin U7 [get_ports {pssi_data_io[0]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {pssi_data_io[1]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {pssi_data_io[2]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {pssi_data_io[3]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {pssi_data_io[4]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {pssi_data_io[5]}]
endgroup
startgroup
set_property package_pin U5 [get_ports {pssi_data_io[6]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {pssi_data_io[7]}]
endgroup
startgroup
set_property package_pin U8 [get_ports pssi_clk_o]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/planAhead_pid22968.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Aug 31 21:47:34 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
