

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Wed Apr  5 23:01:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1012|     1012|  5.060 us|  5.060 us|  1013|  1013|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52    |kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64  |kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5  |      504|      504|  2.520 us|  2.520 us|  504|  504|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   42|    1302|   2131|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   42|    1308|   2203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64  |kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5  |        0|  24|  760|  1122|    0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52    |kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2    |        0|  18|  542|  1009|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                     |        0|  42| 1302|  2131|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |tmp_address0  |  14|          3|    7|         21|
    |tmp_ce0       |  14|          3|    1|          3|
    |tmp_ce1       |   9|          2|    1|          2|
    |tmp_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  72|         15|   11|         33|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  4|   0|    4|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52_ap_start_reg    |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  6|   0|    6|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|    kernel_2mm|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|tmp_address0  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
|tmp_address1  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce1       |  out|    1|   ap_memory|           tmp|         array|
|tmp_q1        |   in|   32|   ap_memory|           tmp|         array|
|A_address0    |  out|    7|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    7|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|    7|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|B_address1    |  out|    7|   ap_memory|             B|         array|
|B_ce1         |  out|    1|   ap_memory|             B|         array|
|B_q1          |   in|   32|   ap_memory|             B|         array|
|C_address0    |  out|    7|   ap_memory|             C|         array|
|C_ce0         |  out|    1|   ap_memory|             C|         array|
|C_q0          |   in|   32|   ap_memory|             C|         array|
|C_address1    |  out|    7|   ap_memory|             C|         array|
|C_ce1         |  out|    1|   ap_memory|             C|         array|
|C_q1          |   in|   32|   ap_memory|             C|         array|
|D_address0    |  out|    7|   ap_memory|             D|         array|
|D_ce0         |  out|    1|   ap_memory|             D|         array|
|D_we0         |  out|    1|   ap_memory|             D|         array|
|D_d0          |  out|   32|   ap_memory|             D|         array|
|D_q0          |   in|   32|   ap_memory|             D|         array|
+--------------+-----+-----+------------+--------------+--------------+

