# IAC_CW
Implementation of MIPS CPU in Iverilog for IAC Coursework

This coursework was to implement a fully functioning MIPS32 CPU via a harvard or bus architecture. Our group opted for a harvard design due to its robustness and also its speed when compared to a bus interface that is not pipelined. 
