Analysis & Synthesis report for cpu_16bit
Fri Nov 25 05:40:20 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "ALU:A|J_ALU:J|addSub16:adder"
 13. Port Connectivity Checks: "ALU:A|i_alu:I|addSub16:adder"
 14. Port Connectivity Checks: "ALU:A"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 25 05:40:20 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; cpu_16bit                                   ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 891                                         ;
;     Total combinational functions  ; 876                                         ;
;     Dedicated logic registers      ; 147                                         ;
; Total registers                    ; 147                                         ;
; Total pins                         ; 84                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; cpu                ; cpu_16bit          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-12        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------+---------+
; Register.vhdl                    ; yes             ; User VHDL File  ; D:/iitb-cpu/Register.vhdl      ;         ;
; register_file.vhdl               ; yes             ; User VHDL File  ; D:/iitb-cpu/register_file.vhdl ;         ;
; alu.vhdl                         ; yes             ; User VHDL File  ; D:/iitb-cpu/alu.vhdl           ;         ;
; i_alu.vhdl                       ; yes             ; User VHDL File  ; D:/iitb-cpu/i_alu.vhdl         ;         ;
; r_alu.vhdl                       ; yes             ; User VHDL File  ; D:/iitb-cpu/r_alu.vhdl         ;         ;
; addSub16.vhdl                    ; yes             ; User VHDL File  ; D:/iitb-cpu/addSub16.vhdl      ;         ;
; j_alu.vhdl                       ; yes             ; User VHDL File  ; D:/iitb-cpu/j_alu.vhdl         ;         ;
; cpu_16bit.vhdl                   ; yes             ; User VHDL File  ; D:/iitb-cpu/cpu_16bit.vhdl     ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 891         ;
;                                             ;             ;
; Total combinational functions               ; 876         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 307         ;
;     -- 3 input functions                    ; 414         ;
;     -- <=2 input functions                  ; 155         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 876         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 147         ;
;     -- Dedicated logic registers            ; 147         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 84          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 147         ;
; Total fan-out                               ; 3306        ;
; Average fan-out                             ; 2.78        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name               ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------+---------------+--------------+
; |cpu                       ; 876 (1)             ; 147 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 84   ; 0            ; 0          ; |cpu                              ; cpu           ; work         ;
;    |ALU:A|                 ; 450 (160)           ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A                        ; ALU           ; work         ;
;       |J_ALU:J|            ; 10 (10)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A|J_ALU:J                ; J_ALU         ; work         ;
;       |R_ALU:R|            ; 119 (82)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A|R_ALU:R                ; R_ALU         ; work         ;
;          |addSub16:adder|  ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A|R_ALU:R|addSub16:adder ; addSub16      ; work         ;
;       |i_alu:I|            ; 161 (127)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A|i_alu:I                ; i_alu         ; work         ;
;          |addSub16:adder|  ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|ALU:A|i_alu:I|addSub16:adder ; addSub16      ; work         ;
;    |register_file:rf|      ; 425 (296)           ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf             ; register_file ; work         ;
;       |reg:R0|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R0      ; reg           ; work         ;
;       |reg:R1|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R1      ; reg           ; work         ;
;       |reg:R2|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R2      ; reg           ; work         ;
;       |reg:R3|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R3      ; reg           ; work         ;
;       |reg:R4|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R4      ; reg           ; work         ;
;       |reg:R5|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R5      ; reg           ; work         ;
;       |reg:R6|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R6      ; reg           ; work         ;
;       |reg:R7|             ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |cpu|register_file:rf|reg:R7      ; reg           ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+------------------------------------------------------+--------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal      ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------+------------------------+
; ALU:A|C_flag[3]                                      ; ALU:A|C_flag[3]          ; yes                    ;
; ALU:A|Z_flag[3]                                      ; ALU:A|Z_flag[3]          ; yes                    ;
; ALU:A|i_alu:I|cout                                   ; ALU:A|Equal0             ; yes                    ;
; ALU:A|R_ALU:R|adderA[14]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[12]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[10]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[8]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[6]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[4]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[2]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[0]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[0]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[1]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[1]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[2]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[3]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[3]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[4]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[5]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[5]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[6]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[7]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[7]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[8]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[9]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[9]                              ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[10]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[11]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[11]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[12]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[13]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[13]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[14]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderA[15]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|R_ALU:R|adderB[15]                             ; ALU:A|R_ALU:R|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|C_ch                                   ; GND                      ; yes                    ;
; ALU:A|R_ALU:R|C_ch                                   ; ALU:A|R_ALU:R|rfD3[14]   ; yes                    ;
; ALU:A|i_alu:I|zout                                   ; ALU:A|i_alu:I|zout       ; yes                    ;
; ALU:A|D2[0][15]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][15]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][14]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][14]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][13]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][13]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][12]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][12]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][11]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][11]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][10]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][10]                                      ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][9]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][9]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][8]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][8]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][7]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][7]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][6]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][6]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][5]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][5]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][4]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][4]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][3]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][3]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][2]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][2]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][0]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][0]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D2[0][1]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|D1[0][1]                                       ; ALU:A|op_proc            ; yes                    ;
; ALU:A|i_alu:I|Z_ch                                   ; GND                      ; yes                    ;
; ALU:A|i_alu:I|adderA[15]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[14]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[13]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[12]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[11]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[10]                             ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[9]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[8]                              ; ALU:A|i_alu:I|adderB[15] ; yes                    ;
; ALU:A|i_alu:I|adderA[8]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[6]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[4]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[2]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[0]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[0]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[1]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[1]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[2]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[3]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[3]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[4]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderA[5]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[5]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[6]                              ; ALU:A|i_alu:I|adderB[15] ; yes                    ;
; ALU:A|i_alu:I|adderA[7]                              ; ALU:A|i_alu:I|adderB[0]  ; yes                    ;
; ALU:A|i_alu:I|adderB[7]                              ; ALU:A|i_alu:I|adderB[15] ; yes                    ;
; ALU:A|rfA2[1]                                        ; ALU:A|rfA1[2]            ; yes                    ;
; ALU:A|rfA2[0]                                        ; ALU:A|rfA1[2]            ; yes                    ;
; ALU:A|rfA2[2]                                        ; ALU:A|rfA1[2]            ; yes                    ;
; ALU:A|rfA1[1]                                        ; ALU:A|rfA1[2]            ; yes                    ;
; Number of user-specified and inferred latches = 322  ;                          ;                        ;
+------------------------------------------------------+--------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ALU:A|J_ALU:J|rfD3[1..6]              ; Merged with ALU:A|J_ALU:J|rfD3[0]      ;
; ALU:A|J_ALU:J|rfD3[0]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |cpu|register_file:rf|reg:R7|d_read[15] ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |cpu|ALU:A|J_ALU:J|rfA2[1]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cpu|ALU:A|i_alu:I|rfA3[0]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cpu|ALU:A|rfD3[1]                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |cpu|ALU:A|rfA3[2]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |cpu|register_file:rf|Mux29             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |cpu|register_file:rf|Mux7              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|ALU:A|i_alu:I|rfD3[15]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:A|J_ALU:J|addSub16:adder"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ALU:A|i_alu:I|addSub16:adder" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; b[15..9] ; Input ; Info     ; Stuck at GND               ;
+----------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:A"                                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ma_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; md_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ma_read  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 147                         ;
;     ENA               ; 146                         ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 877                         ;
;     normal            ; 877                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 414                         ;
;         4 data inputs ; 307                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 4.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 25 05:40:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_16bit -c cpu_16bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ram_65536x16.vhdl
    Info (12022): Found design unit 1: RAM_65536X16-Behavioral File: D:/iitb-cpu/RAM_65536X16.vhdl Line: 17
    Info (12023): Found entity 1: RAM_65536X16 File: D:/iitb-cpu/RAM_65536X16.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register.vhdl
    Info (12022): Found design unit 1: reg-sim File: D:/iitb-cpu/Register.vhdl Line: 13
    Info (12023): Found entity 1: reg File: D:/iitb-cpu/Register.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhdl
    Info (12022): Found design unit 1: register_file-Struct File: D:/iitb-cpu/register_file.vhdl Line: 11
    Info (12023): Found entity 1: register_file File: D:/iitb-cpu/register_file.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-struct File: D:/iitb-cpu/alu.vhdl Line: 24
    Info (12023): Found entity 1: ALU File: D:/iitb-cpu/alu.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file i_alu.vhdl
    Info (12022): Found design unit 1: i_alu-tan File: D:/iitb-cpu/i_alu.vhdl Line: 25
    Info (12023): Found entity 1: i_alu File: D:/iitb-cpu/i_alu.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file r_alu.vhdl
    Info (12022): Found design unit 1: R_ALU-struct File: D:/iitb-cpu/r_alu.vhdl Line: 20
    Info (12023): Found entity 1: R_ALU File: D:/iitb-cpu/r_alu.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file addsub16.vhdl
    Info (12022): Found design unit 1: addSub16-struct File: D:/iitb-cpu/addSub16.vhdl Line: 11
    Info (12023): Found entity 1: addSub16 File: D:/iitb-cpu/addSub16.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file j_alu.vhdl
    Info (12022): Found design unit 1: J_ALU-struct File: D:/iitb-cpu/j_alu.vhdl Line: 23
    Info (12023): Found entity 1: J_ALU File: D:/iitb-cpu/j_alu.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu_16bit.vhdl
    Info (12022): Found design unit 1: cpu-construct File: D:/iitb-cpu/cpu_16bit.vhdl Line: 21
    Info (12023): Found entity 1: cpu File: D:/iitb-cpu/cpu_16bit.vhdl Line: 4
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at cpu_16bit.vhdl(8): used implicit default value for signal "mA_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
Warning (10541): VHDL Signal Declaration warning at cpu_16bit.vhdl(9): used implicit default value for signal "mD_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu_16bit.vhdl(11): used implicit default value for signal "mA_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
Warning (10036): Verilog HDL or VHDL warning at cpu_16bit.vhdl(50): object "sigmAw" assigned a value but never read File: D:/iitb-cpu/cpu_16bit.vhdl Line: 50
Warning (10036): Verilog HDL or VHDL warning at cpu_16bit.vhdl(50): object "sigmAr" assigned a value but never read File: D:/iitb-cpu/cpu_16bit.vhdl Line: 50
Warning (10036): Verilog HDL or VHDL warning at cpu_16bit.vhdl(50): object "sigmDw" assigned a value but never read File: D:/iitb-cpu/cpu_16bit.vhdl Line: 50
Warning (10541): VHDL Signal Declaration warning at cpu_16bit.vhdl(50): used implicit default value for signal "sigmDr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/iitb-cpu/cpu_16bit.vhdl Line: 50
Warning (10542): VHDL Variable Declaration warning at cpu_16bit.vhdl(87): used initial value expression for variable "opcode" because variable was never assigned a value File: D:/iitb-cpu/cpu_16bit.vhdl Line: 87
Warning (10492): VHDL Process Statement warning at cpu_16bit.vhdl(87): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/cpu_16bit.vhdl Line: 87
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:A" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 53
Warning (10542): VHDL Variable Declaration warning at alu.vhdl(102): used initial value expression for variable "opcode" because variable was never assigned a value File: D:/iitb-cpu/alu.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at alu.vhdl(102): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at alu.vhdl(105): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at alu.vhdl(106): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 106
Warning (10492): VHDL Process Statement warning at alu.vhdl(107): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 107
Warning (10492): VHDL Process Statement warning at alu.vhdl(108): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 108
Warning (10492): VHDL Process Statement warning at alu.vhdl(109): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at alu.vhdl(110): signal "D3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 110
Warning (10492): VHDL Process Statement warning at alu.vhdl(111): signal "C_ch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 111
Warning (10492): VHDL Process Statement warning at alu.vhdl(112): signal "C_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at alu.vhdl(114): signal "Z_ch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 114
Warning (10492): VHDL Process Statement warning at alu.vhdl(115): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 115
Warning (10492): VHDL Process Statement warning at alu.vhdl(118): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 118
Warning (10492): VHDL Process Statement warning at alu.vhdl(119): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 119
Warning (10492): VHDL Process Statement warning at alu.vhdl(120): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 120
Warning (10492): VHDL Process Statement warning at alu.vhdl(121): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 121
Warning (10492): VHDL Process Statement warning at alu.vhdl(122): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 122
Warning (10492): VHDL Process Statement warning at alu.vhdl(123): signal "D3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 123
Warning (10492): VHDL Process Statement warning at alu.vhdl(124): signal "Awrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at alu.vhdl(125): signal "Aread" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 125
Warning (10492): VHDL Process Statement warning at alu.vhdl(126): signal "Dwrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 126
Warning (10492): VHDL Process Statement warning at alu.vhdl(127): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at alu.vhdl(128): signal "C_ch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 128
Warning (10492): VHDL Process Statement warning at alu.vhdl(129): signal "C_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 129
Warning (10492): VHDL Process Statement warning at alu.vhdl(131): signal "Z_ch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 131
Warning (10492): VHDL Process Statement warning at alu.vhdl(132): signal "Z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 132
Warning (10492): VHDL Process Statement warning at alu.vhdl(135): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at alu.vhdl(136): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 136
Warning (10492): VHDL Process Statement warning at alu.vhdl(137): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 137
Warning (10492): VHDL Process Statement warning at alu.vhdl(138): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 138
Warning (10492): VHDL Process Statement warning at alu.vhdl(139): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at alu.vhdl(140): signal "D3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 140
Warning (10492): VHDL Process Statement warning at alu.vhdl(141): signal "Awrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 141
Warning (10492): VHDL Process Statement warning at alu.vhdl(142): signal "Aread" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 142
Warning (10492): VHDL Process Statement warning at alu.vhdl(143): signal "Dwrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 143
Warning (10492): VHDL Process Statement warning at alu.vhdl(144): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/alu.vhdl Line: 144
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "rfA1", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "rfA2", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "rfA3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "D1", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "D2", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "rfD3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "C_flag", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "Z_flag", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "mA_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "mA_read", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "mD_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (10631): VHDL Process Statement warning at alu.vhdl(101): inferring latch(es) for signal or variable "Dread", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[2][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Dread[1][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mD_write[15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_read[15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "mA_write[15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "Z_flag[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "C_flag[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfD3[15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[2][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[1][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D2[0][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[2][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[1][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][3]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][4]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][5]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][6]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][7]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][8]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][9]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][10]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][11]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][12]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][13]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][14]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "D1[0][15]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA3[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA3[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA3[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA2[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA2[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA2[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA1[0]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA1[1]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (10041): Inferred latch for "rfA1[2]" at alu.vhdl(101) File: D:/iitb-cpu/alu.vhdl Line: 101
Info (12128): Elaborating entity "R_ALU" for hierarchy "ALU:A|R_ALU:R" File: D:/iitb-cpu/alu.vhdl Line: 93
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(39): used initial value expression for variable "opcode" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 39
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(39): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 39
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(40): used initial value expression for variable "rA" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 40
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(40): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 40
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(41): used initial value expression for variable "rB" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 41
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(41): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 41
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(42): used initial value expression for variable "rC" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 42
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(42): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 42
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(43): used initial value expression for variable "varC" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 43
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(43): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 43
Warning (10542): VHDL Variable Declaration warning at r_alu.vhdl(44): used initial value expression for variable "varZ" because variable was never assigned a value File: D:/iitb-cpu/r_alu.vhdl Line: 44
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(44): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 44
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(57): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 57
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(58): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 58
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(59): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 59
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(60): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 60
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(61): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 61
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(70): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 70
Warning (10492): VHDL Process Statement warning at r_alu.vhdl(70): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/r_alu.vhdl Line: 70
Warning (10631): VHDL Process Statement warning at r_alu.vhdl(38): inferring latch(es) for signal or variable "adderA", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/r_alu.vhdl Line: 38
Warning (10631): VHDL Process Statement warning at r_alu.vhdl(38): inferring latch(es) for signal or variable "adderB", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/r_alu.vhdl Line: 38
Warning (10631): VHDL Process Statement warning at r_alu.vhdl(38): inferring latch(es) for signal or variable "rfD3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/r_alu.vhdl Line: 38
Warning (10631): VHDL Process Statement warning at r_alu.vhdl(38): inferring latch(es) for signal or variable "C_ch", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/r_alu.vhdl Line: 38
Warning (10631): VHDL Process Statement warning at r_alu.vhdl(38): inferring latch(es) for signal or variable "Z_ch", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "Z_ch" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "C_ch" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[0]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[1]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[2]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[3]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[4]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[5]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[6]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[7]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[8]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[9]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[10]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[11]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[12]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[13]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[14]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "rfD3[15]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[0]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[1]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[2]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[3]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[4]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[5]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[6]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[7]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[8]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[9]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[10]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[11]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[12]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[13]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[14]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderB[15]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[0]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[1]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[2]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[3]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[4]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[5]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[6]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[7]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[8]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[9]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[10]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[11]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[12]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[13]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[14]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (10041): Inferred latch for "adderA[15]" at r_alu.vhdl(38) File: D:/iitb-cpu/r_alu.vhdl Line: 38
Info (12128): Elaborating entity "addSub16" for hierarchy "ALU:A|R_ALU:R|addSub16:adder" File: D:/iitb-cpu/r_alu.vhdl Line: 36
Warning (10492): VHDL Process Statement warning at addSub16.vhdl(19): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/addSub16.vhdl Line: 19
Warning (10492): VHDL Process Statement warning at addSub16.vhdl(20): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/addSub16.vhdl Line: 20
Info (12128): Elaborating entity "i_alu" for hierarchy "ALU:A|i_alu:I" File: D:/iitb-cpu/alu.vhdl Line: 94
Warning (10036): Verilog HDL or VHDL warning at i_alu.vhdl(47): object "bin" assigned a value but never read File: D:/iitb-cpu/i_alu.vhdl Line: 47
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(53): signal "Inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 53
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(54): signal "Inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 54
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(55): signal "Inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 55
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(56): signal "Inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 56
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(60): signal "Inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 60
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(67): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 67
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(69): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 69
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(70): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 70
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(71): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 71
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(79): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 79
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(82): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 82
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(83): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 83
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(84): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(87): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 87
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(94): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 94
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(97): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(98): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(99): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(102): signal "mD_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(112): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(112): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(114): signal "rfD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 114
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(116): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 116
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(117): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 117
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(118): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 118
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(139): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(143): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 143
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(145): signal "adderS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 145
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(146): signal "adderC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 146
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(147): signal "adderZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 147
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(155): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 155
Warning (10492): VHDL Process Statement warning at i_alu.vhdl(159): signal "rfD1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/i_alu.vhdl Line: 159
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "rfA1", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "rfA3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "C_ch", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "Z_ch", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "adderA", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "adderB", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "rfD3", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "cout", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "zout", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "rfA2", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "mA_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "mD_write", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Warning (10631): VHDL Process Statement warning at i_alu.vhdl(42): inferring latch(es) for signal or variable "mA_read", which holds its previous value in one or more paths through the process File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_read[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mD_write[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "mA_write[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA2[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA2[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA2[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "zout" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "cout" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfD3[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderB[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[3]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[4]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[5]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[6]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[7]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[8]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[9]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[10]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[11]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[12]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[13]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[14]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "adderA[15]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "Z_ch" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "C_ch" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA3[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA3[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA3[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA1[0]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA1[1]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (10041): Inferred latch for "rfA1[2]" at i_alu.vhdl(42) File: D:/iitb-cpu/i_alu.vhdl Line: 42
Info (12128): Elaborating entity "J_ALU" for hierarchy "ALU:A|J_ALU:J" File: D:/iitb-cpu/alu.vhdl Line: 95
Warning (10036): Verilog HDL or VHDL warning at j_alu.vhdl(33): object "adderC" assigned a value but never read File: D:/iitb-cpu/j_alu.vhdl Line: 33
Warning (10036): Verilog HDL or VHDL warning at j_alu.vhdl(33): object "adderZ" assigned a value but never read File: D:/iitb-cpu/j_alu.vhdl Line: 33
Warning (10542): VHDL Variable Declaration warning at j_alu.vhdl(39): used initial value expression for variable "opcode" because variable was never assigned a value File: D:/iitb-cpu/j_alu.vhdl Line: 39
Warning (10492): VHDL Process Statement warning at j_alu.vhdl(39): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/j_alu.vhdl Line: 39
Warning (10542): VHDL Variable Declaration warning at j_alu.vhdl(40): used initial value expression for variable "rA" because variable was never assigned a value File: D:/iitb-cpu/j_alu.vhdl Line: 40
Warning (10492): VHDL Process Statement warning at j_alu.vhdl(40): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/j_alu.vhdl Line: 40
Warning (10542): VHDL Variable Declaration warning at j_alu.vhdl(41): used initial value expression for variable "imm" because variable was never assigned a value File: D:/iitb-cpu/j_alu.vhdl Line: 41
Warning (10492): VHDL Process Statement warning at j_alu.vhdl(41): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/iitb-cpu/j_alu.vhdl Line: 41
Warning (10445): VHDL Subtype or Type Declaration warning at j_alu.vhdl(66): subtype or type has null range File: D:/iitb-cpu/j_alu.vhdl Line: 66
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 74
Info (10041): Inferred latch for "dw[0][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[0][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[1][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[2][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[3][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[4][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[5][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[6][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][0]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][1]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][2]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][3]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][4]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][5]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][6]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][7]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][8]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][9]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][10]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][11]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][12]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][13]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][14]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (10041): Inferred latch for "dw[7][15]" at register_file.vhdl(23) File: D:/iitb-cpu/register_file.vhdl Line: 23
Info (12128): Elaborating entity "reg" for hierarchy "register_file:rf|reg:R0" File: D:/iitb-cpu/register_file.vhdl Line: 25
Warning (13012): Latch ALU:A|C_flag[3] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|Z_flag[3] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|R_ALU:R|C_ch has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|adderA[15] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][15] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[14] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][14] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[13] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][13] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[12] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][12] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[11] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][11] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[10] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][10] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[9] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][9] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderB[8] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|adderA[8] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][8] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[6] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][6] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[4] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][4] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[2] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][2] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[0] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][0] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[1] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][1] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[3] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][3] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderA[5] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][5] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderB[6] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|adderA[7] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][7] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|i_alu:I|adderB[7] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA2[1] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA2[0] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA2[2] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA1[1] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA1[0] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA1[2] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA2[1] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA2[0] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA2[2] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA1[1] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA1[0] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA1[2] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[15] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA3[0] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA3[1] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfA3[2] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[14] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[13] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[12] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[11] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[10] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[9] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[8] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[7] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[6] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[5] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[4] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[3] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[2] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[0] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|rfD3[1] has unsafe behavior File: D:/iitb-cpu/alu.vhdl Line: 101
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[12] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[15] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][15] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[15] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA3[0] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA3[1] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfA3[2] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[14] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][14] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[14] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[13] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][13] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[13] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[12] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][12] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[12] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[11] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][11] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[11] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[10] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][10] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[10] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[9] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][9] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[9] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[8] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][8] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[8] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[7] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][7] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[7] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[6] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][6] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[6] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[5] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][5] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[5] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[4] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][4] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[4] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[3] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][3] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[3] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[2] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][2] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[2] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[0] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][0] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[0] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13012): Latch ALU:A|i_alu:I|rfD3[1] has unsafe behavior File: D:/iitb-cpu/i_alu.vhdl Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:A|D1[1][1] File: D:/iitb-cpu/alu.vhdl Line: 101
Warning (13012): Latch ALU:A|R_ALU:R|rfD3[1] has unsafe behavior File: D:/iitb-cpu/r_alu.vhdl Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inp[15] File: D:/iitb-cpu/cpu_16bit.vhdl Line: 6
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mA_write[0]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[1]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[2]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[3]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[4]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[5]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[6]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[7]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[8]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[9]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[10]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[11]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[12]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[13]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[14]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mA_write[15]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 8
    Warning (13410): Pin "mD_write[0]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[1]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[2]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[3]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[4]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[5]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[6]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[7]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[8]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[9]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[10]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[11]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[12]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[13]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[14]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mD_write[15]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 9
    Warning (13410): Pin "mA_read[0]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[1]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[2]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[3]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[4]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[5]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[6]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[7]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[8]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[9]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[10]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[11]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[12]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[13]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[14]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
    Warning (13410): Pin "mA_read[15]" is stuck at GND File: D:/iitb-cpu/cpu_16bit.vhdl Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mD_read[0]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[1]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[2]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[3]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[4]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[5]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[6]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[7]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[8]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[9]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[10]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[11]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[12]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[13]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[14]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
    Warning (15610): No output dependent on input pin "mD_read[15]" File: D:/iitb-cpu/cpu_16bit.vhdl Line: 12
Info (21057): Implemented 976 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 892 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 384 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Fri Nov 25 05:40:20 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


