// Library - 16nm, Cell - nor_1x, View - schematic
// LAST TIME SAVED: Apr 24 05:23:53 2015
// NETLIST TIME: May 28 02:41:06 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module nor_1x (Y, A, B);

output  Y;

input  A, B;


_ANALOG_BEGIN
M3 (Y B or_pd_ps cds_globals.\vdd! ) pfet w=200n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (or_pd_ps A cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=200n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (Y B cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (Y A cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

endmodule
