
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Thu Dec 11 13:47:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 525.387 ; gain = 221.734
Command: read_checkpoint -auto_incremental -incremental C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.555 ; gain = 542.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:53]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/decoder.vhd:34' bound to instance 'Inst_Decoder' of component 'decoder' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:90]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/decoder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/decoder.vhd:45]
INFO: [Synth 8-3491] module 'Multiplex' declared at 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Multiplex.vhd:35' bound to instance 'Inst_Multi' of component 'Multiplex' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Multiplex' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Multiplex.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Multiplex' (0#1) [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Multiplex.vhd:45]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Prescaler.vhd:38' bound to instance 'Inst_Prescaler' of component 'Prescaler' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Prescaler.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (0#1) [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Prescaler.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TOP' (0#1) [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:53]
WARNING: [Synth 8-3848] Net digcont in module/entity TOP does not have driver. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd:46]
WARNING: [Synth 8-3917] design TOP has port digneg[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port digneg[0] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[15] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[14] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[13] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[12] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[11] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[10] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[9] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[8] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[7] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[6] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[5] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[4] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[3] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[0] driven by constant 1
WARNING: [Synth 8-7129] Port digcont[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_confir in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_10 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_20 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_50 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_1 in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.770 ; gain = 659.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.770 ; gain = 659.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.770 ; gain = 659.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1417.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1417.707 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1417.707 ; gain = 711.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1417.707 ; gain = 711.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1417.707 ; gain = 711.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1417.707 ; gain = 711.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TOP has port digneg[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port digneg[0] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[15] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[14] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[13] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[12] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[11] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[10] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[9] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[8] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[7] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[6] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[5] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[4] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[3] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Err[0] driven by constant 1
WARNING: [Synth 8-7129] Port digcont[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port digcont[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_confir in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_10 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_20 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_50 in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_1 in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1417.707 ; gain = 711.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1560.508 ; gain = 854.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1579.727 ; gain = 873.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1589.363 ; gain = 882.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    14|
|5     |LUT4   |     3|
|6     |LUT6   |     3|
|7     |FDRE   |    19|
|8     |IBUF   |    11|
|9     |OBUF   |    27|
|10    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1819.836 ; gain = 1061.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1819.836 ; gain = 1113.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1829.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ed3aad19
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1830.723 ; gain = 1299.914
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1830.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 13:48:21 2025...
