// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_143_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        blockllr_src_2_ch_V_address0,
        blockllr_src_2_ch_V_ce0,
        blockllr_src_2_ch_V_we0,
        blockllr_src_2_ch_V_d0,
        llr_src_2_ch_address0,
        llr_src_2_ch_ce0,
        llr_src_2_ch_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] blockllr_src_2_ch_V_address0;
output   blockllr_src_2_ch_V_ce0;
output   blockllr_src_2_ch_V_we0;
output  [5:0] blockllr_src_2_ch_V_d0;
output  [11:0] llr_src_2_ch_address0;
output   llr_src_2_ch_ce0;
input  [5:0] llr_src_2_ch_q0;

reg ap_idle;
reg blockllr_src_2_ch_V_ce0;
reg blockllr_src_2_ch_V_we0;
reg llr_src_2_ch_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln142_fu_113_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] select_ln142_fu_143_p3;
reg   [7:0] select_ln142_reg_283;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln142_1_fu_151_p3;
reg   [4:0] select_ln142_1_reg_288;
wire   [63:0] zext_ln146_1_fu_195_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln146_4_fu_254_p1;
reg   [7:0] q_fu_56;
wire   [7:0] add_ln143_fu_200_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_q_load;
reg   [4:0] p_fu_60;
reg   [4:0] ap_sig_allocacmp_p_load;
reg   [11:0] indvar_flatten_fu_64;
wire   [11:0] add_ln142_1_fu_119_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [0:0] icmp_ln143_fu_137_p2;
wire   [4:0] add_ln142_fu_131_p2;
wire   [9:0] p_shl215_mid2_fu_167_p3;
wire   [9:0] q_cast_fu_175_p1;
wire   [9:0] add_ln146_1_fu_179_p2;
wire   [11:0] zext_ln146_fu_185_p1;
wire   [11:0] p_shl_mid2_fu_159_p3;
wire   [11:0] add_ln146_fu_189_p2;
wire   [10:0] tmp_84_fu_228_p3;
wire   [14:0] tmp_fu_221_p3;
wire   [14:0] zext_ln146_2_fu_235_p1;
wire   [14:0] sub_ln146_fu_239_p2;
wire   [14:0] zext_ln146_3_fu_245_p1;
wire   [14:0] add_ln146_2_fu_248_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln142_fu_113_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_64 <= add_ln142_1_fu_119_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_64 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln142_fu_113_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            p_fu_60 <= select_ln142_1_fu_151_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            p_fu_60 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln142_fu_113_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            q_fu_56 <= add_ln143_fu_200_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            q_fu_56 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_fu_113_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln142_1_reg_288 <= select_ln142_1_fu_151_p3;
        select_ln142_reg_283 <= select_ln142_fu_143_p3;
    end
end

always @ (*) begin
    if (((icmp_ln142_fu_113_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_64;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_load = 5'd0;
    end else begin
        ap_sig_allocacmp_p_load = p_fu_60;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_q_load = 8'd0;
    end else begin
        ap_sig_allocacmp_q_load = q_fu_56;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        blockllr_src_2_ch_V_ce0 = 1'b1;
    end else begin
        blockllr_src_2_ch_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        blockllr_src_2_ch_V_we0 = 1'b1;
    end else begin
        blockllr_src_2_ch_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        llr_src_2_ch_ce0 = 1'b1;
    end else begin
        llr_src_2_ch_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln142_1_fu_119_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln142_fu_131_p2 = (ap_sig_allocacmp_p_load + 5'd1);

assign add_ln143_fu_200_p2 = (select_ln142_fu_143_p3 + 8'd1);

assign add_ln146_1_fu_179_p2 = (p_shl215_mid2_fu_167_p3 + q_cast_fu_175_p1);

assign add_ln146_2_fu_248_p2 = (sub_ln146_fu_239_p2 + zext_ln146_3_fu_245_p1);

assign add_ln146_fu_189_p2 = (zext_ln146_fu_185_p1 + p_shl_mid2_fu_159_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign blockllr_src_2_ch_V_address0 = zext_ln146_4_fu_254_p1;

assign blockllr_src_2_ch_V_d0 = llr_src_2_ch_q0;

assign icmp_ln142_fu_113_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd3200) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_137_p2 = ((ap_sig_allocacmp_q_load == 8'd160) ? 1'b1 : 1'b0);

assign llr_src_2_ch_address0 = zext_ln146_1_fu_195_p1;

assign p_shl215_mid2_fu_167_p3 = {{select_ln142_1_fu_151_p3}, {5'd0}};

assign p_shl_mid2_fu_159_p3 = {{select_ln142_1_fu_151_p3}, {7'd0}};

assign q_cast_fu_175_p1 = select_ln142_fu_143_p3;

assign select_ln142_1_fu_151_p3 = ((icmp_ln143_fu_137_p2[0:0] == 1'b1) ? add_ln142_fu_131_p2 : ap_sig_allocacmp_p_load);

assign select_ln142_fu_143_p3 = ((icmp_ln143_fu_137_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_q_load);

assign sub_ln146_fu_239_p2 = (tmp_fu_221_p3 - zext_ln146_2_fu_235_p1);

assign tmp_84_fu_228_p3 = {{select_ln142_1_reg_288}, {6'd0}};

assign tmp_fu_221_p3 = {{select_ln142_1_reg_288}, {10'd0}};

assign zext_ln146_1_fu_195_p1 = add_ln146_fu_189_p2;

assign zext_ln146_2_fu_235_p1 = tmp_84_fu_228_p3;

assign zext_ln146_3_fu_245_p1 = select_ln142_reg_283;

assign zext_ln146_4_fu_254_p1 = add_ln146_2_fu_248_p2;

assign zext_ln146_fu_185_p1 = add_ln146_1_fu_179_p2;

endmodule //ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_143_2
