<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/subgroup/tile/impl/payload_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.5</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('payload__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">payload_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="payload__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="subgroup_2tile_2api_8hpp.html">subgroup/tile/api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="op__function_8hpp.html">subgroup/tile/impl/op_function.hpp</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html">   38</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">block_2d</a>, mem_layout_,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag_,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a17dacf25db9ce5e09b4c73cd89fbe513">   41</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a17dacf25db9ce5e09b4c73cd89fbe513">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">   42</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a> = dtype_;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab021844c63358f5053dbcb0c99212614">   43</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab1c1d2325661deee98cda0c4ac3903b2">   44</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#aec78f346019f92e1d85d08e75f40699b">   45</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a3d2992462c7e39c17e48563f2510315b">   46</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_x = tile_desc::num_block_x;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_y = tile_desc::num_block_y;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block = tile_desc::num_block;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t remained_size_y = tile_desc::remained_size_y;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a17dacf25db9ce5e09b4c73cd89fbe513">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>            memory_layout, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#afdb034396392475273b8bd5fd9fbdca3">   59</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transpose</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>            = memory_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a0f8a0e900c8850aa2feda9afb40f08f9">   62</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#af8eaa2649389006a49326208c9baed37">   63</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> reg_transpose</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>            = register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a6c91fd9d7ca249acd072bb49a2a7f331">   65</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> trans = mem_transpose ^ reg_transpose;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ad1e1142fa4281c656b755c3840f9c856">   67</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a>) &lt; 4) &amp;&amp; !mem_transpose</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                    || register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a623291e5260e8dc57fdc7f13875ea373">   70</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_dword_transpose = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a>) &lt; 4) &amp;&amp; trans;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a86831a1977708e8ed6856180d164fcea">   72</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a86831a1977708e8ed6856180d164fcea">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;mem_dword_transpose, uint32_t,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a>&gt;::type;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a579a80aa15f0eb3fc14ef58a77a41d57">   74</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a86831a1977708e8ed6856180d164fcea">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a>);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a18596c08247f49dd334b9ea814da58f9">   76</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16 * num_block&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a18596c08247f49dd334b9ea814da58f9">payloads</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab30099615e9dfdf7e93290d705b56fe9">   78</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab30099615e9dfdf7e93290d705b56fe9">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    }</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab646dd583b7b2d520d58b914f878aec5">   82</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab646dd583b7b2d520d58b914f878aec5">mem_payload_t</a>(</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        int32_t offset</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                / scale_factor;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    }</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a20c59d3a6acaa236529485ab9c773bc5">   93</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a20c59d3a6acaa236529485ab9c773bc5">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x = 0,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>            <span class="keywordtype">int</span> surface_offset_y = 0) {</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                surface_height, surface_pitch, surface_offset_x / scale_factor,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                surface_offset_y);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    }</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a43c29ad51f87ce6dd3add613bc197f8d">  103</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a43c29ad51f87ce6dd3add613bc197f8d">init</a>(</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_desc) {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        int32_t offset</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                = <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a>(base_tdesc)</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                / scale_factor;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a>(</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), offset);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a1457b66c5707a8a8f3379227ed5b1094">  114</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a1457b66c5707a8a8f3379227ed5b1094">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x = 0,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            <span class="keywordtype">int</span> surface_offset_y = 0) {</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                surface_height, surface_pitch, surface_offset_x / scale_factor,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                surface_offset_y);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a05e4effd4780f37d38f80354a553a5cc">  124</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a05e4effd4780f37d38f80354a553a5cc">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// ~mem_payload_t(){}</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#aff8fc5130e0c1181fade76c65f3ece88">  129</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#aff8fc5130e0c1181fade76c65f3ece88">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        this-&gt;payload = rhs.payload;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    }</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a88a110f33bb3a268e08bb0721632f918">  135</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a88a110f33bb3a268e08bb0721632f918">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                        payloads_2d.row(i), offset / scale_factor);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>            }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block; i++) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(payloads_2d.row(i), offset);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>            }</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        }</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    }</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <span class="keyword">auto</span> payloads_2d = payloads.xetla_format&lt;uint32_t, num_block, 16&gt;();</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_block_y; i++) {</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                    i * num_block_x, 0);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, block_size_y, 1,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                    mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>            base_offset_y += block_size_y;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        <span class="comment">// process the tail</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (remained_size_y &gt; 0) {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>            <span class="keyword">auto</span> tdesc_row_2d = payloads_2d.xetla_select&lt;num_block_x, 1, 16, 1&gt;(</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                    num_block_y * num_block_x, 0);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>            prepare_tile_desc_core&lt;num_block_x, block_size_x, remained_size_y,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                    1, mem_transpose&gt;(tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        }</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keyword">template</span> &lt;uint32_t num_tdesc, uint32_t size_x, uint32_t size_y,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>            uint8_t arr_len, <span class="keywordtype">bool</span> trans&gt;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> payloads_row_2d,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>            payloads_row_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            <span class="keyword">constexpr</span> uint8_t block_width</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                    = trans ? (size_y / scale_factor) : (size_x / scale_factor);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>            <span class="keyword">constexpr</span> uint8_t block_height = trans ? size_x : size_y;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen = (block_width - 1)</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                    | ((block_height - 1) &lt;&lt; 8) | ((arr_len - 1) &lt;&lt; 16);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                    payloads_row_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>            <span class="comment">// To mimic dw transpose for word/byte data type with transpose and pack</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>            uint32_t offset_width = trans ? (base_offset_y / scale_factor)</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                          : (base_offset_x / scale_factor);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            uint32_t offset_height = trans ? base_offset_x : base_offset_y;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(payloads_row_2d.row(j), offset_width);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(payloads_row_2d.row(j), offset_height);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>            base_offset_x += size_x * arr_len;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>        }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    }</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>};</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, gpu_arch arch_tag_&gt;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html">  211</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">block_1d</a>,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag_,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">  214</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a> = dtype_;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ae19c7b99b24ec8e7aac9ca43f4e7b3eb">  215</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ae19c7b99b24ec8e7aac9ca43f4e7b3eb">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#aa366c6ce3ff0fac9300c11a731df1b0e">  216</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ad5325ff8bc60bbd7410a6765969d8b7d">  217</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a6aeaebf9cb0e08f5c9ef575f79de1270">  218</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a04e25ff5ab3268760fa2f658e706227f">  219</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keyword">static_assert</span>(tile_size_y == 1,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>            <span class="stringliteral">&quot;For tile_size_y &gt; 1 case, please use 2d block message! &quot;</span>);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ae19c7b99b24ec8e7aac9ca43f4e7b3eb">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3912de1938c2b407f50538964f836621">  230</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = tile_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">  231</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0), uint64_t,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a0ed29004a571d1920c7e187fb51c49ab">  235</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a8335f22666dbe3ca2127bc3876145e51">  237</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a8335f22666dbe3ca2127bc3876145e51">base_offset</a>;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a4422ef9b30bcc4d276bdf627eeb125bb">  238</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a4422ef9b30bcc4d276bdf627eeb125bb">base_ptr</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a1d84842c20ec10ca263102da58188b9c">  239</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a1d84842c20ec10ca263102da58188b9c">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a12dce7b6794d8c54a213f33eb05db50b">  241</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a12dce7b6794d8c54a213f33eb05db50b">mem_payload_t</a>(</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3be18a1e5ff4c853f2befe34263632c7">  250</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3be18a1e5ff4c853f2befe34263632c7">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    }</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a0e40f0ed0a7cea8710864f763ac2b2cc">  259</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a0e40f0ed0a7cea8710864f763ac2b2cc">init</a>(</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a50d99f18c8d35b22b8509200da6be644">  268</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a50d99f18c8d35b22b8509200da6be644">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    }</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ac19ff64a5a5c18d3ff7143c5fce434c0">  277</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ac19ff64a5a5c18d3ff7143c5fce434c0">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    }</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a95471449b261d215216dd79341b914b2">  283</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a95471449b261d215216dd79341b914b2">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a308e596e5e33f8215a621f164334328a">  284</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a308e596e5e33f8215a621f164334328a">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    }</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#aee823b7e56a8a739becba9499f5a6803">  292</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#aee823b7e56a8a739becba9499f5a6803">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>            base_offset += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">dtype</a>);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>            base_offset += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        }</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>};</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, gpu_arch arch_tag_&gt;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html">  308</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">atomic_add</a>,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag_,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">  311</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a> = dtype_;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#af444313c221e1c8e9c1c082f4c65ba2f">  312</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#af444313c221e1c8e9c1c082f4c65ba2f">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a9f978348777a55b668e4da5479720502">  313</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#ac00475e720bf267d03d59d70bb3755da">  314</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a96c18544f9623a01dce2dc44f5a0472b">  315</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a27e471c0a254c0c7f9fce83d57fcd3b2">  316</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keyword">static_assert</span>(</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>            <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>) &gt;= 4, <span class="stringliteral">&quot;for atomic add, we only support DW or QW&quot;</span>);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#af444313c221e1c8e9c1c082f4c65ba2f">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a02b85c8051116065cb5fb68ce052e6e3">  329</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a79b20fcf86e71833c1d516341ef5b700">  331</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="comment">// for pvc, we can use simd16 or simd32</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a26b08c67eb0fabc51a2eb62698948222">  335</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#af96f721eef7d5ae4e352eef03ce05499">  336</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3dfabb6bb42f1918f813ef0cd5a208e4">  337</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>            = ((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                      &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>            ? 32</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>            : 16;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a05b6afe0cb3ccada9cc8a8c95caaf01d">  343</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a46f1232248a69f47b44962626e4c96c0">  344</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a5c90616cf3adb1f25013539c1bcc5803">  345</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * block_size_x;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3b590921c49c64036af50e54c3a30ad3">  347</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3b590921c49c64036af50e54c3a30ad3">channel_offset</a>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a834f4713f6ec8e406ed851c91880fb21">  348</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a834f4713f6ec8e406ed851c91880fb21">step_x</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#acd2742ed4b844a58a3857bd484798a56">  349</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#acd2742ed4b844a58a3857bd484798a56">step_y</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a2f818d04eea196c0a6ab30e4dc377cdc">  350</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a2f818d04eea196c0a6ab30e4dc377cdc">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a22a64ed16cf12b1ab3abb3eccd4d1439">  351</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a22a64ed16cf12b1ab3abb3eccd4d1439">width_in_elems</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a69c0300579c591461f21ab4104807500">  352</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a69c0300579c591461f21ab4104807500">height_in_elems</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aa93d9bd0f0998f58dcf1e38d3e28d145">  353</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aa93d9bd0f0998f58dcf1e38d3e28d145">base_x</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a77eb7a76280c854eda8f801e99d6890b">  354</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a77eb7a76280c854eda8f801e99d6890b">base_y</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a392752c9d2df632a63711416f51de01f">  355</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a392752c9d2df632a63711416f51de01f">base_pointer</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3c51e979b1646324b4cff8a48291e6e6">  357</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3c51e979b1646324b4cff8a48291e6e6">mem_payload_t</a>(</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        base_pointer = (uint64_t)mem_tdesc.base.base;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#ae1ecb825f89e885e105ad902188d1463">  373</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#ae1ecb825f89e885e105ad902188d1463">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        base_pointer = (uint64_t)p;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    }</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#abdbac2492633d96dc8a0ca7b6aa398ed">  389</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#abdbac2492633d96dc8a0ca7b6aa398ed">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        base_pointer = (uint64_t)p;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a7c0986c14982d615a489df321fbcdaaa">  405</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a7c0986c14982d615a489df321fbcdaaa">init</a>(</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        base_pointer = (uint64_t)mem_tdesc.base.base;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>        base_pointer += base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    }</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aaaee1ace86a2049ec62873cf428805d9">  421</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aaaee1ace86a2049ec62873cf428805d9">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    }</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a0257c30f606fdda3c5e528535bc8eaea">  433</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a0257c30f606fdda3c5e528535bc8eaea">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a32277e6d904a5dd5aa1f0108d8996478">  434</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a32277e6d904a5dd5aa1f0108d8996478">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        this-&gt;base_pointer = rhs.base_pointer;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        this-&gt;channel_offset = rhs.channel_offset;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    }</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a014e10af44804da9dc2597d5758de06c">  448</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a014e10af44804da9dc2597d5758de06c">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>            base_pointer += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">dtype</a>);</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>            base_x += offset;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>            base_pointer += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>            base_y += offset;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>        }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    }</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>};</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, gpu_arch arch_tag_&gt;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html">  465</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">block_1d</a>,</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">  468</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a> = dtype_;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a24504cedb1a2fc5dbdd125a66ec9e8c2">  469</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a24504cedb1a2fc5dbdd125a66ec9e8c2">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ae790c414ac8b159f0d37934023eaa027">  470</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a34676ec5e81f06d5be74c7e1a1285256">  471</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#aee524a357d6f6463b5a3e97b0f6ba252">  472</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a0773e85d2fd9164a5172e9f7687059e5">  473</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a24504cedb1a2fc5dbdd125a66ec9e8c2">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a63bb22a3fa76935a612dffa95f1bc54f">  484</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#aad24740ad977aec6f8466c659a5b9891">  486</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a8f3b9bbb282490076a83b36544c7a858">  488</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t bytes_per_row = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ade570f3302c3a0adbb57503fac035f19">  489</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ade570f3302c3a0adbb57503fac035f19">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>            (bytes_per_row % <span class="keyword">sizeof</span>(uint64_t) == 0), uint64_t,</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>            <span class="keyword">typename</span> std::conditional&lt;(bytes_per_row % <span class="keyword">sizeof</span>(uint32_t) == 0),</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac251099fd7d243dc3dc64cb7f57c8456">  493</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ade570f3302c3a0adbb57503fac035f19">mem_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a4af94d00af65c7b8c5bd231e20f4dcfd">  495</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a4af94d00af65c7b8c5bd231e20f4dcfd">address</a>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ad89be610bdc1bbc18cc7992ecdfff243">  496</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ad89be610bdc1bbc18cc7992ecdfff243">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a0333bd90b247d1d143b48c814ce40acb">  498</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a0333bd90b247d1d143b48c814ce40acb">mem_payload_t</a>(</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>        address = mem_tdesc.base.base + offset_y * pitch_in_bytes</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>                + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    }</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a5c15961b5e1b68bd74fdb68b75701ce6">  506</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a5c15961b5e1b68bd74fdb68b75701ce6">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>        address = base + offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ab0dae858d265bb3e22c6adf16e1b08e5">  514</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ab0dae858d265bb3e22c6adf16e1b08e5">init</a>(</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        uint32_t offset_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        uint32_t offset_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        address = mem_tdesc.base.base + offset_y * pitch_in_bytes</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    }</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac14310073eaa251f5ad277b59f929c8a">  523</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac14310073eaa251f5ad277b59f929c8a">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>        address = base + offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    }</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac941877f496ee8a0f7b6f82e1cf1abd5">  531</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac941877f496ee8a0f7b6f82e1cf1abd5">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a6f343eafa82b8c0b8058fb169e23331d">  536</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a6f343eafa82b8c0b8058fb169e23331d">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#af0c1f51eadb05fd28bf4f5486cebcd57">  537</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#af0c1f51eadb05fd28bf4f5486cebcd57">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    }</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a99206f236a7dd779270910327d89f00e">  544</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a99206f236a7dd779270910327d89f00e">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">dtype</a>);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>        }</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    }</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>};</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_&gt;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html">  563</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">unaligned_2d</a>,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt; {</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">  565</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a> = dtype_;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a57ed113e7cf3cf6fe35c94ce2cc098c5">  566</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a57ed113e7cf3cf6fe35c94ce2cc098c5">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ab178c3f3dc5b0600c914e54e4ff5fdc0">  567</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a1116707b96cc6269e9e7de6a1d487f36">  568</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#afb8795011cc334b536bd4f7e095f4e29">  569</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a08c2b3f4b3991929194384be0b1c7dab">  570</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a57ed113e7cf3cf6fe35c94ce2cc098c5">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ac3f83178c8035c58c31a38e8bab558ad">  583</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transpose</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>            = memory_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a894fe7ea7bbdfe2b3e37c953fa1550b6">  586</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a97729983dd39df371d411cfceb84ce66">  587</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> reg_transpose</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>            = register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#adf46d2b05184c8722e83feed472d80b7">  589</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> trans = mem_transpose ^ reg_transpose;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#acb949a5c547f885e3b50583d9508b3bf">  591</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>) &lt; 4) &amp;&amp; !mem_transpose</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>            &amp;&amp; (register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>                    || register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a785c81d86a40d4fb1c02fec38c173ab7">  595</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a41b5bd6bcc16b38a24377d2bf2f3832c">  597</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">  600</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="comment">// for pvc, we can use simd16 or simd32</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#adbbc887304f48e0e4958cf7a4f3a6930">  603</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7d6aad9b5839be2bf5c2c8bffe9bb74a">  604</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a6d70f65fff5c605618bf50a6ef2b0dd5">  605</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>            = ((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                      &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>            ? 32</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>            : 16;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    <span class="comment">// static constexpr uint32_t num_channel = 32;</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2f81fb8de20d9ac464f8c98a06075766">  612</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a50381c42d12b6bcfca48b2566a12c5d8">  613</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2703c49f9311afef8ad1043a13002e62">  615</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2703c49f9311afef8ad1043a13002e62">channel_offset</a>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4a6347b74c80eb44af6c2c7241a6d98a">  616</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4a6347b74c80eb44af6c2c7241a6d98a">step_x</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a6f27542e6afb46d1e2361521c588c018">  617</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a6f27542e6afb46d1e2361521c588c018">step_y</a>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a931d2afebbb14a03de7e3dc8fb7cc71c">  619</a></span>    uint64_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a931d2afebbb14a03de7e3dc8fb7cc71c">base_offset</a>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ae39b163375d601bb0f35e41638ca4d40">  620</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ae39b163375d601bb0f35e41638ca4d40">base_x</a>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a9204e31ea6a1a78d0251e8e8b47fe897">  621</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a9204e31ea6a1a78d0251e8e8b47fe897">base_y</a>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#adf9f894a15492a95e93345832d1020f9">  622</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#adf9f894a15492a95e93345832d1020f9">width_in_elems</a>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a108b9bd92ff2223700169c79478c2b80">  623</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a108b9bd92ff2223700169c79478c2b80">height_in_elems</a>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a22de6a032e07915f84cb719344e6bab5">  625</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a22de6a032e07915f84cb719344e6bab5">base_ptr</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ac2f18d9ad7ada1b3f754686a0b0bb72e">  626</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ac2f18d9ad7ada1b3f754686a0b0bb72e">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a20039e23915b361e8d9b832766a6b590">  628</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a20039e23915b361e8d9b832766a6b590">mem_payload_t</a>(</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>        base_offset = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    }</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2c571b0cd385827045632a3f7f98df5d">  645</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2c571b0cd385827045632a3f7f98df5d">mem_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        base_offset = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    }</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4c8507e76ceeabbf8a8d98a441e16c6c">  662</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4c8507e76ceeabbf8a8d98a441e16c6c">init</a>(</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        pitch_in_bytes = mem_tdesc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>        base_x = mem_tdesc.coord.x;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        base_y = mem_tdesc.coord.y;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        width_in_elems = mem_tdesc.shape.x;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        height_in_elems = mem_tdesc.shape.y;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        base_offset = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> *)mem_tdesc.base.base;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    }</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aea42cac29d145453771a1922d909984a">  679</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aea42cac29d145453771a1922d909984a">init</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>        base_x = surface_offset_x;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>        base_y = surface_offset_y;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        width_in_elems = surface_width;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        height_in_elems = surface_height;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>        base_offset = base_y * pitch_in_bytes + base_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">mem_dtype</a> *)p;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>        step_x = channel_index % num_channel_x;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>        step_y = channel_index / num_channel_x;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        channel_offset = step_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>) + step_y * pitch_in_bytes;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    }</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#accc08bda7de7e6a1dea1191bb1109fdd">  696</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#accc08bda7de7e6a1dea1191bb1109fdd">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    }</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a023ce0064b80e6e236ec8bb5060b4be0">  709</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a023ce0064b80e6e236ec8bb5060b4be0">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a0f8415f36f8a7e29812da43d5e6a8f82">  710</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a0f8415f36f8a7e29812da43d5e6a8f82">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>        this-&gt;base_x = rhs.base_x;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>        this-&gt;base_y = rhs.base_y;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>        this-&gt;width_in_elems = rhs.width_in_elems;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>        this-&gt;height_in_elems = rhs.height_in_elems;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>        this-&gt;step_x = rhs.step_x;</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>        this-&gt;step_y = rhs.step_y;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    }</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aab3e779dc966c7e00da831625dce115c">  725</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aab3e779dc966c7e00da831625dce115c">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>            base_offset += int64_t(offset) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">dtype</a>);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>            base_x += offset;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>            base_offset += int64_t(offset) * pitch_in_bytes;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>            base_y += offset;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>        }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    }</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>};</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, gpu_arch arch_tag_&gt;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html">  742</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_, tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">scatter</a>,</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_,</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">  745</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a> = dtype_;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a8c6c7a6018325cbe9f5d52f7c4818886">  746</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a8c6c7a6018325cbe9f5d52f7c4818886">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a0729b810b450706bb218c64a54bdccb7">  747</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#aea14527f430231a655deb080641efcac">  748</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a0d25d2f98375948c780c32871483f01b">  749</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a2ca11402a4f1b6b92804bf397ecb67a6">  750</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a8c6c7a6018325cbe9f5d52f7c4818886">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>,</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af2c7d6c8175ddf326d0a901706b13b2a">  761</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> register_layout = tile_desc::register_layout;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a2beb8d1178223e2d9f108e8a8c0b7670">  762</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> mem_transform</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>            = (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>) &lt; 4) &amp;&amp; register_layout == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ab84cd088f4f174a8173229798f0c6327">  765</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a2e67727e63c5edf4942bcabb572a3d62">  767</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">  769</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a> = <span class="keyword">typename</span> std::conditional&lt;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>            (block_bytes % (16 * <span class="keyword">sizeof</span>(uint64_t)) == 0), uint64_t,</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>            <span class="keyword">typename</span> std::conditional&lt;(block_bytes % (16 * <span class="keyword">sizeof</span>(uint32_t))</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                                              == 0),</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>                    uint32_t, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>&gt;::type&gt;::type;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="comment">// we can use simd16 or simd32</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#aa51834658f29b07586d5e157d7c561d0">  775</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>);</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a508bbb2f3c53996be6b1af9222e8ec6c">  776</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abbdd8971ef0cdeea012a5a3c86f73c36">  778</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>            = ((tile_bytes % max_bytes) == 0 &amp;&amp; (block_bytes % max_bytes) == 0)</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>            ? 32</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>            : 16;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a33b62df73a1c40fa2f4cba789c10f3dc">  782</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>            = block_size_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#aecc2f1b8771bded07a907e91e9e693eb">  784</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y = num_channel / num_channel_x;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad043d2024b3a68d6c6141f249da00d14">  785</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad043d2024b3a68d6c6141f249da00d14">address</a>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a26f432d874e8b5d0c26597c3da37925d">  786</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a26f432d874e8b5d0c26597c3da37925d">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#adbe30b496ffee738c6b03965ef8bfd64">  787</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#adbe30b496ffee738c6b03965ef8bfd64">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a27286a08a552d2d6a7babf8f2de2ba14">  788</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a27286a08a552d2d6a7babf8f2de2ba14">wg_height_in_elems</a>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcfb6040c2d3e5fa41c19d33b7af8b6f">  790</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcfb6040c2d3e5fa41c19d33b7af8b6f">mem_payload_t</a>(</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>        address = start_address</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>)</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    }</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a02af38d19a599fdd17aafa7ae87221bd">  807</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a02af38d19a599fdd17aafa7ae87221bd">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>        address = start_address</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>)</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    }</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcc6cecf0fc68b2309f2de2b970a2a24">  823</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcc6cecf0fc68b2309f2de2b970a2a24">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>        address = start_address</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>)</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a241f4cb3b5a687bbcebd46f9101b5029">  839</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a241f4cb3b5a687bbcebd46f9101b5029">init</a>(</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> &amp;mem_tdesc) {</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>        address = start_address</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                + (channel_index % num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">mem_dtype</a>)</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>                + (channel_index / num_channel_x) * pitch_in_bytes;</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    }</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a446d208c31e922d04d60cb0f361a0ce1">  856</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a446d208c31e922d04d60cb0f361a0ce1">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    }</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#acfa1cd702bab1e8f9a412f618198ad17">  863</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#acfa1cd702bab1e8f9a412f618198ad17">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#afcd9f88a3af84e0bab563a096c55b3e7">  864</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#afcd9f88a3af84e0bab563a096c55b3e7">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    }</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad026e0d0fec2c047068529b904998089">  873</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad026e0d0fec2c047068529b904998089">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">dtype</a>);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>        }</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    }</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>};</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>        uint32_t block_size_x_, uint32_t block_size_y_, <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html">  890</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>                <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">vnni_tiled_col_major</a>&gt;,</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_,</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">  895</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a> = dtype_;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aa37ae6c35957b39983a904137f6daee6">  896</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>            block_size_y_, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>&gt;;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">  898</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">  899</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aad80efc2d3636086e4dc1afd15a78841">  900</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> message_type = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#afab51ae68d4e50c1ea2bf5a7bd242d08">  901</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = tile_desc::block_size_x;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = tile_desc::block_size_y;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>,</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad99c9ad7b0cee83fd1261e353218522a">  912</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_bytes</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>            = tile_size_x * tile_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a96db9061a07ec2f7c8ae0393ea89e0dd">  914</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_bytes</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>            = block_size_x * block_size_y * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">  916</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a> = uint32_t;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a0469e737226dcd85f96fa26c36f86b70">  917</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t vnni_scale_factor</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">  919</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t is_simd16_vec</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>            = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad8280d295ab7f3f30730dd20dbde0059">  921</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_vector_size = is_simd16_vec</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>            ? <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd</a>&lt;tile_size_y / vnni_scale_factor, 8&gt;::value</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>            : 1;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac94e93b9388e85d0d0299d04ec624bc3">  925</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t min_store_bytes = 16 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>);</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a2a1c2bccbf3c319e88a5a36fca324eda">  926</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_store_bytes = 32 * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>);</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">  927</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel = is_simd16_vec</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>            ? 16</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>            : (((tile_bytes % max_store_bytes) == 0</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                       &amp;&amp; (block_bytes % max_store_bytes) == 0)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                            ? 32</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>                            : 16);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a22c4ef4968bf4e8aa28f7e293fdb482d">  933</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_x = block_size_x;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a874eeca4ebb5eb8f73f523061429a865">  934</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_channel_y</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>            = is_simd16_vec ? 1 : num_channel / num_channel_x;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a12d086bf2bb4be9dc34e3567621a54ef">  936</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t store_elems = num_channel_y * num_vector_size</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>            * vnni_scale_factor * block_size_x;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a91c7b9e0ab9bf2e1b1e03796a816772c">  938</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a91c7b9e0ab9bf2e1b1e03796a816772c">address</a>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac7e8e879b837089af8e8f5f4dddbe75a">  939</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac7e8e879b837089af8e8f5f4dddbe75a">pitch_in_bytes</a>;</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a47a896759ed37dc70ca995ce626fe1bb">  940</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a47a896759ed37dc70ca995ce626fe1bb">cyclic_count</a>;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aeea67786435eeec81d45d92c2a143072">  941</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aeea67786435eeec81d45d92c2a143072">wg_width_in_bytes</a>;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad1d871f6d493b04269d263447c9e08c2">  942</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad1d871f6d493b04269d263447c9e08c2">wg_height_in_elems</a>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>    <span class="comment">// ~mem_payload_t(){}</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a556caee700052a75964f03551abf028f">  947</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a556caee700052a75964f03551abf028f">mem_payload_t</a>(</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> mem_tdesc) {</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>        address = start_address</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>    }</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3cf5bbdf0a98c691503f4b3d0b212745">  965</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3cf5bbdf0a98c691503f4b3d0b212745">mem_payload_t</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>        address = start_address</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>));</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>    }</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae4942ab21c92f9a293a26c074196f195">  983</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae4942ab21c92f9a293a26c074196f195">init</a>(uint32_t base, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y) {</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>        wg_width_in_bytes = surface_width * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>        wg_height_in_elems = surface_height;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>        uint32_t start_address = base;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>        address = start_address</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>                + ((channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>                        + (channel_index / num_channel_x)</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>                                * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>));</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>        cyclic_count = 0;</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>    }</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad33aab586729910e09efa641368948c0"> 1001</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad33aab586729910e09efa641368948c0">init</a>(</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, memory_layout, memory_space&gt;</a> mem_tdesc) {</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_tdesc.get_tdesc();</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>        cyclic_count = 0;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>        pitch_in_bytes = base_tdesc[4];</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>        wg_width_in_bytes = base_tdesc[2];</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>        wg_height_in_elems = base_tdesc[3];</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>        uint32_t offset_x = base_tdesc[5];</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>        uint32_t offset_y = base_tdesc[6];</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>        uint32_t start_address = base_tdesc[0];</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>        start_address += offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_channel&gt;</a> channel_index</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>                = xetla_vector_gen&lt;uint32_t, num_channel&gt;(0, 1);</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>        address = start_address</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>                + (channel_index % num_channel_x) * pitch_in_bytes</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>                + (channel_index / num_channel_x) * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>);</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    }</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac853d2ca275a6bcab0112d77d8c0992c"> 1019</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac853d2ca275a6bcab0112d77d8c0992c">mem_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    }</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ade180bcc5bcd6cb25f5a60034b278fc0"> 1027</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ade180bcc5bcd6cb25f5a60034b278fc0">mem_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae8ab17f08bce7d06e3377850d4922c4f"> 1028</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae8ab17f08bce7d06e3377850d4922c4f">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>        this-&gt;address = rhs.address;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>        this-&gt;cyclic_count = 0;</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>        this-&gt;wg_width_in_bytes = rhs.wg_width_in_bytes;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>        this-&gt;wg_height_in_elems = rhs.wg_height_in_elems;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    }</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac855fc6cba92c8ec9e9d82525c63e483"> 1038</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac855fc6cba92c8ec9e9d82525c63e483">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>            address += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>);</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>            address += offset * pitch_in_bytes;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>        }</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    }</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>};</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_,</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>        uint32_t block_size_x_, uint32_t block_size_y_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>        uint32_t num_coop_sg_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_, <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html"> 1056</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_,</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>                reg_layout_&gt;,</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>        mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62"> 1061</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">dtype</a> = dtype_;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a27cc9eaa6f229ffa5eea5ddddefe0388"> 1062</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_,</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>            block_size_y_, reg_layout_&gt;;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a0f8636294bf58f6df0c89235cc9eee0b"> 1064</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a5247eb28de304745599f3c30d91b5b00"> 1065</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a4c9ddaabff757faaf802ea8e3f883e33"> 1066</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = tile_desc::tile_size_x;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = tile_desc::tile_size_y;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major = mem_layout_ == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_w</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>            = is_col_major ? tile_size_y : tile_size_x;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_h</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>            = is_col_major ? tile_size_x : tile_size_y;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    <span class="keyword">using </span>load_store_attr = <span class="keyword">typename</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>            arch_tag&gt;::template load_store_attr&lt;msg_type::block_2d&gt;;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t special_prefetch_width</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>            = load_store_attr::special_prefetch_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">dtype</a>);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t normal_prefetch_width</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>            = load_store_attr::max_load_width_in_bytes / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">dtype</a>);</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_special_prefetch</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>            = (mem_tile_size_w % special_prefetch_width) == 0;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_w = is_special_prefetch</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>            ? special_prefetch_width</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>            : (normal_prefetch_width &gt; mem_tile_size_w ? mem_tile_size_w</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                                                       : normal_prefetch_width);</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_h</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>            = load_store_attr::max_load_height_in_elem;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    <span class="comment">//could have over-prefetch, but that&#39;s should be fine</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t max_num_block_w</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>            = (mem_tile_size_w + block_size_w - 1) / block_size_w;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg = num_coop_sg_;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg_w</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">detail::gcd&lt;num_coop_sg, max_num_block_w&gt;::value</a>;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg_h = num_coop_sg / num_coop_sg_w;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_w = max_num_block_w / num_coop_sg_w;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_w = block_size_w * num_block_w;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_h</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>            = (mem_tile_size_h + num_coop_sg_h - 1) / num_coop_sg_h;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_block_h</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>            = (tile_size_h + block_size_h - 1) / block_size_h;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, mem_layout_,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, num_coop_sg_, arch_tag&gt;;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6d1b187e30f545c4291b0abc31528ed6"> 1109</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_tdesc = num_block_w * num_block_h;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a8ca59ca816072789393251161b20116f"> 1110</a></span>    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, num_tdesc * 16&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a8ca59ca816072789393251161b20116f">tdesc_prefetch</a>;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a74c783b14c64cacd89a4450910b29c83"> 1112</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a74c783b14c64cacd89a4450910b29c83">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    }</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ad30f3a3284db88b4c423044ee07ef1ac"> 1116</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ad30f3a3284db88b4c423044ee07ef1ac">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ae7ea6f5a0ac1c11763c584429d2b1116"> 1118</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ae7ea6f5a0ac1c11763c584429d2b1116">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>        this-&gt;tdesc_prefetch = rhs.tdesc_prefetch;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    }</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#aa919a95b23e7adc05e20c2cb825bd177"> 1123</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#aa919a95b23e7adc05e20c2cb825bd177">prefetch_payload_t</a>(</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::global&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc = mem_desc.get_tdesc();</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        uint32_t coop_id_x = coop_id % num_coop_sg_w;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>        uint32_t coop_id_y = coop_id / num_coop_sg_w;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_x * tile_size_w);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>                base_tdesc.xetla_format&lt;uint32_t&gt;(), coop_id_y * tile_size_h);</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#adba23ad7b8eeb40ccd1b8edd3f1c50f3"> 1136</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#adba23ad7b8eeb40ccd1b8edd3f1c50f3">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>        uint32_t coop_id_x = coop_id % num_coop_sg_w;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>        uint32_t coop_id_y = coop_id / num_coop_sg_w;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>        <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">xetla_fill_tdesc</a>(base_tdesc.xetla_format&lt;uint32_t&gt;(), p, surface_width,</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>                surface_height, surface_pitch,</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>                surface_offset_x + coop_id_x * tile_size_w,</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>                surface_offset_y + coop_id_y * tile_size_h);</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>        prepare_tdesc(base_tdesc);</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    }</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    <span class="comment">// ~prefetch_payload_t(){}</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a4090f6ca826e7f5a46cf59a85925d217"> 1153</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a4090f6ca826e7f5a46cf59a85925d217">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>            }</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_tdesc; i++) {</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(tdesc_2d.row(i), offset);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>            }</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>        }</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    }</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> prepare_tdesc(<a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc) {</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>        <span class="keyword">auto</span> tdesc_2d = tdesc_prefetch.xetla_format&lt;uint32_t, num_tdesc, 16&gt;();</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>        uint32_t base_offset_y = 0;</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; tile_size_h / block_size_h; i++) {</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>            prepare_tile_desc_core&lt;num_block_w, block_size_w, block_size_h&gt;(</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>                    tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>            base_offset_y += block_size_h;</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>        }</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> ((tile_size_h % block_size_h) != 0) {</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>            <span class="keyword">constexpr</span> <span class="keywordtype">int</span> i = tile_size_h / block_size_h;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>            <span class="keyword">auto</span> tdesc_row_2d = tdesc_2d.xetla_select&lt;num_block_w, 1, 16, 1&gt;(</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>                    i * num_block_w, 0);</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>            <span class="keyword">constexpr</span> uint32_t remain_size_y = tile_size_h % block_size_h;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>            prepare_tile_desc_core&lt;num_block_w, block_size_w, remain_size_y&gt;(</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>                    tdesc_row_2d, base_tdesc, base_offset_y);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>        }</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    }</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <span class="keyword">template</span> &lt;<span class="keywordtype">int</span>32_t num_tdesc, u<span class="keywordtype">int</span>32_t size_x, u<span class="keywordtype">int</span>32_t size_y&gt;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> prepare_tile_desc_core(</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>            xetla_matrix_ref&lt;uint32_t, num_tdesc, 16&gt; <a class="code hl_define" href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a> tdesc_2d,</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">xetla_tdescriptor</a> base_tdesc, uint32_t base_offset_y) {</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        uint32_t base_offset_x = 0;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; num_tdesc; j++) {</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>            tdesc_2d.row(j) = base_tdesc;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>            <span class="keyword">constexpr</span> uint32_t block_widthx_widthy_arrlen</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>                    = (size_x - 1) | ((size_y - 1) &lt;&lt; 8);</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a>(</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                    tdesc_2d.row(j), block_widthx_widthy_arrlen);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">xetla_update_tdesc_offsetx</a>(tdesc_2d.row(j), base_offset_x);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>            <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">xetla_update_tdesc_offsety</a>(tdesc_2d.row(j), base_offset_y);</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>            base_offset_x += size_x;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>        }</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    }</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>};</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, uint32_t tile_size_x_, uint32_t block_size_x_,</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t num_coop_sg_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_,</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>        <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html"> 1220</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_,</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;,</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>        mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">global</a>, num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa"> 1224</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a> = dtype_;</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    <span class="comment">// CL aligned, so we can use uint64_t</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3"> 1226</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">prefetch_dtype</a> = uint64_t;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a7d2b842470b613ea4c6a9a952d8cdcd1"> 1227</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t&lt;tile_size_x_, 1, block_size_x_, 1, reg_layout_&gt;</a>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a4f146a15672dfe30666effa3a58bf4f2"> 1229</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a8aeac9284547615a0564685e8b94aed4"> 1230</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a6acf511d9f2aba574e9ddba1692edd15"> 1231</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <span class="comment">// Fetches the entire CL.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t cacheline_elems = 64 / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_block_nums</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>            = (tile_desc::tile_size_x + cacheline_elems - 1) / cacheline_elems;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t num_coop_sg = num_coop_sg_;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <span class="comment">// For mem_tile_nums &lt; num_coop_sg cases, mem_tile_size_x will be CL length</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>    <span class="comment">// which might lead to illegal read.</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    <span class="comment">// there are num_coop_sg threads to prefetch mem_block_nums</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <span class="comment">// each thread will prefetch mem_tile_size_x elements</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t mem_tile_size_x = mem_block_nums &gt; num_coop_sg</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>            ? (mem_block_nums + num_coop_sg - 1) / num_coop_sg *cacheline_elems</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>            : 0;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc</a>, mem_layout_,</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, num_coop_sg_, arch_tag&gt;;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    <span class="comment">// Fixed prefetch_dtype, close this assertion</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <span class="comment">// static_assert(sizeof(prefetch_dtype) &gt;= 4,</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <span class="comment">//         &quot;prefetch dtype size should at least DW aligned&quot;);</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#aa04cc0f3524d10cc7b2a72501fef1f34"> 1255</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t scale_factor</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>            = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">prefetch_dtype</a>) / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a224db3c84382d7bbbc3041d895325c51"> 1257</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a224db3c84382d7bbbc3041d895325c51">base_offset</a>;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a72ffef189d404d0f22ceecf0302c5ded"> 1258</a></span>    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">prefetch_dtype</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a72ffef189d404d0f22ceecf0302c5ded">base_ptr</a>;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#ad13d7c792273e0c22298814f51096772"> 1259</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#ad13d7c792273e0c22298814f51096772">pitch_in_bytes</a>;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a98e1ff9c58106a18e430c641055b11c9"> 1261</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a98e1ff9c58106a18e430c641055b11c9">prefetch_payload_t</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    }</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a1f924e288f638f127c8911d818e54cfa"> 1267</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a1f924e288f638f127c8911d818e54cfa">prefetch_payload_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a96eaf99bd27ba7efec183976d14cf2b2"> 1269</a></span>    <span class="keyword">inline</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a96eaf99bd27ba7efec183976d14cf2b2">operator=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">this_payload_t</a> &amp;rhs) {</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>        this-&gt;base_offset = rhs.base_offset;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        this-&gt;base_ptr = rhs.base_ptr;</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>        this-&gt;pitch_in_bytes = rhs.pitch_in_bytes;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    }</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a8434b7ba8fd37bd6d1a15267abe8043b"> 1276</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a8434b7ba8fd37bd6d1a15267abe8043b">prefetch_payload_t</a>(</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::global&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>        pitch_in_bytes = mem_desc.shape.stride * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>        uint32_t offset_x = mem_desc.coord.x;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>        uint32_t offset_y = mem_desc.coord.y;</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>        uint64_t ptr_temp = (uint64_t)mem_desc.base.base;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">prefetch_dtype</a> *)ptr_temp</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>                + (coop_id % num_coop_sg) * mem_tile_size_x;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#adc9607ee5097e0c9d019942457a41125"> 1288</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#adc9607ee5097e0c9d019942457a41125">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>            uint32_t coop_id = 0) {</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>        pitch_in_bytes = surface_pitch * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>        uint32_t offset_x = surface_offset_x;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>        uint32_t offset_y = surface_offset_y;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>        base_offset = offset_y * pitch_in_bytes + offset_x * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>        base_ptr = (<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">prefetch_dtype</a> *)p</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>                + (coop_id % num_coop_sg) * mem_tile_size_x;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    }</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a3ea7c0fbb39e6ab6e3d8f15df04df6e0"> 1300</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a3ea7c0fbb39e6ab6e3d8f15df04df6e0">update_tdesc</a>(<span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (update_dir == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>) {</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>            base_offset += offset * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">dtype</a>);</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>            base_offset += offset * pitch_in_bytes;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>        }</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    }</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>};</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_, <span class="keyword">typename</span> tile_desc_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_,</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>        uint32_t num_coop_sg_, <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html"> 1317</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a>&lt;dtype_, tile_desc_, mem_layout_, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>::<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">local</a>,</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>        num_coop_sg_, arch_tag_,</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>        std::enable_if_t&lt;(arch_tag_ == gpu_arch::Xe)&gt;&gt; {</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a2c8c1a8b4e3ec06518f6a605f92c340f"> 1320</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a2c8c1a8b4e3ec06518f6a605f92c340f">dtype</a> = dtype_;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a22f95c96b531d2e62b06de5abc62af09"> 1321</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a22f95c96b531d2e62b06de5abc62af09">tile_desc</a> = tile_desc_;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a95f43b547a382feb4e5405a7c2740536"> 1322</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> memory_space = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a8de8917f090d9de60f129c122015c402"> 1323</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> memory_layout = mem_layout_;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a060e12b775f2d6137822f77f883bdc36"> 1324</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = arch_tag_;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#ad5e0155c0130311ec95157b21cbae221"> 1326</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#ad5e0155c0130311ec95157b21cbae221">prefetch_payload_t</a>(</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype, mem_layout_, mem_space::local&gt;</a> &amp;mem_desc,</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>            uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#aaa95a66bc0eb0b2fd9e488c47d5fb5e1"> 1330</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#aaa95a66bc0eb0b2fd9e488c47d5fb5e1">prefetch_payload_t</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a2c8c1a8b4e3ec06518f6a605f92c340f">dtype</a> *p, <span class="keywordtype">int</span> surface_width, <span class="keywordtype">int</span> surface_height,</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>            <span class="keywordtype">int</span> surface_pitch, <span class="keywordtype">int</span> surface_offset_x, <span class="keywordtype">int</span> surface_offset_y,</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>            uint32_t coop_id = 0) {}</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <span class="keyword">template</span> &lt;tdesc_update_dir update_dir = tdesc_update_dir::x_dir&gt;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a0661c147c48bc678fbedad8a679ffc55"> 1335</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a0661c147c48bc678fbedad8a679ffc55">update_tdesc</a>(<span class="keywordtype">int</span> offset) {}</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>};</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span> </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>} <span class="comment">// namespace gpu::xetla::subgroup</span></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition</b> common.hpp:43</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga126a6fcae520c421efd2419512e9bf70"><div class="ttname"><a href="group__xetla__core__base__types.html#ga126a6fcae520c421efd2419512e9bf70">__REF__</a></div><div class="ttdeci">#define __REF__</div><div class="ttdoc">Workaround for ESIMD reference usage.</div><div class="ttdef"><b>Definition</b> base_types.hpp:152</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga42f510141eb50c17c2b0d1aa1edaf40d"><div class="ttname"><a href="group__xetla__core__base__types.html#ga42f510141eb50c17c2b0d1aa1edaf40d">gpu::xetla::xetla_tdescriptor</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 &gt; xetla_tdescriptor</div><div class="ttdoc">Description of nd tensor descriptor for load and store.</div><div class="ttdef"><b>Definition</b> base_types.hpp:130</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition</b> base_types.hpp:124</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga1445cb09808922b757f9097b6ff427e6"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga1445cb09808922b757f9097b6ff427e6">gpu::xetla::xetla_update_tdesc_offsetx</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsetx(xetla_tdescriptor_ref tdesc, int32_t doffset_x)</div><div class="ttdoc">Update the x coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:152</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga6c47e2b8dab84271645c220993e42232"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga6c47e2b8dab84271645c220993e42232">gpu::xetla::xetla_update_tdesc_offsety</a></div><div class="ttdeci">__XETLA_API void xetla_update_tdesc_offsety(xetla_tdescriptor_ref tdesc, int32_t doffset_y)</div><div class="ttdoc">Update the y coordinate in the given tensor descriptor.</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:161</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga96e502b42c8b786db3bf0fc31c6d96ae"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga96e502b42c8b786db3bf0fc31c6d96ae">gpu::xetla::xetla_fill_tdesc</a></div><div class="ttdeci">__XETLA_API void xetla_fill_tdesc(xetla_tdescriptor_ref tdesc, Ty *p, int tensor_width, int tensor_height, int tensor_pitch, int offset_x, int offset_y)</div><div class="ttdoc">Tensor descriptor construction(global memory version).</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:52</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_a98263cf7cbdd56ccce5f4e3784866658"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#a98263cf7cbdd56ccce5f4e3784866658">gpu::xetla::detail::xetla_set_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API void xetla_set_tensor_offset_x(xetla_tdescriptor_ref desc, int32_t offset_x)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:63</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_add77d49c390aa793f0830bfbba09c40b"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#add77d49c390aa793f0830bfbba09c40b">gpu::xetla::detail::xetla_set_block_widthx_widthy_arrlen</a></div><div class="ttdeci">__XETLA_API void xetla_set_block_widthx_widthy_arrlen(xetla_tdescriptor_ref desc, uint32_t block_widthx_widthy_arrlen)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:79</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1detail_html_ae10789f0835a93431e94fdb90b7f7361"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1detail.html#ae10789f0835a93431e94fdb90b7f7361">gpu::xetla::detail::xetla_get_tensor_offset_x</a></div><div class="ttdeci">__XETLA_API int32_t xetla_get_tensor_offset_x(xetla_tdescriptor desc)</div><div class="ttdef"><b>Definition</b> tensor_descriptor.hpp:67</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a></div><div class="ttdef"><b>Definition</b> limitation.hpp:457</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aa"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">gpu::xetla::reg_layout</a></div><div class="ttdeci">reg_layout</div><div class="ttdoc">tile layout in register linear: linear layout with one tile tiled: 2d block stacked in raster order v...</div><div class="ttdef"><b>Definition</b> common.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">gpu::xetla::reg_layout::vnni_tiled_col_major</a></div><div class="ttdeci">@ vnni_tiled_col_major</div><div class="ttdoc">this is vnni tiled format, but for each block, they are stored in col major order</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">gpu::xetla::reg_layout::transpose_tiled</a></div><div class="ttdeci">@ transpose_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">gpu::xetla::reg_layout::vnni_tiled</a></div><div class="ttdeci">@ vnni_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition</b> common.hpp:74</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">gpu::xetla::mem_space::global</a></div><div class="ttdeci">@ global</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">gpu::xetla::msg_type</a></div><div class="ttdeci">msg_type</div><div class="ttdef"><b>Definition</b> common.hpp:75</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">gpu::xetla::msg_type::unaligned_2d</a></div><div class="ttdeci">@ unaligned_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">gpu::xetla::msg_type::atomic_add</a></div><div class="ttdeci">@ atomic_add</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">gpu::xetla::msg_type::scatter</a></div><div class="ttdeci">@ scatter</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">gpu::xetla::msg_type::block_1d</a></div><div class="ttdeci">@ block_1d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">gpu::xetla::tdesc_update_dir::x_dir</a></div><div class="ttdeci">@ x_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition</b> common.hpp:73</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">gpu::xetla::mem_layout::row_major</a></div><div class="ttdeci">@ row_major</div></div>
<div class="ttc" id="aop__function_8hpp_html"><div class="ttname"><a href="op__function_8hpp.html">op_function.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition</b> arch_config.hpp:74</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1mem__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1mem__desc__t.html">gpu::xetla::mem_desc_t</a></div><div class="ttdef"><b>Definition</b> memory_descriptor.hpp:138</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition</b> common.hpp:80</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a023ce0064b80e6e236ec8bb5060b4be0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a023ce0064b80e6e236ec8bb5060b4be0">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a0f8415f36f8a7e29812da43d5e6a8f82"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a0f8415f36f8a7e29812da43d5e6a8f82">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:710</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a108b9bd92ff2223700169c79478c2b80"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a108b9bd92ff2223700169c79478c2b80">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::height_in_elems</a></div><div class="ttdeci">uint32_t height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:623</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a20039e23915b361e8d9b832766a6b590"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a20039e23915b361e8d9b832766a6b590">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:628</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a22de6a032e07915f84cb719344e6bab5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a22de6a032e07915f84cb719344e6bab5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_ptr</a></div><div class="ttdeci">mem_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:625</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a2703c49f9311afef8ad1043a13002e62"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2703c49f9311afef8ad1043a13002e62">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::channel_offset</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; channel_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:615</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a2c571b0cd385827045632a3f7f98df5d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a2c571b0cd385827045632a3f7f98df5d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:645</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a3d702b68ba5e0785b0210203306d0f42"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a3d702b68ba5e0785b0210203306d0f42">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:565</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a4a6347b74c80eb44af6c2c7241a6d98a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4a6347b74c80eb44af6c2c7241a6d98a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::step_x</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:616</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a4c8507e76ceeabbf8a8d98a441e16c6c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a4c8507e76ceeabbf8a8d98a441e16c6c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:662</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a57ed113e7cf3cf6fe35c94ce2cc098c5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a57ed113e7cf3cf6fe35c94ce2cc098c5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:566</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a6f27542e6afb46d1e2361521c588c018"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a6f27542e6afb46d1e2361521c588c018">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::step_y</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:617</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a7203334cd9294351e343d3442fa9635e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a7203334cd9294351e343d3442fa9635e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_dtype</a></div><div class="ttdeci">dtype mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:600</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a9204e31ea6a1a78d0251e8e8b47fe897"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a9204e31ea6a1a78d0251e8e8b47fe897">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_y</a></div><div class="ttdeci">uint32_t base_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:621</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_a931d2afebbb14a03de7e3dc8fb7cc71c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#a931d2afebbb14a03de7e3dc8fb7cc71c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_offset</a></div><div class="ttdeci">uint64_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:619</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_aab3e779dc966c7e00da831625dce115c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aab3e779dc966c7e00da831625dce115c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:725</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_ac2f18d9ad7ada1b3f754686a0b0bb72e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ac2f18d9ad7ada1b3f754686a0b0bb72e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:626</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_accc08bda7de7e6a1dea1191bb1109fdd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#accc08bda7de7e6a1dea1191bb1109fdd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:696</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_adf9f894a15492a95e93345832d1020f9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#adf9f894a15492a95e93345832d1020f9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::width_in_elems</a></div><div class="ttdeci">uint32_t width_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:622</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_ae39b163375d601bb0f35e41638ca4d40"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#ae39b163375d601bb0f35e41638ca4d40">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::base_x</a></div><div class="ttdeci">uint32_t base_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:620</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092_html_aea42cac29d145453771a1922d909984a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html#aea42cac29d145453771a1922d909984a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:679</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a02af38d19a599fdd17aafa7ae87221bd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a02af38d19a599fdd17aafa7ae87221bd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:807</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a241f4cb3b5a687bbcebd46f9101b5029"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a241f4cb3b5a687bbcebd46f9101b5029">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:839</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a26f432d874e8b5d0c26597c3da37925d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a26f432d874e8b5d0c26597c3da37925d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:786</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a27286a08a552d2d6a7babf8f2de2ba14"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a27286a08a552d2d6a7babf8f2de2ba14">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:788</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a446d208c31e922d04d60cb0f361a0ce1"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a446d208c31e922d04d60cb0f361a0ce1">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:856</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a6fad3ec30bd2b5c12d4556d7991e622f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a6fad3ec30bd2b5c12d4556d7991e622f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:745</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_a8c6c7a6018325cbe9f5d52f7c4818886"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#a8c6c7a6018325cbe9f5d52f7c4818886">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:746</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_abcc6cecf0fc68b2309f2de2b970a2a24"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcc6cecf0fc68b2309f2de2b970a2a24">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:823</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_abcfb6040c2d3e5fa41c19d33b7af8b6f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#abcfb6040c2d3e5fa41c19d33b7af8b6f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:790</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_acfa1cd702bab1e8f9a412f618198ad17"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#acfa1cd702bab1e8f9a412f618198ad17">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_ad026e0d0fec2c047068529b904998089"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad026e0d0fec2c047068529b904998089">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:873</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_ad043d2024b3a68d6c6141f249da00d14"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#ad043d2024b3a68d6c6141f249da00d14">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:785</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_adbe30b496ffee738c6b03965ef8bfd64"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#adbe30b496ffee738c6b03965ef8bfd64">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:787</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_af4396b4363f4e7fa0ea8670fb7380377"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#af4396b4363f4e7fa0ea8670fb7380377">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(block_bytes %(16 *sizeof(uint64_t))==0), uint64_t, typename std::conditional&lt;(block_bytes %(16 *sizeof(uint32_t))==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:773</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721_html_afcd9f88a3af84e0bab563a096c55b3e7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html#afcd9f88a3af84e0bab563a096c55b3e7">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:864</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a0333bd90b247d1d143b48c814ce40acb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a0333bd90b247d1d143b48c814ce40acb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:498</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a24504cedb1a2fc5dbdd125a66ec9e8c2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a24504cedb1a2fc5dbdd125a66ec9e8c2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:469</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a4af94d00af65c7b8c5bd231e20f4dcfd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a4af94d00af65c7b8c5bd231e20f4dcfd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:495</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a5c15961b5e1b68bd74fdb68b75701ce6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a5c15961b5e1b68bd74fdb68b75701ce6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:506</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a6f343eafa82b8c0b8058fb169e23331d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a6f343eafa82b8c0b8058fb169e23331d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a99206f236a7dd779270910327d89f00e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a99206f236a7dd779270910327d89f00e">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:544</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_a9f5a068b6cbbbd6548a0beb36e79f868"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#a9f5a068b6cbbbd6548a0beb36e79f868">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:468</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_ab0dae858d265bb3e22c6adf16e1b08e5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ab0dae858d265bb3e22c6adf16e1b08e5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:514</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_ac14310073eaa251f5ad277b59f929c8a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac14310073eaa251f5ad277b59f929c8a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:523</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_ac941877f496ee8a0f7b6f82e1cf1abd5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ac941877f496ee8a0f7b6f82e1cf1abd5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:531</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_ad89be610bdc1bbc18cc7992ecdfff243"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ad89be610bdc1bbc18cc7992ecdfff243">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:496</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_ade570f3302c3a0adbb57503fac035f19"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#ade570f3302c3a0adbb57503fac035f19">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:492</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60_html_af0c1f51eadb05fd28bf4f5486cebcd57"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html#af0c1f51eadb05fd28bf4f5486cebcd57">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:537</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a05e4effd4780f37d38f80354a553a5cc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a05e4effd4780f37d38f80354a553a5cc">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a1457b66c5707a8a8f3379227ed5b1094"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a1457b66c5707a8a8f3379227ed5b1094">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x=0, int surface_offset_y=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:114</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a17dacf25db9ce5e09b4c73cd89fbe513"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a17dacf25db9ce5e09b4c73cd89fbe513">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:41</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a18596c08247f49dd334b9ea814da58f9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a18596c08247f49dd334b9ea814da58f9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::payloads</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, 16 *num_block &gt; payloads</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:76</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a20c59d3a6acaa236529485ab9c773bc5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a20c59d3a6acaa236529485ab9c773bc5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x=0, int surface_offset_y=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:93</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a43c29ad51f87ce6dd3add613bc197f8d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a43c29ad51f87ce6dd3add613bc197f8d">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_desc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:103</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a86831a1977708e8ed6856180d164fcea"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a86831a1977708e8ed6856180d164fcea">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt; mem_dword_transpose, uint32_t, dtype &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:73</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_a88a110f33bb3a268e08bb0721632f918"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#a88a110f33bb3a268e08bb0721632f918">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:135</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_ab30099615e9dfdf7e93290d705b56fe9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab30099615e9dfdf7e93290d705b56fe9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:78</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_ab646dd583b7b2d520d58b914f878aec5"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ab646dd583b7b2d520d58b914f878aec5">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_desc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:82</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_ade144e0900957bfd0e7709c568e0dce6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#ade144e0900957bfd0e7709c568e0dce6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea_html_aff8fc5130e0c1181fade76c65f3ece88"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html#aff8fc5130e0c1181fade76c65f3ece88">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:129</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a0e40f0ed0a7cea8710864f763ac2b2cc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a0e40f0ed0a7cea8710864f763ac2b2cc">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:259</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a12dce7b6794d8c54a213f33eb05db50b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a12dce7b6794d8c54a213f33eb05db50b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:241</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a1d84842c20ec10ca263102da58188b9c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a1d84842c20ec10ca263102da58188b9c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:239</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a308e596e5e33f8215a621f164334328a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a308e596e5e33f8215a621f164334328a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:284</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a329108a02e24ed818975ab7eff7cdb52"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a329108a02e24ed818975ab7eff7cdb52">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_dtype</a></div><div class="ttdeci">typename std::conditional&lt;(bytes_per_row % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(bytes_per_row % sizeof(uint32_t)==0), uint32_t, dtype &gt;::type &gt;::type mem_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:234</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a3ae1d666078096dffb5cefa671cdd559"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3ae1d666078096dffb5cefa671cdd559">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:214</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a3be18a1e5ff4c853f2befe34263632c7"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a3be18a1e5ff4c853f2befe34263632c7">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:250</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a4422ef9b30bcc4d276bdf627eeb125bb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a4422ef9b30bcc4d276bdf627eeb125bb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_ptr</a></div><div class="ttdeci">mem_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:238</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a50d99f18c8d35b22b8509200da6be644"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a50d99f18c8d35b22b8509200da6be644">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:268</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a8335f22666dbe3ca2127bc3876145e51"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a8335f22666dbe3ca2127bc3876145e51">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_offset</a></div><div class="ttdeci">uint64_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:237</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_a95471449b261d215216dd79341b914b2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#a95471449b261d215216dd79341b914b2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_ac19ff64a5a5c18d3ff7143c5fce434c0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ac19ff64a5a5c18d3ff7143c5fce434c0">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:277</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_ae19c7b99b24ec8e7aac9ca43f4e7b3eb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#ae19c7b99b24ec8e7aac9ca43f4e7b3eb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:215</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf_html_aee823b7e56a8a739becba9499f5a6803"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html#aee823b7e56a8a739becba9499f5a6803">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:292</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a014e10af44804da9dc2597d5758de06c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a014e10af44804da9dc2597d5758de06c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:448</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a0257c30f606fdda3c5e528535bc8eaea"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a0257c30f606fdda3c5e528535bc8eaea">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a163fad5de80bd8e3c1e24a1d5e2b0ec1"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a163fad5de80bd8e3c1e24a1d5e2b0ec1">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:311</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a22a64ed16cf12b1ab3abb3eccd4d1439"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a22a64ed16cf12b1ab3abb3eccd4d1439">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::width_in_elems</a></div><div class="ttdeci">uint32_t width_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:351</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a2f818d04eea196c0a6ab30e4dc377cdc"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a2f818d04eea196c0a6ab30e4dc377cdc">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:350</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a32277e6d904a5dd5aa1f0108d8996478"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a32277e6d904a5dd5aa1f0108d8996478">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:434</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a392752c9d2df632a63711416f51de01f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a392752c9d2df632a63711416f51de01f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_pointer</a></div><div class="ttdeci">uint64_t base_pointer</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:355</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a3b590921c49c64036af50e54c3a30ad3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3b590921c49c64036af50e54c3a30ad3">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::channel_offset</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; channel_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:347</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a3c51e979b1646324b4cff8a48291e6e6"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a3c51e979b1646324b4cff8a48291e6e6">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:357</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a69c0300579c591461f21ab4104807500"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a69c0300579c591461f21ab4104807500">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::height_in_elems</a></div><div class="ttdeci">uint32_t height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:352</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a77eb7a76280c854eda8f801e99d6890b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a77eb7a76280c854eda8f801e99d6890b">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_y</a></div><div class="ttdeci">uint32_t base_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:354</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a7c0986c14982d615a489df321fbcdaaa"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a7c0986c14982d615a489df321fbcdaaa">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; &amp;mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:405</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_a834f4713f6ec8e406ed851c91880fb21"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#a834f4713f6ec8e406ed851c91880fb21">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_x</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:348</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_aa93d9bd0f0998f58dcf1e38d3e28d145"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aa93d9bd0f0998f58dcf1e38d3e28d145">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_x</a></div><div class="ttdeci">uint32_t base_x</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:353</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_aaaee1ace86a2049ec62873cf428805d9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#aaaee1ace86a2049ec62873cf428805d9">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:421</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_abdbac2492633d96dc8a0ca7b6aa398ed"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#abdbac2492633d96dc8a0ca7b6aa398ed">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:389</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_acd2742ed4b844a58a3857bd484798a56"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#acd2742ed4b844a58a3857bd484798a56">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::step_y</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; step_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:349</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_ae1ecb825f89e885e105ad902188d1463"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#ae1ecb825f89e885e105ad902188d1463">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:373</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951_html_af444313c221e1c8e9c1c082f4c65ba2f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html#af444313c221e1c8e9c1c082f4c65ba2f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:312</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a3cf5bbdf0a98c691503f4b3d0b212745"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3cf5bbdf0a98c691503f4b3d0b212745">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:965</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a47a896759ed37dc70ca995ce626fe1bb"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a47a896759ed37dc70ca995ce626fe1bb">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::cyclic_count</a></div><div class="ttdeci">uint32_t cyclic_count</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:940</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a52a99cd74f501e09b3f5d057dee73750"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::store_dtype</a></div><div class="ttdeci">uint32_t store_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:916</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a556caee700052a75964f03551abf028f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a556caee700052a75964f03551abf028f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:947</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a88892c9031078c9a8b659f3737029ebe"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:895</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a91c7b9e0ab9bf2e1b1e03796a816772c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a91c7b9e0ab9bf2e1b1e03796a816772c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::address</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_channel &gt; address</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:938</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ac7e8e879b837089af8e8f5f4dddbe75a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac7e8e879b837089af8e8f5f4dddbe75a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:939</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ac853d2ca275a6bcab0112d77d8c0992c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac853d2ca275a6bcab0112d77d8c0992c">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1019</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ac855fc6cba92c8ec9e9d82525c63e483"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac855fc6cba92c8ec9e9d82525c63e483">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1038</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ad1d871f6d493b04269d263447c9e08c2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad1d871f6d493b04269d263447c9e08c2">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_height_in_elems</a></div><div class="ttdeci">uint32_t wg_height_in_elems</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:942</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ad33aab586729910e09efa641368948c0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad33aab586729910e09efa641368948c0">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(mem_desc_t&lt; dtype, memory_layout, memory_space &gt; mem_tdesc)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1001</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ade180bcc5bcd6cb25f5a60034b278fc0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ade180bcc5bcd6cb25f5a60034b278fc0">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::mem_payload_t</a></div><div class="ttdeci">mem_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ae4942ab21c92f9a293a26c074196f195"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae4942ab21c92f9a293a26c074196f195">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::init</a></div><div class="ttdeci">__XETLA_API void init(uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:983</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ae8ab17f08bce7d06e3377850d4922c4f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae8ab17f08bce7d06e3377850d4922c4f">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1028</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_aeea67786435eeec81d45d92c2a143072"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aeea67786435eeec81d45d92c2a143072">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::wg_width_in_bytes</a></div><div class="ttdeci">uint32_t wg_width_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:941</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition</b> api.hpp:47</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a_html_a0661c147c48bc678fbedad8a679ffc55"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a0661c147c48bc678fbedad8a679ffc55">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1335</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a_html_a22f95c96b531d2e62b06de5abc62af09"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a22f95c96b531d2e62b06de5abc62af09">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_desc</a></div><div class="ttdeci">tile_desc_ tile_desc</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1321</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a_html_a2c8c1a8b4e3ec06518f6a605f92c340f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#a2c8c1a8b4e3ec06518f6a605f92c340f">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1320</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a_html_aaa95a66bc0eb0b2fd9e488c47d5fb5e1"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#aaa95a66bc0eb0b2fd9e488c47d5fb5e1">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1330</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a_html_ad5e0155c0130311ec95157b21cbae221"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html#ad5e0155c0130311ec95157b21cbae221">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::local &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1326</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a18fa80851a5407f3c2fe56ed9d5964aa"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a18fa80851a5407f3c2fe56ed9d5964aa">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1224</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a1f924e288f638f127c8911d818e54cfa"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a1f924e288f638f127c8911d818e54cfa">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a224db3c84382d7bbbc3041d895325c51"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a224db3c84382d7bbbc3041d895325c51">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_offset</a></div><div class="ttdeci">uint32_t base_offset</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1257</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a3ea7c0fbb39e6ab6e3d8f15df04df6e0"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a3ea7c0fbb39e6ab6e3d8f15df04df6e0">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1300</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a72ffef189d404d0f22ceecf0302c5ded"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a72ffef189d404d0f22ceecf0302c5ded">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::base_ptr</a></div><div class="ttdeci">prefetch_dtype * base_ptr</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1258</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a8434b7ba8fd37bd6d1a15267abe8043b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a8434b7ba8fd37bd6d1a15267abe8043b">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::global &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1276</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a96eaf99bd27ba7efec183976d14cf2b2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a96eaf99bd27ba7efec183976d14cf2b2">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1269</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_a98e1ff9c58106a18e430c641055b11c9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#a98e1ff9c58106a18e430c641055b11c9">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1261</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_ad13d7c792273e0c22298814f51096772"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#ad13d7c792273e0c22298814f51096772">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::pitch_in_bytes</a></div><div class="ttdeci">uint32_t pitch_in_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1259</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_adc9607ee5097e0c9d019942457a41125"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#adc9607ee5097e0c9d019942457a41125">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1288</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5_html_af249274ac05ce758030830448d565bd3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html#af249274ac05ce758030830448d565bd3">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_dtype</a></div><div class="ttdeci">uint64_t prefetch_dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1226</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_a4090f6ca826e7f5a46cf59a85925d217"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a4090f6ca826e7f5a46cf59a85925d217">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::update_tdesc</a></div><div class="ttdeci">__XETLA_API void update_tdesc(int offset)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1153</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_a6b007990ea59855d3599438fbbfbec62"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a6b007990ea59855d3599438fbbfbec62">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1061</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_a74c783b14c64cacd89a4450910b29c83"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a74c783b14c64cacd89a4450910b29c83">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1112</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_a8ca59ca816072789393251161b20116f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#a8ca59ca816072789393251161b20116f">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tdesc_prefetch</a></div><div class="ttdeci">xetla_vector&lt; uint32_t, num_tdesc *16 &gt; tdesc_prefetch</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1110</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_aa919a95b23e7adc05e20c2cb825bd177"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#aa919a95b23e7adc05e20c2cb825bd177">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(mem_desc_t&lt; dtype, mem_layout_, mem_space::global &gt; &amp;mem_desc, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1123</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_ad30f3a3284db88b4c423044ee07ef1ac"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ad30f3a3284db88b4c423044ee07ef1ac">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_adba23ad7b8eeb40ccd1b8edd3f1c50f3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#adba23ad7b8eeb40ccd1b8edd3f1c50f3">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::prefetch_payload_t</a></div><div class="ttdeci">prefetch_payload_t(dtype *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y, uint32_t coop_id=0)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1136</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a_html_ae7ea6f5a0ac1c11763c584429d2b1116"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html#ae7ea6f5a0ac1c11763c584429d2b1116">gpu::xetla::subgroup::prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::operator=</a></div><div class="ttdeci">this_payload_t &amp; operator=(const this_payload_t &amp;rhs)</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:1118</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">gpu::xetla::subgroup::prefetch_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information to prefetch data to cache.</div><div class="ttdef"><b>Definition</b> api.hpp:59</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition</b> api.hpp:70</div></div>
<div class="ttc" id="asubgroup_2tile_2api_8hpp_html"><div class="ttname"><a href="subgroup_2tile_2api_8hpp.html">api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4491ffced1a1e2c00bbd5b97a6d251d5.html">subgroup</a></li><li class="navelem"><a class="el" href="dir_e816c50244db08630be3ec9c90add874.html">tile</a></li><li class="navelem"><a class="el" href="dir_e99b40808c72de906d8df043ed3227fb.html">impl</a></li><li class="navelem"><a class="el" href="payload__xe_8hpp.html">payload_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
