//Design Code
module mux21(output reg out,input s1,in0,in1);
  assign out=s1?in1:in0;
endmodule

module not_gate(output out, input in);
  mux21 a1(out,in,1,0);
endmodule

//Test Bench Code
module test();
  reg in;
  wire out;
  not_gate DUT(out,in);
  integer i;
  initial
    begin
      for(i=0;i<4;i=i+1)
        begin
          in=i;
          #10;
        end
    end    
  initial
    begin
      $dumpfile("test.vcd");
      $dumpvars(1);
    end
  initial
    begin
      $monitor("time=%0t,in=%b,out=%b",$time,in,out);
    end
endmodule
