# Full Adder
Implementation of a 4-bit multiplier circuit in VHDL.

## Built With
-Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition<br />
(Copyright (C) 2020 Intel Corporation. All rights reserved).

## Circuit Schematic
![alt text](https://github.com/AlexandreLujan/Full_Adder/blob/main/Full_Adder.png?raw=true)

## Simulation
-Simulation result using ModelSim-Altera contained in Quartus.<br />
-Note: This project uses a testbench to simulate the circuit. The testbench was implemented at the top of the circuit hierarchy.<br />
![alt text](https://github.com/AlexandreLujan/Full_Adder/blob/main/Simulation.png?raw=true)
