load("@rules_verilog//verilog:defs.bzl", "verilog_module")

verilog_module(
    name = "verilog",
    top = "HDubCoreLogicBitwiseAndOp",
    srcs = [
        "HDubCoreLogicBitwiseAndOp.sv",
    ],
    visibility = ["//visibility:public"]
)
