
# Digital-VLSI-SoC-DESIGN-AND-PLANNING  
Day1 : # ( Introduction of open-source EDA,OpenLANE and sky130 PDK ) 
Day2 : Good Floorplan vs bad Floorplan and Introduction to library cells  
Day3 : Design library cell using MAGIC Layout & ngspice characterization  
Day4 : Pre-layout timing analysis and importance of good clock tree  
Day5 :Final step for RTL2GDS using tritinRoute and openSTA  





