INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/decoder_6_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/encoder_16_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sources_1/new/id.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Forth_Experiment/Forth_Experiment.srcs/sim_1/new/id_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_tb
