Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 10 22:23:39 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.635        0.000                      0                34074        0.024        0.000                      0                34074        3.750        0.000                       0                 13321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.635        0.000                      0                34074        0.024        0.000                      0                34074        3.750        0.000                       0                 13321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.269ns (14.653%)  route 7.391ns (85.347%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.649     2.943    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y25         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     3.421 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/Q
                         net (fo=12, routed)          1.001     4.422    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402_reg[0]_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I1_O)        0.295     4.717 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_69_reg_5109[7]_i_3/O
                         net (fo=6, routed)           0.648     5.365    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_1_reg_3268_pp0_iter4_reg_reg[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.489 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_ap_start_reg_i_16/O
                         net (fo=2, routed)           0.414     5.903    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/p_244_in
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.027 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_71__1/O
                         net (fo=129, routed)         1.091     7.118    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_state_0_read1233_out
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.242 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_20__1/O
                         net (fo=128, routed)         1.815     9.057    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_20__1_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.181 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_7/O
                         net (fo=1, routed)           2.423    11.603    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_7_n_0
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.650    12.829    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKARDCLK
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.238    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.810ns (20.761%)  route 6.908ns (79.239%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X38Y26         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/Q
                         net (fo=14, routed)          0.875     4.338    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_2196[7]_i_21
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.462 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_63_reg_4912[7]_i_3/O
                         net (fo=3, routed)           0.951     5.413    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_4_reg_3063_pp0_iter4_reg_reg[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.537 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_143/O
                         net (fo=9, routed)           0.852     6.389    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_9_reg_4128_pp0_iter4_reg_reg[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.150     6.539 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1/O
                         net (fo=1, routed)           0.823     7.362    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1_n_0
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.326     7.688 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_29__0/O
                         net (fo=1, routed)           0.782     8.470    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q30_reg_5
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.594 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_7/O
                         net (fo=22, routed)          0.605     9.199    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/ap_enable_reg_pp0_iter5_reg
    SLICE_X27Y28         LUT2 (Prop_lut2_I1_O)        0.118     9.317 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34/O
                         net (fo=1, routed)           0.587     9.904    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.326    10.230 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.433    11.663    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X0Y12         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.613    12.792    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.301    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.269ns (14.816%)  route 7.296ns (85.184%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.649     2.943    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y25         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     3.421 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/Q
                         net (fo=12, routed)          1.001     4.422    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402_reg[0]_0
    SLICE_X35Y24         LUT2 (Prop_lut2_I1_O)        0.295     4.717 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_69_reg_5109[7]_i_3/O
                         net (fo=6, routed)           0.648     5.365    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_1_reg_3268_pp0_iter4_reg_reg[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.489 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_ap_start_reg_i_16/O
                         net (fo=2, routed)           0.414     5.903    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/p_244_in
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.027 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_71__1/O
                         net (fo=129, routed)         1.091     7.118    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_state_0_read1233_out
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.242 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_20__1/O
                         net (fo=128, routed)         1.831     9.072    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_20__1_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.196 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_8/O
                         net (fo=1, routed)           2.312    11.508    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_8_n_0
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.650    12.829    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKARDCLK
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.238    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.978ns (23.016%)  route 6.616ns (76.984%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.649     2.943    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y25         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/Q
                         net (fo=12, routed)          1.001     4.422    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402_reg[0]_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I2_O)        0.321     4.743 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402[5]_i_4/O
                         net (fo=7, routed)           0.494     5.236    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_12
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.326     5.562 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_109__1/O
                         net (fo=9, routed)           0.872     6.434    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.558 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_164/O
                         net (fo=9, routed)           0.618     7.176    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_164_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.300 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_95__0/O
                         net (fo=8, routed)           0.628     7.928    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_95__0_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.052 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_36/O
                         net (fo=6, routed)           0.682     8.735    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_2803_pp0_iter6_reg_reg[2]_0
    SLICE_X24Y28         LUT2 (Prop_lut2_I0_O)        0.149     8.884 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=3, routed)           0.850     9.734    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_2
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.332    10.066 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_10/O
                         net (fo=16, routed)          1.471    11.537    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[3]
    RAMB18_X0Y12         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.613    12.792    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.301    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 1.490ns (17.464%)  route 7.042ns (82.536%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.655     2.949    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y28         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/Q
                         net (fo=15, routed)          0.762     4.229    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2_0
    SLICE_X39Y26         LUT2 (Prop_lut2_I1_O)        0.150     4.379 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3/O
                         net (fo=1, routed)           0.436     4.816    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.326     5.142 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2/O
                         net (fo=3, routed)           0.436     5.578    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/p_241_in
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.702 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_129__1/O
                         net (fo=129, routed)         1.052     6.753    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_state_0_read1227_out
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.877 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0/O
                         net (fo=128, routed)         1.717     8.594    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.718 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_48__1/O
                         net (fo=1, routed)           0.444     9.162    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_48__1_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_11__0/O
                         net (fo=1, routed)           2.195    11.481    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_11__0_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.608    12.787    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg/CLKBWRCLK
                         clock pessimism              0.230    13.016    
                         clock uncertainty           -0.154    12.862    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.296    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.810ns (21.544%)  route 6.591ns (78.456%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X38Y26         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/Q
                         net (fo=14, routed)          0.875     4.338    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_2196[7]_i_21
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.462 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_63_reg_4912[7]_i_3/O
                         net (fo=3, routed)           0.951     5.413    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_4_reg_3063_pp0_iter4_reg_reg[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.537 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_143/O
                         net (fo=9, routed)           0.852     6.389    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_9_reg_4128_pp0_iter4_reg_reg[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.150     6.539 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1/O
                         net (fo=1, routed)           0.823     7.362    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1_n_0
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.326     7.688 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_29__0/O
                         net (fo=1, routed)           0.782     8.470    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q30_reg_5
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.594 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_7/O
                         net (fo=22, routed)          0.605     9.199    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/ap_enable_reg_pp0_iter5_reg
    SLICE_X27Y28         LUT2 (Prop_lut2_I1_O)        0.118     9.317 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34/O
                         net (fo=1, routed)           0.587     9.904    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.326    10.230 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.116    11.346    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.526    12.705    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/CLKBWRCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.214    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.745ns (20.612%)  route 6.721ns (79.388%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.649     2.943    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y25         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     3.421 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_4_reg_3883_pp0_iter4_reg_reg[0]/Q
                         net (fo=12, routed)          1.001     4.422    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402_reg[0]_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I2_O)        0.321     4.743 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/tmp_151_11_reg_5402[5]_i_4/O
                         net (fo=7, routed)           0.494     5.236    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/p_read114_reg_1804[7]_i_12
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.326     5.562 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_109__1/O
                         net (fo=9, routed)           0.872     6.434    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_CS_fsm_reg[13]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.558 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_164/O
                         net (fo=9, routed)           0.824     7.382    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_164_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.506 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_154/O
                         net (fo=1, routed)           0.658     8.164    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_154_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_89/O
                         net (fo=1, routed)           0.789     9.077    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_89_n_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.201 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=8, routed)           0.629     9.830    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_1
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.954 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.455    11.409    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[5]
    RAMB18_X1Y16         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.620    12.799    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X1Y16         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.308    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 1.490ns (17.773%)  route 6.894ns (82.227%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.655     2.949    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y28         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/Q
                         net (fo=15, routed)          0.762     4.229    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2_0
    SLICE_X39Y26         LUT2 (Prop_lut2_I1_O)        0.150     4.379 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3/O
                         net (fo=1, routed)           0.436     4.816    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.326     5.142 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2/O
                         net (fo=3, routed)           0.436     5.578    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/p_241_in
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.702 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_129__1/O
                         net (fo=129, routed)         1.052     6.753    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_state_0_read1227_out
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.877 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0/O
                         net (fo=128, routed)         1.602     8.479    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_29__0/O
                         net (fo=1, routed)           0.305     8.908    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_29__0_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.032 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_5/O
                         net (fo=1, routed)           2.300    11.333    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_5_n_0
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.650    12.829    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKARDCLK
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.238    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 1.810ns (21.419%)  route 6.640ns (78.581%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.651     2.945    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X38Y26         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  ZAES_i/AES_Full_axis8_0/inst/tmp_4_reg_3063_pp0_iter4_reg_reg[0]/Q
                         net (fo=14, routed)          0.875     4.338    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/reg_2196[7]_i_21
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.462 f  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_63_reg_4912[7]_i_3/O
                         net (fo=3, routed)           0.951     5.413    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_4_reg_3063_pp0_iter4_reg_reg[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.537 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_143/O
                         net (fo=9, routed)           0.852     6.389    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_9_reg_4128_pp0_iter4_reg_reg[0]
    SLICE_X31Y26         LUT3 (Prop_lut3_I1_O)        0.150     6.539 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1/O
                         net (fo=1, routed)           0.823     7.362    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_85__1_n_0
    SLICE_X27Y26         LUT5 (Prop_lut5_I1_O)        0.326     7.688 r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_29__0/O
                         net (fo=1, routed)           0.782     8.470    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q30_reg_5
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.594 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_7/O
                         net (fo=22, routed)          0.605     9.199    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/ap_enable_reg_pp0_iter5_reg
    SLICE_X27Y28         LUT2 (Prop_lut2_I1_O)        0.118     9.317 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34/O
                         net (fo=1, routed)           0.587     9.904    ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_34_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.326    10.230 r  ZAES_i/AES_Full_axis8_0/inst/AES_Full_axis8_AES_s_axi_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.165    11.395    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ADDRBWRADDR[4]
    RAMB18_X1Y16         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.620    12.799    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X1Y16         RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.308    ZAES_i/AES_Full_axis8_0/inst/grp_AddRoundKey_fu_1207/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 1.490ns (17.849%)  route 6.858ns (82.151%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.655     2.949    ZAES_i/AES_Full_axis8_0/inst/ap_clk
    SLICE_X36Y28         FDRE                                         r  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.518     3.467 f  ZAES_i/AES_Full_axis8_0/inst/tmp_153_1_reg_3268_pp0_iter3_reg_reg[0]/Q
                         net (fo=15, routed)          0.762     4.229    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2_0
    SLICE_X39Y26         LUT2 (Prop_lut2_I1_O)        0.150     4.379 f  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3/O
                         net (fo=1, routed)           0.436     4.816    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.326     5.142 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/state_0_55_reg_4534[7]_i_2/O
                         net (fo=3, routed)           0.436     5.578    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/p_241_in
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.702 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_129__1/O
                         net (fo=129, routed)         1.052     6.753    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/grp_InvSubBytes_fu_1573_state_0_read1227_out
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.877 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0/O
                         net (fo=128, routed)         1.435     8.312    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_75__0_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.436 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_32__0/O
                         net (fo=1, routed)           0.575     9.011    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_32__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.135 r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_6/O
                         net (fo=1, routed)           2.162    11.297    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg_i_6_n_0
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       1.650    12.829    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X4Y9          RAMB18E1                                     r  ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg/CLKARDCLK
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.238    ZAES_i/AES_Full_axis8_0/inst/grp_InvSubBytes_fu_1573/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.780%)  route 0.162ns (52.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.552     0.888    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y54         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[86]/Q
                         net (fo=1, routed)           0.162     1.197    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[85]
    SLICE_X48Y55         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.824     1.190    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y55         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.018     1.173    ZAES_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.427%)  route 0.218ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.553     0.889    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X50Y50         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][2]/Q
                         net (fo=1, routed)           0.218     1.255    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA1
    SLICE_X46Y51         RAMD32                                       r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.825     1.191    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X46Y51         RAMD32                                       r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.223    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.558     0.894    ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y54         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.090    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X34Y54         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.825     1.191    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X34Y54         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.556     0.892    ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y56         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ZAES_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.088    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X36Y56         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.824     1.190    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X36Y56         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    ZAES_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.551     0.887    ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y66         FDRE                                         r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ZAES_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.083    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X42Y66         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.817     1.183    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X42Y66         RAMD32                                       r  ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.283     0.900    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.047    ZAES_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.552     0.888    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X51Y53         FDRE                                         r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.084    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X50Y53         RAMD32                                       r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.820     1.186    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X50Y53         RAMD32                                       r  ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    ZAES_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.138%)  route 0.229ns (61.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.549     0.885    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y82         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/Q
                         net (fo=3, routed)           0.229     1.254    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]
    SLICE_X51Y80         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.810     1.176    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y80         FDRE                                         r  ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.076     1.217    ZAES_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1062]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.272%)  route 0.172ns (53.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.563     0.899    ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y49         FDRE                                         r  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/Q
                         net (fo=2, routed)           0.172     1.218    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[38]
    SLICE_X40Y50         FDRE                                         r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1062]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.825     1.191    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X40Y50         FDRE                                         r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1062]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.019     1.180    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1062]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.206ns (48.741%)  route 0.217ns (51.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.557     0.893    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X38Y50         FDRE                                         r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1066]/Q
                         net (fo=1, routed)           0.217     1.273    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1066]
    SLICE_X39Y49         LUT3 (Prop_lut3_I0_O)        0.042     1.315 r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1066]_i_1/O
                         net (fo=1, routed)           0.000     1.315    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1066]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.830     1.196    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X39Y49         FDRE                                         r  ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.107     1.273    ZAES_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.764%)  route 0.478ns (77.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.558     0.894    ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y45         FDRE                                         r  ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=110, routed)         0.478     1.513    ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD1
    SLICE_X42Y46         RAMD32                                       r  ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13322, routed)       0.829     1.195    ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X42Y46         RAMD32                                       r  ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X42Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.469    ZAES_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q26_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q26_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y7   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q62_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y7   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q62_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  ZAES_i/AES_Full_axis8_0/inst/grp_MixColumns_fu_1491/cipher_U/MixColumns_cipher_rom_U/q12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  ZAES_i/AES_Full_axis8_0/inst/grp_MixColumns_fu_1491/cipher_U/MixColumns_cipher_rom_U/q12_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q28_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q28_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   ZAES_i/AES_Full_axis8_0/inst/grp_InvMixColumns_fu_1690/decipher_U/InvMixColumns_decdEe_rom_U/q6_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68  ZAES_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y54  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y54  ZAES_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



