\hypertarget{group___r_c_c___i2_c1___clock___source}{}\doxysection{RCC I2\+C1 Clock Source}
\label{group___r_c_c___i2_c1___clock___source}\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5654d9fb8dfeb19e55cffc9a7c280ec3}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+SYSCLK}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}\label{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}}
\index{RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_HSI}{RCC\_I2C1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00517}{517}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}\label{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_SYSCLK}{RCC\_I2C1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5654d9fb8dfeb19e55cffc9a7c280ec3}{RCC\+\_\+\+CFGR3\+\_\+\+I2\+C1\+SW\+\_\+\+SYSCLK}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00518}{518}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

