# rtl_design
# üß† RTL Design Portfolio | Verilog

Welcome to my RTL Design Portfolio. This repository contains a curated set of RTL (Register Transfer Level) modules developed using **Verilog HDL**. It highlights my expertise in designing, simulating, and verifying digital systems ‚Äî suitable for embedded applications, academic projects, and professional freelance work.

---

## üìÅ Project Structure

The repository contains:
- `verilog_code_files` ‚Äì RTL modules  
- `testbench_files` ‚Äì Testbench  
- `specifications.pdf` ‚Äì Module theory and Simulation results  
- `README.md` ‚Äì Description

---

## üì¶ `verilog_code_files` Includes

| Module         | Description                                    |
|----------------|------------------------------------------------|
| ALU            | 4-bit ALU with multiple arithmetic & logic ops |
| MUX            | 8:1 multiplexer using 2:1 multiplexers         |
| Decoder        | 2-to-4 and 3-to-8 binary decoders              |
| Flip-Flops     | D, T, JK, SR flip-flop models                  |
| Counter        | Up, Down, and decade counter modules           |

---

## üõ†Ô∏è Tools Used

- **Verilog HDL**
- **ModelSim**
- **Vivado (for synthesis)**

---

Feel free to reach out for freelance RTL design, collaborations, or custom module development:

Email: [mail](mailto:chirag96gupta@gmail.com)
LinkedIn: [linkedin](linkedin.com/in/chirag-gupta05)
GitHub: [gitHub](github.com/chirag-gupta05)
