// Seed: 2139321914
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8
);
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_17,
    output wire id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri1 id_14,
    input wire id_15 id_18
);
  logic id_19;
  assign id_19 = -1'd0;
  assign id_13 = id_12;
  assign id_17[1] = id_2;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_8,
      id_5,
      id_1,
      id_3,
      id_18,
      id_11,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
