{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526648134792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526648134794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:55:34 2018 " "Processing started: Fri May 18 14:55:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526648134794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526648134794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadDecTest -c QuadDecTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadDecTest -c QuadDecTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526648134795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526648135281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/QuadTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file QuadTest/synthesis/QuadTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadTest-rtl " "Found design unit 1: QuadTest-rtl" {  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136031 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadTest " "Found entity 1: QuadTest" {  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QuadTest/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QuadTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_irq_mapper " "Found entity 1: QuadTest_irq_mapper" {  } { { "QuadTest/synthesis/submodules/QuadTest_irq_mapper.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0 " "Found entity 1: QuadTest_mm_interconnect_0" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136081 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: QuadTest_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: QuadTest_mm_interconnect_0_rsp_xbar_mux" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: QuadTest_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: QuadTest_mm_interconnect_0_rsp_xbar_demux" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: QuadTest_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: QuadTest_mm_interconnect_0_cmd_xbar_mux" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: QuadTest_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: QuadTest_mm_interconnect_0_cmd_xbar_demux" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QuadTest/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136107 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QuadTest/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QuadTest/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QuadTest_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QuadTest_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: QuadTest_mm_interconnect_0_id_router_002_default_decode" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136113 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_mm_interconnect_0_id_router_002 " "Found entity 2: QuadTest_mm_interconnect_0_id_router_002" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QuadTest_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QuadTest_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_id_router_default_decode " "Found entity 1: QuadTest_mm_interconnect_0_id_router_default_decode" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136116 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_mm_interconnect_0_id_router " "Found entity 2: QuadTest_mm_interconnect_0_id_router" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QuadTest_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QuadTest_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: QuadTest_mm_interconnect_0_addr_router_001_default_decode" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136118 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_mm_interconnect_0_addr_router_001 " "Found entity 2: QuadTest_mm_interconnect_0_addr_router_001" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QuadTest_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QuadTest_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at QuadTest_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526648136119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mm_interconnect_0_addr_router_default_decode " "Found entity 1: QuadTest_mm_interconnect_0_addr_router_default_decode" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136120 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_mm_interconnect_0_addr_router " "Found entity 2: QuadTest_mm_interconnect_0_addr_router" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QuadTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QuadTest/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QuadTest/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QuadTest/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file QuadTest/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "QuadTest/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136132 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "QuadTest/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136133 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_sysid " "Found entity 1: QuadTest_sysid" {  } { { "QuadTest/synthesis/submodules/QuadTest_sysid.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file QuadTest/synthesis/submodules/QuadTest_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_jtag_sim_scfifo_w " "Found entity 1: QuadTest_jtag_sim_scfifo_w" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_jtag_scfifo_w " "Found entity 2: QuadTest_jtag_scfifo_w" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""} { "Info" "ISGN_ENTITY_NAME" "3 QuadTest_jtag_sim_scfifo_r " "Found entity 3: QuadTest_jtag_sim_scfifo_r" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""} { "Info" "ISGN_ENTITY_NAME" "4 QuadTest_jtag_scfifo_r " "Found entity 4: QuadTest_jtag_scfifo_r" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""} { "Info" "ISGN_ENTITY_NAME" "5 QuadTest_jtag " "Found entity 5: QuadTest_jtag" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_test_bench " "Found entity 1: QuadTest_cpu_test_bench" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_test_bench.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648136140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648136140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_ic_data_module " "Found entity 1: QuadTest_cpu_ic_data_module" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "2 QuadTest_cpu_ic_tag_module " "Found entity 2: QuadTest_cpu_ic_tag_module" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "3 QuadTest_cpu_register_bank_a_module " "Found entity 3: QuadTest_cpu_register_bank_a_module" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "4 QuadTest_cpu_register_bank_b_module " "Found entity 4: QuadTest_cpu_register_bank_b_module" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "5 QuadTest_cpu_nios2_oci_debug " "Found entity 5: QuadTest_cpu_nios2_oci_debug" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "6 QuadTest_cpu_ociram_sp_ram_module " "Found entity 6: QuadTest_cpu_ociram_sp_ram_module" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "7 QuadTest_cpu_nios2_ocimem " "Found entity 7: QuadTest_cpu_nios2_ocimem" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "8 QuadTest_cpu_nios2_avalon_reg " "Found entity 8: QuadTest_cpu_nios2_avalon_reg" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "9 QuadTest_cpu_nios2_oci_break " "Found entity 9: QuadTest_cpu_nios2_oci_break" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "10 QuadTest_cpu_nios2_oci_xbrk " "Found entity 10: QuadTest_cpu_nios2_oci_xbrk" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "11 QuadTest_cpu_nios2_oci_dbrk " "Found entity 11: QuadTest_cpu_nios2_oci_dbrk" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "12 QuadTest_cpu_nios2_oci_itrace " "Found entity 12: QuadTest_cpu_nios2_oci_itrace" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "13 QuadTest_cpu_nios2_oci_td_mode " "Found entity 13: QuadTest_cpu_nios2_oci_td_mode" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "14 QuadTest_cpu_nios2_oci_dtrace " "Found entity 14: QuadTest_cpu_nios2_oci_dtrace" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "15 QuadTest_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: QuadTest_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "16 QuadTest_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: QuadTest_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "17 QuadTest_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: QuadTest_cpu_nios2_oci_fifo_cnt_inc" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "18 QuadTest_cpu_nios2_oci_fifo " "Found entity 18: QuadTest_cpu_nios2_oci_fifo" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "19 QuadTest_cpu_nios2_oci_pib " "Found entity 19: QuadTest_cpu_nios2_oci_pib" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "20 QuadTest_cpu_nios2_oci_im " "Found entity 20: QuadTest_cpu_nios2_oci_im" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "21 QuadTest_cpu_nios2_performance_monitors " "Found entity 21: QuadTest_cpu_nios2_performance_monitors" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "22 QuadTest_cpu_nios2_oci " "Found entity 22: QuadTest_cpu_nios2_oci" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""} { "Info" "ISGN_ENTITY_NAME" "23 QuadTest_cpu " "Found entity 23: QuadTest_cpu" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_jtag_debug_module_sysclk " "Found entity 1: QuadTest_cpu_jtag_debug_module_sysclk" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_oci_test_bench " "Found entity 1: QuadTest_cpu_oci_test_bench" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_oci_test_bench.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_jtag_debug_module_wrapper " "Found entity 1: QuadTest_cpu_jtag_debug_module_wrapper" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_cpu_jtag_debug_module_tck " "Found entity 1: QuadTest_cpu_jtag_debug_module_tck" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadTest/synthesis/submodules/QuadTest_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file QuadTest/synthesis/submodules/QuadTest_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuadTest_mem " "Found entity 1: QuadTest_mem" {  } { { "QuadTest/synthesis/submodules/QuadTest_mem.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadratureDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file QuadratureDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137101 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137102 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "QuadDecTest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file QuadDecTest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QuadDecTest " "Found entity 1: QuadDecTest" {  } { { "QuadDecTest.bdf" "" { Schematic "/home/esl21/ESL21/QuadDecTest/QuadDecTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QuadTest_cpu.v(1798) " "Verilog HDL or VHDL warning at QuadTest_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526648137139 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QuadTest_cpu.v(1800) " "Verilog HDL or VHDL warning at QuadTest_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526648137139 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QuadTest_cpu.v(1956) " "Verilog HDL or VHDL warning at QuadTest_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526648137139 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QuadTest_cpu.v(2780) " "Verilog HDL or VHDL warning at QuadTest_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526648137143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QuadTest " "Elaborating entity \"QuadTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526648137357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mem QuadTest_mem:mem " "Elaborating entity \"QuadTest_mem\" for hierarchy \"QuadTest_mem:mem\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "mem" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mem.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mem.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648137652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QuadTest_mem.hex " "Parameter \"init_file\" = \"QuadTest_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137653 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_mem.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648137653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lub1 " "Found entity 1: altsyncram_lub1" {  } { { "db/altsyncram_lub1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_lub1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lub1 QuadTest_mem:mem\|altsyncram:the_altsyncram\|altsyncram_lub1:auto_generated " "Elaborating entity \"altsyncram_lub1\" for hierarchy \"QuadTest_mem:mem\|altsyncram:the_altsyncram\|altsyncram_lub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu QuadTest_cpu:cpu " "Elaborating entity \"QuadTest_cpu\" for hierarchy \"QuadTest_cpu:cpu\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "cpu" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_test_bench QuadTest_cpu:cpu\|QuadTest_cpu_test_bench:the_QuadTest_cpu_test_bench " "Elaborating entity \"QuadTest_cpu_test_bench\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_test_bench:the_QuadTest_cpu_test_bench\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_test_bench" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_ic_data_module QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data " "Elaborating entity \"QuadTest_cpu_ic_data_module\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_ic_data" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 5701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137830 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648137830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_data_module:QuadTest_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_ic_tag_module QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag " "Elaborating entity \"QuadTest_cpu_ic_tag_module\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_ic_tag" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 5767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QuadTest_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"QuadTest_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137911 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648137911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0h1 " "Found entity 1: altsyncram_q0h1" {  } { { "db/altsyncram_q0h1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_q0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648137974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648137974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0h1 QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q0h1:auto_generated " "Elaborating entity \"altsyncram_q0h1\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_ic_tag_module:QuadTest_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_register_bank_a_module QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a " "Elaborating entity \"QuadTest_cpu_register_bank_a_module\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_register_bank_a" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QuadTest_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"QuadTest_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648137992 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648137992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpg1 " "Found entity 1: altsyncram_vpg1" {  } { { "db/altsyncram_vpg1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_vpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpg1 QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vpg1:auto_generated " "Elaborating entity \"altsyncram_vpg1\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_a_module:QuadTest_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_register_bank_b_module QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b " "Elaborating entity \"QuadTest_cpu_register_bank_b_module\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_register_bank_b" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QuadTest_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"QuadTest_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138085 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_0qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qg1 QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0qg1:auto_generated " "Elaborating entity \"altsyncram_0qg1\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_register_bank_b_module:QuadTest_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci " "Elaborating entity \"QuadTest_cpu_nios2_oci\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_debug QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug " "Elaborating entity \"QuadTest_cpu_nios2_oci_debug\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_debug" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138182 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_ocimem QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem " "Elaborating entity \"QuadTest_cpu_nios2_ocimem\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_ocimem" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_ociram_sp_ram_module QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram " "Elaborating entity \"QuadTest_cpu_ociram_sp_ram_module\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_ociram_sp_ram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_altsyncram" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QuadTest_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"QuadTest_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138199 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vf81 " "Found entity 1: altsyncram_vf81" {  } { { "db/altsyncram_vf81.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_vf81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vf81 QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vf81:auto_generated " "Elaborating entity \"altsyncram_vf81\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_ocimem:the_QuadTest_cpu_nios2_ocimem\|QuadTest_cpu_ociram_sp_ram_module:QuadTest_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vf81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_avalon_reg QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_avalon_reg:the_QuadTest_cpu_nios2_avalon_reg " "Elaborating entity \"QuadTest_cpu_nios2_avalon_reg\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_avalon_reg:the_QuadTest_cpu_nios2_avalon_reg\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_avalon_reg" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_break QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_break:the_QuadTest_cpu_nios2_oci_break " "Elaborating entity \"QuadTest_cpu_nios2_oci_break\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_break:the_QuadTest_cpu_nios2_oci_break\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_break" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_xbrk QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_xbrk:the_QuadTest_cpu_nios2_oci_xbrk " "Elaborating entity \"QuadTest_cpu_nios2_oci_xbrk\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_xbrk:the_QuadTest_cpu_nios2_oci_xbrk\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_xbrk" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_dbrk QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dbrk:the_QuadTest_cpu_nios2_oci_dbrk " "Elaborating entity \"QuadTest_cpu_nios2_oci_dbrk\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dbrk:the_QuadTest_cpu_nios2_oci_dbrk\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_dbrk" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_itrace QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_itrace:the_QuadTest_cpu_nios2_oci_itrace " "Elaborating entity \"QuadTest_cpu_nios2_oci_itrace\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_itrace:the_QuadTest_cpu_nios2_oci_itrace\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_dtrace QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dtrace:the_QuadTest_cpu_nios2_oci_dtrace " "Elaborating entity \"QuadTest_cpu_nios2_oci_dtrace\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dtrace:the_QuadTest_cpu_nios2_oci_dtrace\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_dtrace" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_td_mode QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dtrace:the_QuadTest_cpu_nios2_oci_dtrace\|QuadTest_cpu_nios2_oci_td_mode:QuadTest_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"QuadTest_cpu_nios2_oci_td_mode\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_dtrace:the_QuadTest_cpu_nios2_oci_dtrace\|QuadTest_cpu_nios2_oci_td_mode:QuadTest_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "QuadTest_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_fifo QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo " "Elaborating entity \"QuadTest_cpu_nios2_oci_fifo\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_fifo" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_compute_input_tm_cnt QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_compute_input_tm_cnt:the_QuadTest_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"QuadTest_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_compute_input_tm_cnt:the_QuadTest_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_fifo_wrptr_inc QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_fifo_wrptr_inc:the_QuadTest_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"QuadTest_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_fifo_wrptr_inc:the_QuadTest_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_fifo_cnt_inc QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_fifo_cnt_inc:the_QuadTest_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"QuadTest_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_nios2_oci_fifo_cnt_inc:the_QuadTest_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_oci_test_bench QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_oci_test_bench:the_QuadTest_cpu_oci_test_bench " "Elaborating entity \"QuadTest_cpu_oci_test_bench\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_fifo:the_QuadTest_cpu_nios2_oci_fifo\|QuadTest_cpu_oci_test_bench:the_QuadTest_cpu_oci_test_bench\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_oci_test_bench" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_pib QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_pib:the_QuadTest_cpu_nios2_oci_pib " "Elaborating entity \"QuadTest_cpu_nios2_oci_pib\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_pib:the_QuadTest_cpu_nios2_oci_pib\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_pib" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_nios2_oci_im QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_im:the_QuadTest_cpu_nios2_oci_im " "Elaborating entity \"QuadTest_cpu_nios2_oci_im\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_im:the_QuadTest_cpu_nios2_oci_im\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_im" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_jtag_debug_module_wrapper QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper " "Elaborating entity \"QuadTest_cpu_jtag_debug_module_wrapper\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_jtag_debug_module_wrapper" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_jtag_debug_module_tck QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|QuadTest_cpu_jtag_debug_module_tck:the_QuadTest_cpu_jtag_debug_module_tck " "Elaborating entity \"QuadTest_cpu_jtag_debug_module_tck\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|QuadTest_cpu_jtag_debug_module_tck:the_QuadTest_cpu_jtag_debug_module_tck\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "the_QuadTest_cpu_jtag_debug_module_tck" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_cpu_jtag_debug_module_sysclk QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|QuadTest_cpu_jtag_debug_module_sysclk:the_QuadTest_cpu_jtag_debug_module_sysclk " "Elaborating entity \"QuadTest_cpu_jtag_debug_module_sysclk\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|QuadTest_cpu_jtag_debug_module_sysclk:the_QuadTest_cpu_jtag_debug_module_sysclk\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "the_QuadTest_cpu_jtag_debug_module_sysclk" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "QuadTest_cpu_jtag_debug_module_phy" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy " "Instantiated megafunction \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138331 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_jtag_debug_module_wrapper:the_QuadTest_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QuadTest_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_jtag QuadTest_jtag:jtag " "Elaborating entity \"QuadTest_jtag\" for hierarchy \"QuadTest_jtag:jtag\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "jtag" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_jtag_scfifo_w QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w " "Elaborating entity \"QuadTest_jtag_scfifo_w\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "the_QuadTest_jtag_scfifo_w" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "wfifo" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138429 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl21/ESL21/QuadDecTest/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl21/ESL21/QuadDecTest/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl21/ESL21/QuadDecTest/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl21/ESL21/QuadDecTest/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl21/ESL21/QuadDecTest/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648138761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648138761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_w:the_QuadTest_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl21/ESL21/QuadDecTest/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_jtag_scfifo_r QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_r:the_QuadTest_jtag_scfifo_r " "Elaborating entity \"QuadTest_jtag_scfifo_r\" for hierarchy \"QuadTest_jtag:jtag\|QuadTest_jtag_scfifo_r:the_QuadTest_jtag_scfifo_r\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "the_QuadTest_jtag_scfifo_r" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "QuadTest_jtag_alt_jtag_atlantic" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648138893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic " "Instantiated megafunction \"QuadTest_jtag:jtag\|alt_jtag_atlantic:QuadTest_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138893 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648138893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_sysid QuadTest_sysid:sysid " "Elaborating entity \"QuadTest_sysid\" for hierarchy \"QuadTest_sysid:sysid\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "sysid" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_demonstrator esl_demonstrator:quadratureencoder " "Elaborating entity \"esl_demonstrator\" for hierarchy \"esl_demonstrator:quadratureencoder\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "quadratureencoder" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138912 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "QuadTest/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526648138913 "|QuadTest|esl_demonstrator:quadratureencoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder esl_demonstrator:quadratureencoder\|QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"esl_demonstrator:quadratureencoder\|QuadratureDecoder:encoder\"" {  } { { "QuadTest/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138914 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526648138915 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_0_IN_old QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"GPIO_0_IN_old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526648138915 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(29) " "VHDL Process Statement warning at QuadratureDecoder.vhd(29): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526648138915 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(30) " "VHDL Process Statement warning at QuadratureDecoder.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526648138915 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter QuadratureDecoder.vhd(24) " "VHDL Process Statement warning at QuadratureDecoder.vhd(24): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[0\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[1\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[2\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[3\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[4\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[5\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[6\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[7\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[8\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[9\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[10\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[11\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[12\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138916 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[13\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[14\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[15\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[16\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[17\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[18\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[19\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[20\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[21\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[22\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[23\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[24\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[25\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[26\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[27\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138917 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[28\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138918 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[29\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138918 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[30\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138918 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[31\]\" at QuadratureDecoder.vhd(24)" {  } { { "QuadTest/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526648138918 "|QuadTest|esl_demonstrator:quadratureencoder|QuadratureDecoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0 QuadTest_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QuadTest_mm_interconnect_0\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "mm_interconnect_0" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "mem_s1_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadratureencoder_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quadratureencoder_slave_translator\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "quadratureencoder_slave_translator" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648138992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_addr_router QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"QuadTest_mm_interconnect_0_addr_router\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router:addr_router\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "addr_router" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_addr_router_default_decode QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router:addr_router\|QuadTest_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"QuadTest_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router:addr_router\|QuadTest_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_addr_router_001 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"QuadTest_mm_interconnect_0_addr_router_001\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_addr_router_001_default_decode QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router_001:addr_router_001\|QuadTest_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"QuadTest_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_addr_router_001:addr_router_001\|QuadTest_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_id_router QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router:id_router " "Elaborating entity \"QuadTest_mm_interconnect_0_id_router\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router:id_router\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "id_router" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_id_router_default_decode QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router:id_router\|QuadTest_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"QuadTest_mm_interconnect_0_id_router_default_decode\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router:id_router\|QuadTest_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_id_router_002 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"QuadTest_mm_interconnect_0_id_router_002\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "id_router_002" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_id_router_002_default_decode QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router_002:id_router_002\|QuadTest_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"QuadTest_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_id_router_002:id_router_002\|QuadTest_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "limiter" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_cmd_xbar_demux QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"QuadTest_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_cmd_xbar_demux_001 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"QuadTest_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_cmd_xbar_mux QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"QuadTest_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_cmd_xbar_mux_002 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"QuadTest_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_rsp_xbar_demux QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"QuadTest_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_rsp_xbar_demux_002 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"QuadTest_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_rsp_xbar_mux QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"QuadTest_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_mm_interconnect_0_rsp_xbar_mux_001 QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"QuadTest_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QuadTest_mm_interconnect_0:mm_interconnect_0\|QuadTest_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadTest_irq_mapper QuadTest_irq_mapper:irq_mapper " "Elaborating entity \"QuadTest_irq_mapper\" for hierarchy \"QuadTest_irq_mapper:irq_mapper\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "irq_mapper" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "rst_controller" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QuadTest/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QuadTest/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648139082 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_QuadTest_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_QuadTest_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "the_QuadTest_cpu_nios2_oci_itrace" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1526648140129 "|QuadTest|QuadTest_cpu:cpu|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci|QuadTest_cpu_nios2_oci_itrace:the_QuadTest_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "QuadTest_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"QuadTest_cpu:cpu\|Add8\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "Add8" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6458 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648143149 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1526648143149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QuadTest_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"QuadTest_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6458 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648143185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QuadTest_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"QuadTest_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648143185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648143185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648143185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526648143185 ""}  } { { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6458 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526648143185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl21/ESL21/QuadDecTest/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526648143243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526648143243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526648143716 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4757 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 393 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4748 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_jtag.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4470 -1 0 } } { "QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4497 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 4789 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 6215 -1 0 } } { "QuadTest/synthesis/submodules/QuadTest_cpu.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/QuadTest_cpu.v" 752 -1 0 } } { "QuadTest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526648143875 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526648143875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648145680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526648147426 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios2_quartus2_project " "Ignored assignments for entity \"nios2_quartus2_project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648147589 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526648147589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/QuadDecTest/output_files/QuadDecTest.map.smsg " "Generated suppressed messages file /home/esl21/ESL21/QuadDecTest/output_files/QuadDecTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526648147704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526648148532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648148532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quadratureencoder_inputs_export\[0\] " "No output dependent on input pin \"quadratureencoder_inputs_export\[0\]\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648149617 "|QuadTest|quadratureencoder_inputs_export[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "quadratureencoder_inputs_export\[1\] " "No output dependent on input pin \"quadratureencoder_inputs_export\[1\]\"" {  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526648149617 "|QuadTest|quadratureencoder_inputs_export[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526648149617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2562 " "Implemented 2562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526648149617 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526648149617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2363 " "Implemented 2363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526648149617 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526648149617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526648149617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526648149661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:55:49 2018 " "Processing ended: Fri May 18 14:55:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526648149661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526648149661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526648149661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526648149661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526648152795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526648152796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:55:51 2018 " "Processing started: Fri May 18 14:55:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526648152796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526648152796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526648152797 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526648153046 ""}
{ "Info" "0" "" "Project  = QuadDecTest" {  } {  } 0 0 "Project  = QuadDecTest" 0 0 "Fitter" 0 0 1526648153047 ""}
{ "Info" "0" "" "Revision = QuadDecTest" {  } {  } 0 0 "Revision = QuadDecTest" 0 0 "Fitter" 0 0 1526648153047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1526648153246 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "QuadDecTest EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"QuadDecTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526648153334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526648153426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526648153426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526648153874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526648154627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526648154627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526648154627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526648154627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8669 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526648154662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8671 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526648154662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8673 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526648154662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8675 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526648154662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8677 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526648154662 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526648154662 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526648154693 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648156573 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526648156573 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest.sdc " "Reading SDC File: 'QuadTest.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526648156617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "QuadTest.sdc 2 CLOCK_50 port " "Ignored filter at QuadTest.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1526648156618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock QuadTest.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at QuadTest.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports \{CLOCK_50\}\] " "create_clock -period 20 \[get_ports \{CLOCK_50\}\]" {  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156618 ""}  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1526648156618 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1526648156618 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QuadTest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526648156619 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest/synthesis/submodules/QuadTest_cpu.sdc " "Reading SDC File: 'QuadTest/synthesis/submodules/QuadTest_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526648156627 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526648156655 "|QuadTest|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648156697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648156697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648156697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648156697 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1526648156697 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1526648156697 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1526648156698 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1526648156698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""}  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 11 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8658 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526648156983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8269 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526648156983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset_reset_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""}  } { { "QuadTest/synthesis/QuadTest.vhd" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.vhd" 12 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 8659 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526648156983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "QuadTest/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 3670 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "QuadTest_cpu:cpu\|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci\|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { QuadTest_cpu:cpu|QuadTest_cpu_nios2_oci:the_QuadTest_cpu_nios2_oci|QuadTest_cpu_nios2_oci_debug:the_QuadTest_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 1421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526648156983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526648156983 ""}  } { { "QuadTest/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526648156983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526648158032 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526648158041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526648158041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526648158051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526648158063 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526648158072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526648158072 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526648158080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526648158172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1526648158182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526648158182 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1526648158455 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1526648158455 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526648158455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526648160095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526648161160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526648161205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526648162667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526648162668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526648163760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/esl21/ESL21/QuadDecTest/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526648166211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526648166211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526648166929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526648166931 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1526648166931 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526648166931 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1526648167058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526648167147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526648167836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526648167922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526648168815 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526648170257 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1526648171053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl21/ESL21/QuadDecTest/output_files/QuadDecTest.fit.smsg " "Generated suppressed messages file /home/esl21/ESL21/QuadDecTest/output_files/QuadDecTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526648171453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526648172524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:56:12 2018 " "Processing ended: Fri May 18 14:56:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526648172524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526648172524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526648172524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526648172524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526648175670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526648175672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:56:15 2018 " "Processing started: Fri May 18 14:56:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526648175672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526648175672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526648175673 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526648177539 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526648177586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526648178180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:56:18 2018 " "Processing ended: Fri May 18 14:56:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526648178180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526648178180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526648178180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526648178180 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526648178519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526648180926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526648180927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:56:20 2018 " "Processing started: Fri May 18 14:56:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526648180927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526648180927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta QuadDecTest -c QuadDecTest " "Command: quartus_sta QuadDecTest -c QuadDecTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526648180927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1526648180993 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios2_quartus2_project " "Ignored assignments for entity \"nios2_quartus2_project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios2_quartus2_project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios2_quartus2_project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526648181244 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526648181244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526648181337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526648181418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526648181418 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526648182010 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1526648182010 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest.sdc " "Reading SDC File: 'QuadTest.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526648182038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "QuadTest.sdc 2 CLOCK_50 port " "Ignored filter at QuadTest.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1526648182038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock QuadTest.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at QuadTest.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports \{CLOCK_50\}\] " "create_clock -period 20 \[get_ports \{CLOCK_50\}\]" {  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182039 ""}  } { { "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" "" { Text "/home/esl21/ESL21/QuadDecTest/QuadTest.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1526648182039 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1526648182039 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QuadTest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526648182040 ""}
{ "Info" "ISTA_SDC_FOUND" "QuadTest/synthesis/submodules/QuadTest_cpu.sdc " "Reading SDC File: 'QuadTest/synthesis/submodules/QuadTest_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1526648182048 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1526648182064 "|QuadTest|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648182259 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648182259 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648182259 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648182259 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526648182259 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1526648182261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1526648182276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.597 " "Worst-case setup slack is 16.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.597               0.000 altera_reserved_tck  " "   16.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648182296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648182299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.758 " "Worst-case recovery slack is 47.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.758               0.000 altera_reserved_tck  " "   47.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648182302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.056 " "Worst-case removal slack is 1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 altera_reserved_tck  " "    1.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648182303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648182305 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.050 ns " "Worst Case Available Settling Time: 197.050 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648182403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1526648182408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1526648182467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1526648183528 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1526648183732 "|QuadTest|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648183739 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648183739 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648183739 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648183739 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526648183739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.739 " "Worst-case setup slack is 17.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.739               0.000 altera_reserved_tck  " "   17.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648183752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648183757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.036 " "Worst-case recovery slack is 48.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.036               0.000 altera_reserved_tck  " "   48.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648183761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 altera_reserved_tck  " "    0.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648183764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648183767 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.375 ns " "Worst Case Available Settling Time: 197.375 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648183841 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1526648183848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1526648184157 "|QuadTest|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648184163 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648184163 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648184163 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1526648184163 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1526648184163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.135 " "Worst-case setup slack is 22.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.135               0.000 altera_reserved_tck  " "   22.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648184170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648184177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.882 " "Worst-case recovery slack is 48.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.882               0.000 altera_reserved_tck  " "   48.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648184182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 altera_reserved_tck  " "    0.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648184187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.479 " "Worst-case minimum pulse width slack is 49.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526648184192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.374 ns " "Worst Case Available Settling Time: 198.374 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1526648184279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526648184737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526648184737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526648184870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:56:24 2018 " "Processing ended: Fri May 18 14:56:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526648184870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526648184870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526648184870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526648184870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526648188006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526648188008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 14:56:27 2018 " "Processing started: Fri May 18 14:56:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526648188008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526648188008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off QuadDecTest -c QuadDecTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526648188009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_6_1200mv_85c_slow.vho /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_6_1200mv_85c_slow.vho in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648189301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_6_1200mv_0c_slow.vho /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_6_1200mv_0c_slow.vho in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648189647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_min_1200mv_0c_fast.vho /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_min_1200mv_0c_fast.vho in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648189974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest.vho /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest.vho in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648190285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_6_1200mv_85c_vhd_slow.sdo /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_6_1200mv_85c_vhd_slow.sdo in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648190691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_6_1200mv_0c_vhd_slow.sdo /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_6_1200mv_0c_vhd_slow.sdo in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648191063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_min_1200mv_0c_vhd_fast.sdo /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_min_1200mv_0c_vhd_fast.sdo in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648191433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "QuadDecTest_vhd.sdo /home/esl21/ESL21/QuadDecTest/simulation/modelsim/ simulation " "Generated file QuadDecTest_vhd.sdo in folder \"/home/esl21/ESL21/QuadDecTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526648191810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526648191975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 14:56:31 2018 " "Processing ended: Fri May 18 14:56:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526648191975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526648191975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526648191975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526648191975 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526648192122 ""}
