/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_r.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R64r */
        soc_block_list[36],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R127r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R255r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R511r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R1023r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R1518r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R2047r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R4095r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R9216r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_R16383r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R1023_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R1023_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R1023_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R1023_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R1023_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R1023_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R1023_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R1023_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R1023_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R1023_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R1023_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R1023_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R127_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R127_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R127_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R127_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R127_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R127_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R127_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R127_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R127_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R127_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R127_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R127_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R1518_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R1518_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R1518_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R1518_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R1518_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R1518_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R1518_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R1518_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R1518_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R1518_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R1518_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R1518_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R16383_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R16383_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R16383_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R16383_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R16383_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R16383_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R16383_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R16383_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R16383_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R16383_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R16383_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R16383_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R2047_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R2047_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R2047_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R2047_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R2047_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R2047_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R2047_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R2047_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R2047_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R2047_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R2047_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R2047_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R255_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R255_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R255_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R255_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R255_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R255_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R255_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R255_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R255_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R255_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R255_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R255_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R4095_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R4095_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R4095_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R4095_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R4095_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R4095_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R4095_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R4095_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R4095_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R4095_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R4095_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R4095_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R511_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R511_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R511_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R511_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R511_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R511_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R511_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R511_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R511_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R511_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R511_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R511_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R64_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R64_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R64_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R64_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R64_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R64_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R64_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R64_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R64_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R64_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R64_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R64_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_R9216_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_R9216_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_R9216_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_R9216_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_R9216_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_R9216_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_R9216_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_R9216_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_R9216_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_R9216_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_R9216_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_R9216_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RAICFGr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b1c,
        0,
        3,
        soc_RAICFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RALNr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RALN_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RALN_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RALN_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RALN_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RALN_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RALN_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RALN_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RALN_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RALN_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RALN_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RALN_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RALN_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RALN_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x16,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUSr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80042,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200ef00,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f000,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGEr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f100,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f300,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_MASKr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80044,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_MASK_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f200,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_CHANGE_MASK_1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f400,
        0,
        1,
        soc_RAW_LINK_STATUS_CHANGE_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_STICKYr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80045,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUS_STICKYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_STICKY_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f500,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUS_STICKY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RAW_LINK_STATUS_STICKY_1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200f600,
        SOC_REG_FLAG_RO,
        1,
        soc_RAW_LINK_STATUS_STICKY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RBCAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RBCA_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RBCA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RBCA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RBCA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RBCA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RBCA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RBCA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RBCA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RBCA_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RBCA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RBCA_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RBCA_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xe00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBCA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RBYTr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RBYT_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RBYT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RBYT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RBYT_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RBYT_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RBYT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RBYT_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RBYT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RBYT_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RBYT_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RBYT_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RBYT_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RBYT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_CI_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80004,
        0,
        4,
        soc_RB_CI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000299, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80001,
        0,
        12,
        soc_RB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xc001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80064,
        0,
        8,
        soc_RB_COS_MAP_TABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80065,
        0,
        8,
        soc_RB_COS_MAP_TABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80066,
        0,
        8,
        soc_RB_COS_MAP_TABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80067,
        0,
        8,
        soc_RB_COS_MAP_TABLE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80068,
        0,
        8,
        soc_RB_COS_MAP_TABLE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_5r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80069,
        0,
        8,
        soc_RB_COS_MAP_TABLE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_6r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006a,
        0,
        8,
        soc_RB_COS_MAP_TABLE_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_COS_MAP_TABLE_7r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006b,
        0,
        8,
        soc_RB_COS_MAP_TABLE_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c8,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IFH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c9,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IFH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ca,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IFH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_BAD_Q_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c6,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_BAD_Q_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c7,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_EDC_LINE_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e0,
        0,
        2,
        soc_RB_DEBUG_EDC_LINE_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c5,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c4,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b1,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b2,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_MESSAGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b3,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_MESSAGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b4,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b5,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b0,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800af,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80082,
        0,
        4,
        soc_RB_DEBUG_ERROR_INJECT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80083,
        0,
        3,
        soc_RB_DEBUG_ERROR_INJECT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80084,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80085,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80086,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT5r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80087,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT6r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80088,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT7r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80089,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_ERROR_INJECT8r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008a,
        0,
        1,
        soc_RB_DEBUG_ERROR_INJECT8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b7,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007b,
        0,
        1,
        soc_RB_DEBUG_IF0_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b6,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80094,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80095,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80096,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80093,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008c,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b9,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007c,
        0,
        1,
        soc_RB_DEBUG_IF1_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800b8,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80098,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80099,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009a,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80097,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008d,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800bb,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007d,
        0,
        1,
        soc_RB_DEBUG_IF2_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ba,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009c,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009d,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009e,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009b,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008e,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800bd,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007e,
        0,
        1,
        soc_RB_DEBUG_IF3_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800bc,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a0,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a1,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a2,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8009f,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008f,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800bf,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007f,
        0,
        1,
        soc_RB_DEBUG_IF4_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800be,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a4,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a5,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a6,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a3,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80090,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c1,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80080,
        0,
        1,
        soc_RB_DEBUG_IF5_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c0,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a8,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a9,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800aa,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800a7,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80091,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c3,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_DROP_COUNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80081,
        0,
        1,
        soc_RB_DEBUG_IF6_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800c2,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_TEST_BYTE_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ac,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_TEST_IRH_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ad,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_TEST_IRH_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ae,
        0,
        1,
        soc_RB_DEBUG_BAD_Q_IRH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_TEST_PCKT_CNTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ab,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80092,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEBUG_TEST_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8008b,
        0,
        25,
        soc_RB_DEBUG_TEST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x03000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEF_Q_IX_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80060,
        0,
        2,
        soc_RB_DEF_Q_IX_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEF_Q_IX_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80061,
        0,
        2,
        soc_RB_DEF_Q_IX_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEF_Q_IX_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80062,
        0,
        2,
        soc_RB_DEF_Q_IX_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DEF_Q_IX_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80063,
        0,
        1,
        soc_RB_DEF_Q_IX_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DRR_CONFIG0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80027,
        0,
        4,
        soc_RB_DRR_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DRR_CONFIG1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80028,
        0,
        3,
        soc_RB_DRR_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_DRR_CONFIG2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80029,
        0,
        7,
        soc_RB_DRR_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80072,
        0,
        26,
        soc_RB_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x05455555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fcfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_ERROR_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ea,
        0,
        32,
        soc_RB_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_ERROR_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ec,
        0,
        10,
        soc_RB_ECC_ERROR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_ERROR_0_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800eb,
        0,
        32,
        soc_RB_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_ERROR_1_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ed,
        0,
        10,
        soc_RB_ECC_ERROR_1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80073,
        0,
        3,
        soc_RB_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80074,
        0,
        2,
        soc_RB_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80075,
        0,
        3,
        soc_RB_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80076,
        0,
        2,
        soc_RB_ECC_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80077,
        0,
        3,
        soc_RB_ECC_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS5r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80078,
        0,
        2,
        soc_RB_ECC_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS6r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80079,
        0,
        4,
        soc_RB_ECC_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ECC_STATUS7r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8007a,
        0,
        2,
        soc_RB_ECC_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ENQRESP_SB_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80070,
        0,
        5,
        soc_CI_RB_RBTAG_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e1,
        0,
        30,
        soc_RB_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e4,
        0,
        25,
        soc_RB_ERROR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffc07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e7,
        0,
        16,
        soc_RB_ERROR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_0_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e2,
        0,
        30,
        soc_RB_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_1_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e5,
        0,
        25,
        soc_RB_ERROR_1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffc07f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffc07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_2_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e8,
        0,
        16,
        soc_RB_ERROR_2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_HALT_MASK_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e3,
        0,
        30,
        soc_RB_ERROR_HALT_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_HALT_MASK_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e6,
        0,
        25,
        soc_RB_ERROR_HALT_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0xffffc07f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffc07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_ERROR_HALT_MASK_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800e9,
        0,
        16,
        soc_RB_ERROR_HALT_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FC_E2ECC_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004f,
        0,
        4,
        soc_RB_FC_E2ECC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FC_E2ECC_HCFC_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004d,
        0,
        10,
        soc_RB_FC_E2ECC_HCFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FC_FORCE_MESSAGEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004e,
        0,
        8,
        soc_RB_FC_FORCE_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80005,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80006,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP1r_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80007,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP2r_fields,
        SOC_RESET_VAL_DEC(0x32109876, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80008,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP3r_fields,
        SOC_RESET_VAL_DEC(0x10987654, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80009,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP4r_fields,
        SOC_RESET_VAL_DEC(0x98765432, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_FIRST_CI_LOOKUP5r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_RB_FIRST_CI_LOOKUP5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80031,
        0,
        2,
        soc_RB_IF0_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00d40d60, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800cb,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002a,
        0,
        2,
        soc_RB_IF0_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00d7fb40, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003f,
        0,
        2,
        soc_RB_IF0_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0035fda0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d2,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80046,
        0,
        2,
        soc_RB_IF0_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d9,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80018,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF0_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80019,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80033,
        0,
        2,
        soc_RB_IF1_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x002c0300, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800cc,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002b,
        0,
        2,
        soc_RB_IF1_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0047f000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80040,
        0,
        2,
        soc_RB_IF1_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0011f800, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d3,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80047,
        0,
        2,
        soc_RB_IF1_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800da,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001a,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF1_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001b,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80035,
        0,
        2,
        soc_RB_IF2_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00740780, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800cd,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002c,
        0,
        2,
        soc_RB_IF2_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x008ff480, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80041,
        0,
        2,
        soc_RB_IF2_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0023fa40, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d4,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80048,
        0,
        2,
        soc_RB_IF2_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800db,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001c,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF2_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001d,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80037,
        0,
        2,
        soc_RB_IF1_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x002c0300, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800ce,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002d,
        0,
        2,
        soc_RB_IF1_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0047f000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80042,
        0,
        2,
        soc_RB_IF1_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0011f800, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d5,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80049,
        0,
        2,
        soc_RB_IF1_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800dc,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001e,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF3_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001f,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80039,
        0,
        2,
        soc_RB_IF2_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00740780, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800cf,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002e,
        0,
        2,
        soc_RB_IF2_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x008ff480, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80043,
        0,
        2,
        soc_RB_IF2_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0023fa40, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d6,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004a,
        0,
        2,
        soc_RB_IF2_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007d0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800dd,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80020,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF4_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80021,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003b,
        0,
        2,
        soc_RB_IF5_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00b00b20, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d0,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002f,
        0,
        2,
        soc_RB_IF5_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00b3f900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80044,
        0,
        2,
        soc_RB_IF5_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x002cfc80, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d7,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004b,
        0,
        2,
        soc_RB_IF5_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000be0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800de,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80022,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF5_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80023,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_BP_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003d,
        0,
        2,
        soc_RB_IF5_BP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00b00b20, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_BP_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_RB_IF0_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_DATA_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d1,
        0,
        2,
        soc_RB_IF0_DATA_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_DFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80030,
        0,
        2,
        soc_RB_IF5_DFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00b3f900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_EREQFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80045,
        0,
        2,
        soc_RB_IF5_EREQFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x002cfc80, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_EREQ_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800d8,
        0,
        2,
        soc_RB_IF0_EREQ_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_ERESPFIFO_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8004c,
        0,
        2,
        soc_RB_IF5_ERESPFIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000be0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_ERESP_FIFO_RESOURCEr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x800df,
        0,
        2,
        soc_RB_IF0_ERESP_FIFO_RESOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_NOHEAD_FIELDS_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80024,
        0,
        7,
        soc_RB_IF0_NOHEAD_FIELDS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_IF6_NOHEAD_FIELDS_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80025,
        0,
        3,
        soc_RB_IF0_NOHEAD_FIELDS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000b,
        0,
        12,
        soc_RB_PRED_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000c,
        0,
        12,
        soc_RB_PRED_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000d,
        0,
        6,
        soc_RB_PRED_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000e,
        0,
        2,
        soc_RB_PRED_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000f,
        0,
        2,
        soc_RB_PRED_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG5r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80010,
        0,
        2,
        soc_RB_PRED_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG6r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_RB_PRED_CONFIG6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG7r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80012,
        0,
        2,
        soc_RB_PRED_CONFIG7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG8r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80013,
        0,
        2,
        soc_RB_PRED_CONFIG8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG9r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80014,
        0,
        2,
        soc_RB_PRED_CONFIG9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG10r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80015,
        0,
        2,
        soc_RB_PRED_CONFIG10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG11r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80016,
        0,
        2,
        soc_RB_PRED_CONFIG11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_PRED_CONFIG12r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80017,
        0,
        2,
        soc_RB_PRED_CONFIG12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_RAM_TM0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80026,
        0,
        7,
        soc_RB_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_SEG_BASE_7r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006f,
        0,
        1,
        soc_RB_SEG_BASE_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_SEG_BASE_1_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006c,
        0,
        2,
        soc_RB_SEG_BASE_1_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_SEG_BASE_3_4r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006d,
        0,
        2,
        soc_RB_SEG_BASE_3_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_SEG_BASE_5_6r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8006e,
        0,
        2,
        soc_RB_SEG_BASE_5_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_SW_RESETr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_TWO_BYTE_DROP_CONFIG0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80002,
        0,
        16,
        soc_RB_TWO_BYTE_DROP_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_TWO_BYTE_DROP_CONFIG1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80003,
        0,
        12,
        soc_RB_TWO_BYTE_DROP_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80050,
        0,
        3,
        soc_RB_XP0_FC_HCFC_MESSAGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80051,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80052,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80053,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80054,
        0,
        3,
        soc_RB_XP0_FC_HCFC_MESSAGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80055,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80056,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80057,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80058,
        0,
        3,
        soc_RB_XP0_FC_HCFC_MESSAGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80059,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005a,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005b,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005c,
        0,
        3,
        soc_RB_XP0_FC_HCFC_MESSAGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005d,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005e,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_3r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8005f,
        0,
        1,
        soc_RB_XP0_FC_HCFC_MESSAGE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCHCFG_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc20,
        0,
        6,
        soc_RCHCFG_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCI_DECREMENT_VALUESr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4328,
        0,
        8,
        soc_RCI_DECREMENT_VALUESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCI_PARAMSr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4327,
        0,
        3,
        soc_RCI_PARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000003,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS1r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000004,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS2r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000005,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS3r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000006,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS4r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000007,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS5r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000008,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS6r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000009,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS7r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS14r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS15r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS0_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000011,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS14_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000019,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS15_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800001a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS1_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000012,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS2_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000013,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS3_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000014,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS4_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000015,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS5_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000016,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS6_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000017,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCOS7_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000018,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCTCPUREQUESTREGISTERr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x290b,
        0,
        2,
        soc_RCTCPUREQUESTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCVDPACKETCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b2,
        0,
        2,
        soc_RCVDPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO1_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f234,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RCVDTSO2_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f236,
        SOC_REG_FLAG_RO,
        1,
        soc_RCVDTSO1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_COS_BYTES_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801cd,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_COS_PKTS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801cc,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_AGG_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d3,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_BYTES_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801cf,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_DROP_PKTS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801ce,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_HIGIG_CMD_STATS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801ca,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_IP_STATS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d2,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_L2_BYTES_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d1,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_L2_PKTS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d0,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RCV_VLAN_STATS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801cb,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCYPACKETCOUNTERr */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2520,
        0,
        1,
        soc_RCYPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCY_CAL_CONFIGURATIONr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4394,
        0,
        4,
        soc_RCY_CAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x173ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCY_RATE0r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4395,
        0,
        1,
        soc_RCY_RATE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RCY_RATE1r */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4396,
        0,
        1,
        soc_RCY_RATE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_DEBUG0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002600,
        0,
        20,
        soc_RC_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x09249249, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_DEBUG1r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002700,
        0,
        20,
        soc_RC_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x09249249, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_DEBUG2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002800,
        0,
        14,
        soc_RC_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00049249, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_ERRORr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002900,
        0,
        8,
        soc_RC_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_ERROR_MASKr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002a00,
        0,
        8,
        soc_RC_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_STATUS0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002b00,
        0,
        2,
        soc_RC_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_ECC_STATUS1r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002c00,
        0,
        3,
        soc_RC_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_GLOBAL_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_RC_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_GLOBAL_DEBUGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2005f00,
        0,
        9,
        soc_RC_GLOBAL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_GLOBAL_DROP_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002200,
        0,
        8,
        soc_RC_GLOBAL_DROP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_GLOBAL_ERRORr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002300,
        0,
        6,
        soc_RC_GLOBAL_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_GLOBAL_ERROR_MASKr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002400,
        0,
        6,
        soc_RC_GLOBAL_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_INSTCTRL_PROGRAM_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        16,
        0x2000100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RC_INSTCTRL_PROGRAM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_KEYMEM_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002100,
        0,
        1,
        soc_RC_KEYMEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_PD_ASSISTr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009600,
        0,
        2,
        soc_LRA_PD_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        16,
        0x2001100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RC_RESULTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_DEBUGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006000,
        0,
        4,
        soc_RC_RESULTS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_DEBUG_VALUEr */
        soc_block_list[126],
        soc_genreg,
        4,
        0x2006100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RC_RESULTS_DEBUG_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_MATCH_CNTr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2005d00,
        0,
        1,
        soc_RC_RESULTS_MATCH_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_NON_MATCH_CNTr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2005e00,
        0,
        1,
        soc_RC_RESULTS_NON_MATCH_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_RULE_CNTr */
        soc_block_list[126],
        soc_genreg,
        16,
        0x2004d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RC_RESULTS_RULE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_RULE_CNT_HI_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        16,
        0x2003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RC_RESULTS_RULE_CNT_HI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_RESULTS_RULE_CNT_LO_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        16,
        0x2002d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RC_RESULTS_RULE_CNT_LO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TEST_MODE_CONFIGr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2002500,
        0,
        4,
        soc_RC_TEST_MODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008500,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_1r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008600,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008700,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_3r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008800,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_4r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008900,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_5r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008a00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_6r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008b00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_7r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008c00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_8r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008d00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_9r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008e00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_10r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008f00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_11r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_12r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009100,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_13r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_RC_TRACE_IF_LRP_CAPT_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CAPT_14r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009300,
        0,
        4,
        soc_RC_TRACE_IF_LRP_CAPT_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_CONTROLr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006500,
        0,
        3,
        soc_CM_TRACE_IF_LRP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_COUNTERr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006600,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007600,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK1r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007700,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007800,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK3r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007900,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK4r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007a00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK5r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007b00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK6r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007c00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK7r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007d00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK8r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007e00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK9r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007f00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK10r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008000,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK11r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008100,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK12r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008200,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK13r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_MASK13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_MASK14r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2008400,
        0,
        4,
        soc_RC_TRACE_IF_LRP_FIELD_MASK14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006700,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE1r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006800,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006900,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE3r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006a00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE4r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006b00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE5r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006c00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE6r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006d00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE7r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006e00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE8r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2006f00,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE9r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007000,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE10r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007100,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE11r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007200,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE12r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007300,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE13r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007400,
        0,
        1,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_LRP_FIELD_VALUE14r */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2007500,
        0,
        4,
        soc_RC_TRACE_IF_LRP_FIELD_VALUE14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_STATUSr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_RC_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RC_TRACE_IF_STATUS_MASKr */
        soc_block_list[126],
        soc_genreg,
        1,
        0x2009500,
        0,
        1,
        soc_RC_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC1r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC2r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC3r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC4r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC5r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000010,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC6r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000011,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC7r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000012,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC8r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000013,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC0_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003a00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003a00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC0_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC0_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800004b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801de,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC0_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080020,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080023,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080020,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080020,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080020,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080020,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061d,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080614,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC0_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080055,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC1_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003b00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003b00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000c,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000c00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000c,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000c,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002c00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000c,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC1_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000c,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC1_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000c00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800004c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801dd,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC1_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080021,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080024,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080021,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080021,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080021,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080021,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061e,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080615,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC1_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080056,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC2_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003c00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003c00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000d,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000d00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000d,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000d,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002d00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000d,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC2_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000d,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC2_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000d00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800004d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801dc,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC2_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080022,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080025,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080022,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080022,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080022,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080022,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000c,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000c,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060c,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061f,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080616,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC2_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080057,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC3_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003d00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000006,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003d00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000e,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000e00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000e,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000e,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002e00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000e,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC3_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000e,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC3_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000e00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800004e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801db,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC3_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080023,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080026,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080023,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080023,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080023,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080023,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000d,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000d,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060d,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080620,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080617,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC3_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080058,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC4_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003e00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003e00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000f,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000f00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000f,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000f,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002f00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000f,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC4_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000f,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC4_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000f00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800004f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801da,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC4_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080024,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080027,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080024,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080024,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080024,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080024,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000e,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000e,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060e,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080621,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080618,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC4_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080059,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC5_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003f00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000008,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003f00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000010,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000010,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c001000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000018,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000018,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38003000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000018,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000018,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC5_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000010,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC5_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000050,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d9,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC5_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080025,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080028,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080025,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080025,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080025,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080025,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108000f,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08000f,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08060f,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080622,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080619,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC5_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808005a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC6_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000011,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c001700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000019,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000019,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38003700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000019,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000019,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC6_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000017,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC6_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000051,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d8,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC6_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080026,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080029,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080026,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080026,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080026,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080026,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080010,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080010,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080610,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080623,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC6_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808005b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC7_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004100,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004100,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000012,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c001800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100001a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00001a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38003800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00001a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00001a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC7_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000018,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC7_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000052,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d7,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC7_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080027,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108002a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080027,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080027,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080027,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080027,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080011,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080011,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080611,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080624,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC7_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808005c,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC8_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004200,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004200,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000013,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c001900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100001b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00001b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38003900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00001b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00001b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC8_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000019,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC8_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000053,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d6,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_RDBGC8_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080028,
        0,
        1,
        soc_RDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42009a00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108002b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46005a00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080028,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080028,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080028,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080028,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108001b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a004800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080612,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080625,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08061c,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46001c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC8_SELECT_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808005d,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b2,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018600,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d84,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b3,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d82,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018700,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d85,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b4,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d83,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018800,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d86,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b5,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018900,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d87,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b6,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d85,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018a00,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d88,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b7,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d86,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018b00,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d89,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b8,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018c00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8a,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802b9,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d88,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018d00,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8b,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802ba,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d89,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e018e00,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d8c,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x11080012,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x42008900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x1108003b,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x46007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x3e002a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0xe080012,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x3a004900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0xf080626,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0xf08061d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x46001d00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDBGC_SELECT_2_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        9,
        0x808005e,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDECELLCNTINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e002000,
        SOC_REG_FLAG_RO,
        2,
        soc_RDECELLCNTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDECELLCNTQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e00a000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_RDECELLCNTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEDESCP_MEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEECCPDROPCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080010,
        0,
        1,
        soc_RDEECCPDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEECCPDROPCNT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001000,
        0,
        1,
        soc_RDEECCPDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEERRORCODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080008,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEERRORCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEERRORCODE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000800,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEERRORCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEFREELISTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000900,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEFREELISTr_fields,
        SOC_RESET_VAL_DEC(0x00200400, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEHDRMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        2,
        0xf080025,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080001,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_RDEMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMEMDEBUG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000100,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_RDEMEMDEBUG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINCELLLMTINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001600,
        0,
        1,
        soc_RDEMINCELLLMTINGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINLMTCELLQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e007000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RDEMINLMTCELLQr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEMINLMTPKTQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e003000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RDEMINLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEOVERLIMITDROPCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080003,
        0,
        1,
        soc_RDEOVERLIMITDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEOVERLIMITDROPCNT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000300,
        0,
        1,
        soc_RDEOVERLIMITDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEPARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080000,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPARITYERRORPTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000000,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEPARITYERRORPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEPGMAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080009,
        0,
        16,
        soc_RDEPGMAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPKTCNTQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e006000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_RDEPKTCNTQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEPORTMAXCELLEGRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e00aa00,
        0,
        3,
        soc_RDEPORTMAXCELLEGRr_fields,
        SOC_RESET_VAL_DEC(0x40500a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQEMPTYr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080013,
        SOC_REG_FLAG_RO,
        1,
        soc_RDEQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQEMPTY_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001300,
        SOC_REG_FLAG_RO,
        1,
        soc_RDEQEMPTY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQFULLDROPCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080006,
        0,
        1,
        soc_RDEQFULLDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQFULLDROPCNT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000600,
        0,
        1,
        soc_RDEQFULLDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQPKTCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080007,
        SOC_REG_FLAG_RO,
        1,
        soc_RDEQPKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQPKTCNT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000700,
        SOC_REG_FLAG_RO,
        2,
        soc_RDEQPKTCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDEQRSTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080012,
        0,
        1,
        soc_RDEQRSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDEQRST_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001200,
        0,
        1,
        soc_RDEQRST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDERDLIMITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080002,
        0,
        2,
        soc_RDERDLIMITr_fields,
        SOC_RESET_VAL_DEC(0x000000fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERDLIMIT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000200,
        0,
        2,
        soc_RDERDLIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETCELLINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001700,
        0,
        2,
        soc_RDERSTOFFSETCELLINGr_fields,
        SOC_RESET_VAL_DEC(0x0004001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETCELLQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e009000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RDERSTOFFSETCELLINGr_fields,
        SOC_RESET_VAL_DEC(0x0004001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDERSTOFFSETPKTQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e005000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RDERSTOFFSETPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00002008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRCELLLMTINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001500,
        0,
        3,
        soc_RDESHRCELLLMTINGr_fields,
        SOC_RESET_VAL_DEC(0x008000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRLMTCELLQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e008000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RDESHRLMTCELLQr_fields,
        SOC_RESET_VAL_DEC(0x00800065, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDESHRLMTPKTQr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e004000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RDESHRLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00008065, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDBYPASSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e001400,
        0,
        2,
        soc_RDETHDBYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDETHDIDROPCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080004,
        0,
        1,
        soc_RDETHDIDROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDIDROPCNT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e000400,
        0,
        1,
        soc_RDETHDIDROPCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETHDODROPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8e00b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RDETHDODROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDETHDODROPCNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x21080005,
        0,
        1,
        soc_RDETHDODROPCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDETOTALSHRLMTPKTEGRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8e002800,
        0,
        1,
        soc_RDETOTALSHRLMTPKTEGRr_fields,
        SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_ADM_DPC_STORE_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001d00,
        0,
        1,
        soc_CTR_DEQ_STATUS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_CTC_CTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe003100,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_DROP_CTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe003000,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_REDIR_CTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe003200,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_DEBUG_CTC_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002000,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002100,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002200,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002300,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002400,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEBUG_TM6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe002500,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_DEQ_CELL_FIFO_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001a00,
        0,
        1,
        soc_RDE_DEQ_CELL_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_ECC_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001000,
        0,
        10,
        soc_RDE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_GLOBAL_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000000,
        0,
        5,
        soc_RDE_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000000c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_ITE_REL_FIFO_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001c00,
        0,
        1,
        soc_RDE_ITE_REL_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDE_POOL_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa013000,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_COUNT_PACKETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080381,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_PORT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_SHARED_COUNT_PACKETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080385,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_PORT_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDE_PORT_SHARED_LIMIT_PACKETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080324,
        0,
        1,
        soc_RDE_PORT_SHARED_LIMIT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_PQE_CELL_FIFO_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001b00,
        0,
        1,
        soc_CTR_RQE_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_BITMAP_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001800,
        0,
        1,
        soc_RDE_RPFAP_BITMAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000100,
        0,
        1,
        soc_RDE_RPFAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_FULLRESETPOINTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000400,
        0,
        1,
        soc_RDE_RPFAP_FULLRESETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x000003df, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_FULLSETPOINTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000300,
        0,
        1,
        soc_RDE_RPFAP_FULLSETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x000003df, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_INITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000200,
        0,
        1,
        soc_RDE_RPFAP_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_LOWWATERMARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000700,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_RPFAP_LOWWATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_READPOINTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000500,
        SOC_REG_FLAG_RO,
        2,
        soc_RDE_RPFAP_READPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_STACKSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe000600,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_RPFAP_STACKSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_RPFAP_STACK_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001900,
        0,
        1,
        soc_RDE_RPFAP_BITMAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_SER_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001100,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_SER_COUNT_2BITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001200,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_SER_COUNT_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_SER_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001400,
        0,
        7,
        soc_RDE_SER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_SER_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001300,
        0,
        7,
        soc_RDE_SER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_TXQ_PTRLL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001500,
        0,
        2,
        soc_RDE_TXQ_PTRLL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_TXQ_STATE_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001600,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_TXQ_STATE_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe001700,
        0,
        1,
        soc_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RDISCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDISC_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003700,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RDISC_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDISC_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003700,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RDISC_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDISC_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RDISC_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RDISC_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDISC_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDISC_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDISC_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDOS_DROPr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000049,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDOT1Qr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000043,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDROPr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RDVLNr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RDVLN_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RDVLN_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RDVLN_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RDVLN_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RDVLN_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RDVLN_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RDVLN_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RDVLN_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RDVLN_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RDVLN_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RDVLN_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RDVLN_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RDVLN_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REACHABILITYCELLSCOUNTERr */
        soc_block_list[38],
        soc_genreg,
        1,
        0x3296,
        0,
        2,
        soc_REACHABILITYCELLSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYERRORSr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2991,
        0,
        3,
        soc_REASSEMBLYERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYERRORSHITr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2992,
        0,
        1,
        soc_REASSEMBLYERRORSHITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYINTERRUPTREGISTERr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2801,
        0,
        13,
        soc_REASSEMBLYINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYINTERRUPTREGISTERMASKr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2811,
        0,
        13,
        soc_REASSEMBLYINTERRUPTREGISTERMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYREJECTTHRESHOLDENABLECONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5873,
        0,
        4,
        soc_REASSEMBLYREJECTTHRESHOLDENABLECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REASSEMBLYTIMEOUTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2993,
        0,
        1,
        soc_REASSEMBLYTIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDOCTETS0CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29a6,
        0,
        1,
        soc_RECEIVEDOCTETS0CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDOCTETS1CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29ae,
        0,
        1,
        soc_RECEIVEDOCTETS1CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDOCTETS2CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29b6,
        0,
        1,
        soc_RECEIVEDOCTETS2CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDOCTETS3CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29be,
        0,
        1,
        soc_RECEIVEDOCTETS3CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDPACKETS0CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29a2,
        0,
        1,
        soc_RECEIVEDPACKETS0CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDPACKETS1CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29aa,
        0,
        1,
        soc_RECEIVEDPACKETS1CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDPACKETS2CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29b2,
        0,
        1,
        soc_RECEIVEDPACKETS2CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVEDPACKETS3CNTr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x29ba,
        0,
        1,
        soc_RECEIVEDPACKETS3CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECEIVERESETREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c63,
        0,
        2,
        soc_RECEIVERESETREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECYCLINGINTERFACEPRIORITYSETTINGSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a5a,
        0,
        1,
        soc_RECYCLINGINTERFACEPRIORITYSETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RECYCLINGSHAPERr */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2507,
        0,
        3,
        soc_RECYCLINGSHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_DROP_STATE_CELLr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x30005f6,
        SOC_REG_FLAG_RO,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_DROP_STATE_PACKETr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x30005f7,
        SOC_REG_FLAG_RO,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REDIRECT_XQ_DROP_STATE_PACKETr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x300061b,
        SOC_REG_FLAG_RO,
        9,
        soc_FIRST_FRAGMENT_DROP_STATE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RED_CNG_DROP_CNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000033,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REFRESH_COUNT_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_REFRESH_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x77cf9cff, 0x0000021f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REGISTERINTERFACEPACKETCONTROLr */
        soc_block_list[54],
        soc_genreg,
        1,
        0x250e,
        0,
        5,
        soc_REGISTERINTERFACEPACKETCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REGISTERINTERFACEPACKETDATA_0r */
        soc_block_list[54],
        soc_genreg,
        1,
        0x250f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_REGISTERINTERFACEPACKETDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REGISTERINTERFACEPACKETDATA_1r */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2511,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_REGISTERINTERFACEPACKETDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REGISTERINTERFACEPACKETDATA_2r */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2513,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_REGISTERINTERFACEPACKETDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REGISTERINTERFACEPACKETDATA_3r */
        soc_block_list[54],
        soc_genreg,
        1,
        0x2515,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_REGISTERINTERFACEPACKETDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_003300r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_REG_003300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020100r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_REG_0020100r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020200r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_REG_0020100r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020300r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_REG_0020300r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020400r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020500r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020600r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20600,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020700r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20700,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020800r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_REG_0020800r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020900r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_REG_0020900r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021900r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21900,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022000r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22000,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022100r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22100,
        SOC_REG_FLAG_RO,
        1,
        soc_REG_0022100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022200r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22200,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022300r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22300,
        0,
        1,
        soc_REG_0022300r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022400r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22400,
        0,
        1,
        soc_REG_0022400r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022500r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22500,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022600r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22600,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022700r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22700,
        0,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022800r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22800,
        0,
        1,
        soc_REG_0022800r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022900r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22900,
        0,
        1,
        soc_REG_0022900r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023000r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23000,
        0,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023100r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23100,
        0,
        1,
        soc_REG_0022800r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023200r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23200,
        0,
        1,
        soc_REG_0022900r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023300r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23300,
        0,
        1,
        soc_REG_0022A00r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023400r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23400,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_REG_0022300r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023500r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23500,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_REG_0022D00r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023600r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23600,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023700r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23700,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023800r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23800,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023900r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23900,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024000r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24000,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024100r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24100,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024200r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24200,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024300r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24300,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024600r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24600,
        0,
        4,
        soc_REG_0024600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024800r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24800,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028600r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028600,
        0,
        4,
        soc_REG_0024600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028700r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028700,
        0,
        12,
        soc_REG_2028700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028800r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028800,
        0,
        12,
        soc_REG_2028700r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028900r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028900,
        0,
        4,
        soc_REG_2028900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029000r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029000,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029100r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029100,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029200r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029200,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029300r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029300,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029400r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029400,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_REG_2029700r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029700,
        0,
        1,
        soc_MESH_TOPOLOGY_REG_010Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020A00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20a00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020B00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20b00,
        0,
        1,
        soc_REG_0020B00r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020C00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20c00,
        0,
        1,
        soc_REG_0020C00r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020D00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20d00,
        0,
        1,
        soc_REG_0020D00r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020E00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20e00,
        0,
        1,
        soc_REG_0020E00r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0020F00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x20f00,
        0,
        1,
        soc_REG_0020F00r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021A00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21a00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021B00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21b00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021C00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21c00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021D00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21d00,
        0,
        8,
        soc_REG_0021D00r_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021E00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21e00,
        0,
        7,
        soc_REG_0021E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0021F00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x21f00,
        0,
        1,
        soc_EGQ_REG_00DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022A00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22a00,
        0,
        1,
        soc_REG_0022A00r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022B00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22b00,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022C00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22c00,
        0,
        1,
        soc_REG_0022300r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022D00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22d00,
        0,
        1,
        soc_REG_0022D00r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022E00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22e00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0022F00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x22f00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023A00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23a00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023B00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23b00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023C00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23c00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023D00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23d00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023E00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23e00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0023F00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x23f00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024A00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24a00,
        0,
        2,
        soc_ECI_REG_0270r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_0024C00r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24c00,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028A00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028a00,
        0,
        4,
        soc_REG_2028900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028B00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028b00,
        0,
        4,
        soc_REG_2028900r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028C00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028c00,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028D00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028d00,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028E00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028e00,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2028F00r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2028f00,
        0,
        4,
        soc_REG_2028C00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_REG_2029700_BCM88660_A0r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x2029700,
        0,
        1,
        soc_REG_2029700r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REJECTADMISSIONr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x49e,
        0,
        8,
        soc_REJECTADMISSIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REJECTSTATUSBMPr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x57a,
        SOC_REG_FLAG_RO,
        27,
        soc_REJECTSTATUSBMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffbf, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080038,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001600,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001600,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001400,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080039,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001300,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080631,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080639,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080037,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001500,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001500,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001300,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080038,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001200,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080630,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080638,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080039,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001700,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001700,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001500,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208003a,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa001400,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080632,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208063a,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8090e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8190e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8290e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8390e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8490e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8590e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8690e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8790e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8890e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8990e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9090e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9190e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9290e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9390e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9490e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9590e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9690e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9790e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9890e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9990e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9a90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9b90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9c90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9d90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9e90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9f90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa090e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa190e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa290e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa390e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa490e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_37r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa590e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_38r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa690e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_39r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa790e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_40r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa890e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_41r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa990e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_42r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaa90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_43r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xab90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_44r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xac90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_45r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xad90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_46r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xae90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_47r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaf90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_48r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb090e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_49r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb190e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_50r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb290e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_51r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb390e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_52r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb490e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_53r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb590e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_54r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb690e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_55r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb790e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_56r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb890e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_57r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb990e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_58r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xba90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_59r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbb90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_60r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbc90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_61r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbd90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_62r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbe90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_REORDPC_CHID_63r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbf90e,
        SOC_REG_FLAG_RO,
        1,
        soc_REORDPC_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPLHEADMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6e002300,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPLICATION_FIFO_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92016000,
        0,
        2,
        soc_CELL_LINK_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPLIST_MEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_REPLYTHRESHOLDr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x661,
        0,
        1,
        soc_REPLYTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO0_MEM_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002500,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REPL_GROUP_INFO1_MEM_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002600,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REPL_HEAD_PTR_REPLACEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6c100000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_REPL_HEAD_PTR_REPLACEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        69,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_DONEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92015700,
        SOC_REG_FLAG_RO,
        1,
        soc_REP_FIFO_SNAPSHOT_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92015600,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REP_FIFO_SNAPSHOT_INITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92015800,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a001500,
        0,
        2,
        soc_REP_ID_REMAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_REP_ID_REMAP_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36002500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_REP_ID_REMAP_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RERPKTr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RERPKT_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RERPKT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RERPKT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RERPKT_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RERPKT_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RERPKT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RERPKT_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RERPKT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RERPKT_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RERPKT_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RERPKT_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RERPKT_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RERPKT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x18,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RESCAL_CTRL_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057900,
        0,
        7,
        soc_RESCAL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00074000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RESCAL_STATUS_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2057a00,
        SOC_REG_FLAG_RO,
        7,
        soc_RESCAL_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERCONFIGURATIONr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b0f,
        0,
        8,
        soc_RESEQUENCERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERERROROVERFLOWr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b15,
        0,
        6,
        soc_RESEQUENCERERROROVERFLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERERRORS0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b17,
        0,
        2,
        soc_RESEQUENCERERRORS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERERRORS1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b19,
        0,
        2,
        soc_RESEQUENCERERRORS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERERRORS2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b1b,
        0,
        2,
        soc_RESEQUENCERERRORS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERFIFOINDEXr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b12,
        0,
        1,
        soc_RESEQUENCERFIFOINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERFIFOVALIDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b14,
        0,
        1,
        soc_RESEQUENCERFIFOVALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERPORTSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b10,
        0,
        3,
        soc_RESEQUENCERPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERSTATUS0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b16,
        SOC_REG_FLAG_RO,
        2,
        soc_RESEQUENCERSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERSTATUS1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b18,
        SOC_REG_FLAG_RO,
        2,
        soc_RESEQUENCERSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERSTATUS2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b1a,
        SOC_REG_FLAG_RO,
        2,
        soc_RESEQUENCERSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESEQUENCERTHRESHOLDSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b11,
        0,
        2,
        soc_RESEQUENCERTHRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RESETSTATUSREGISTERr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2902,
        SOC_REG_FLAG_RO,
        4,
        soc_RESETSTATUSREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RESET_ON_EMPTY_MAX_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa0005f0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RETURNEDCREDITCOUNTERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3e0,
        0,
        2,
        soc_RETURNEDCREDITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_REVCDr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        3,
        soc_REVCDr_fields,
        SOC_RESET_VAL_DEC(0x00000501, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_REVCD_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x10b,
        SOC_REG_FLAG_RO,
        3,
        soc_REVCDr_fields,
        SOC_RESET_VAL_DEC(0x00000501, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFCRr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFCR_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFCR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFCR_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFCR_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFCR_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RFCR_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFCR_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFCR_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RFCR_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RFCR_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFCR_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RFCR_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFCR_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFCSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFCS_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFCS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFCS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFCS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFCS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RFCS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFCS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFCS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RFCS_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RFCS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFCS_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RFCS_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xf00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFCS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFLRr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFLR_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFLR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFLR_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFLR_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFLR_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RFLR_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFLR_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFLR_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RFLR_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RFLR_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFLR_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RFLR_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFLR_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x17,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RFRGr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RFRG_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RFRG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RFRG_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RFRG_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RFRG_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RFRG_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RFRG_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RFRG_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RFRG_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RFRG_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RFRG_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RFRG_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RFRG_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x37,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x43f80000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x47fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x43fc0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPC4r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPC6r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPC4_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004400,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPC4_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004400,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPC4_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPC4_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPC4_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPC4_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000001,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPC4_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPC4_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000001,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPC4_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_HDR_ERRr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000021,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_MACSEC_HDR_ERRr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000023,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_MACSEC_PLAINr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000022,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC4_PLAINr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000020,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPC6_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004800,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPC6_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004800,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPC6_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPC6_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPC6_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPC6_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000005,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPC6_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPC6_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000005,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPC6_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPC6_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000026,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPD4r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPD6r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000004,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPD4_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004300,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPD4_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004300,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPD4_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPD4_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPD4_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPD4_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPD4_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPD4_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPD4_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPD4_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPD4_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800001f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPD6_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004700,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RIPD6_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000017,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPD6_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004700,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPD6_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPD6_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPD6_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPD6_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000004,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPD6_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPD6_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPD6_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000004,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPD6_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPD6_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000025,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHCKSr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000029,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_DROP_AGGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHCKS_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801d5,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RIPHE4r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000002,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPHE6r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPHE4_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004500,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004500,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000002,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPHE4_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000002,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPHE4_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RIPHE6_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40004900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000019,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44004900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        74,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RIPHE6_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RIPHE6_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RIPHE6_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000028,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RJBRr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RJBR_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RJBR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RJBR_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RJBR_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RJBR_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RJBR_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RJBR_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RJBR_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RJBR_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RJBR_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RJBR_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RJBR_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RJBR_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RJCTCNMPCKTCNTr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x576,
        0,
        3,
        soc_RJCTCNMPCKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMCAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMCA_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMCA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMCA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMCA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMCA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMCA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMCA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMCA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RMCA_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RMCA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMCA_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RMCA_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xd00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMCRCr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMCRC_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMCRC_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMCRC_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMCRC_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMCRC_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMCRC_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMCRC_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMCRC_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RMCRC_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RMCRC_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMCRC_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RMCRC_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMCRC_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEXr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a001600,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000b00,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000b00,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMEP_MA_STATE_REFRESH_INDEX_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a001600,
        0,
        1,
        soc_RMEP_MA_STATE_REFRESH_INDEX_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801ee,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010a00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010800,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011f00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d23,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08018f,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010b00,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010900,
        0,
        3,
        soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801ef,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d20,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012000,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d24,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801f0,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d21,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e012100,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d25,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMGVr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMGV_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMGV_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMGV_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMGV_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMGV_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMGV_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMGV_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMGV_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RMGV_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RMGV_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMGV_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RMGV_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMGV_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RMTUEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RMTUE_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RMTUE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RMTUE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RMTUE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RMTUE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RMTUE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RMTUE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RMTUE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RMTUE_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RMTUE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RMTUE_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RMTUE_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RMTUE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810490c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810491c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811aa00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a408,
        0,
        5,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104408,
        0,
        6,
        soc_ROM_S0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a500,
        SOC_REG_FLAG_RO,
        2,
        soc_ROM_S0_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104500,
        SOC_REG_FLAG_RO,
        3,
        soc_ROM_S0_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_IO_STATUS_BCM56150_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a500,
        SOC_REG_FLAG_RO,
        2,
        soc_ROM_S0_IDM_IO_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a800,
        0,
        1,
        soc_ROM_S0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104800,
        0,
        1,
        soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf8104804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811a80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROM_S0_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0xf810480c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811390c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811391c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113408,
        0,
        6,
        soc_ROM_S_0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x803f10ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_IO_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113500,
        SOC_REG_FLAG_RO,
        2,
        soc_ICFG_ROM_STRAPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113800,
        0,
        1,
        soc_ROM_S_0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ROM_S_0_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811380c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ROVRr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_ROVR_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ROVR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ROVR_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ROVR_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ROVR_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ROVR_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ROVR_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ROVR_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ROVR_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ROVR_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ROVR_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ROVR_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ROVR_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC1r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC2r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC3r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC4r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC5r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC6r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFC7r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC0_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC0_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC0_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC0_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC0_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC1_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC1_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC1_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC1_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC1_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC2_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC2_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC2_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC2_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC2_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC2_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC2_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC3_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC3_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC3_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC3_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC3_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC3_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC3_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC4_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC4_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC4_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC4_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC4_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC4_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC4_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC4_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC4_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC4_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC4_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC4_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC5_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC5_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC5_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC5_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC5_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC5_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC5_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC5_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC5_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC5_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC5_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC5_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC6_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC6_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC6_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC6_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC6_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC6_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC6_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC6_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC6_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC6_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC6_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC6_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x31,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFC7_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFC7_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFC7_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFC7_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFC7_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFC7_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFC7_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFC7_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFC7_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFC7_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFC7_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFC7_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF1r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF2r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF3r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF4r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF5r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF6r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPFCOFF7r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x23,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x24,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x25,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x26,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF4_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x27,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF5_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x28,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF6_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x29,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPFCOFF7_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_1r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_2r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_3r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_4r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_5r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_6r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFCOFF_7r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_1r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_2r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_3r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_4r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_5r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_6r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPFC_7r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPKTr */
        soc_block_list[36],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPKT_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPKT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPKT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPKT_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPKT_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPKT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPKT_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPKT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPKT_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPKT_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPKT_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPKT_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPKT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPOKr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPOK_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPOK_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPOK_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPOK_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPOK_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPOK_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPOK_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPOK_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPOK_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPOK_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPOK_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPOK_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPOK_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x22,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RPORTDr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPORTD_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003900,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPORTD_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003900,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RPORTD_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPORTD_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RPORTD_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RPORTD_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPORTD_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RPORTD_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPORTD_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00000a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPORTD_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPORTD_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000031,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RPRMr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RPRM_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RPRM_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RPRM_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RPRM_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RPRM_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RPRM_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RPRM_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RPRM_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RPRM_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RPRM_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RPRM_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RPRM_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RPRM_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_MEMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92016400,
        SOC_REG_FLAG_RO,
        2,
        soc_RQE_DEBUG_FREE_LIST_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_DEBUG_FREE_LIST_OOP_CLRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92016500,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_DEBUG_SAME_PORT_THDM_ERRORr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026600,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_DEBUG_THDM_CHOKE_COUNTERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026500,
        0,
        1,
        soc_CX_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005000,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005100,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005200,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005300,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005400,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005500,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a005600,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080050,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080051,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080052,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080053,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080054,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080055,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_DEBUG_TM_DCM7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080056,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_ENABLE_SINGLE_PACKET_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026400,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_ENABLE_THDM_PAUSEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026300,
        0,
        1,
        soc_LLS_CFG_ERR_BYTE_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_EN_COR_ERR_RPTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92016600,
        0,
        4,
        soc_RQE_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2208002d,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002e00,
        0,
        4,
        soc_RQE_EXTQ_REPLICATION_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2208002c,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x0000c400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002d00,
        0,
        5,
        soc_RQE_EXTQ_REPLICATION_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080000,
        0,
        6,
        soc_RQE_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a000000,
        0,
        7,
        soc_RQE_GLOBAL_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080040,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_GLOBAL_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a004000,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_GLOBAL_DEBUG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L0_Qr */
        soc_block_list[5],
        soc_genreg,
        12,
        0x8a006000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_MAXBUCKETCONFIG_L1_Qr */
        soc_block_list[5],
        soc_genreg,
        3,
        0x8a006c00,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RQE_MAXBUCKETCONFIG_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L0_Qr */
        soc_block_list[5],
        soc_genreg,
        12,
        0x8a007000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RQE_MAXBUCKET_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_MAXBUCKET_L1_Qr */
        soc_block_list[5],
        soc_genreg,
        3,
        0x8a007c00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RQE_MAXBUCKET_L0_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_ENr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_LIMIT_COUNTr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92018000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_RQE_MAX_SHAPER_LIMIT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_RATEr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92013200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_MAX_SHAPER_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92014400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_MAX_SHAPER_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_MAX_SHAPER_THRESHOLD_CLEARr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92020000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_MIRROR_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x22000001,
        0,
        8,
        soc_RQE_MIRROR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080028,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080029,
        SOC_REG_FLAG_RO,
        2,
        soc_RQE_PARITYERRORPOINTER2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2208002a,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2208002b,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002900,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002a00,
        SOC_REG_FLAG_RO,
        2,
        soc_RQE_PARITYERRORPOINTER2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002b00,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_PARITYERRORPOINTER4_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002c00,
        SOC_REG_FLAG_RO,
        4,
        soc_RQE_PARITYERRORPOINTER4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_PORT_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x22000000,
        0,
        3,
        soc_RQE_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_PP_PORT_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        170,
        0x8a010000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RQE_PP_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_ENTRYr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92000000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_RQE_PRIORITY_QUEUE_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_HEADr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92001200,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_RQE_PRIORITY_QUEUE_HEADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_QUEUE_TAILr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92002400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_RQE_PRIORITY_QUEUE_HEADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_SCHEDULING_TYPEr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92003600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_PRIORITY_WERR_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92006000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_QUEUE_OFFSETr */
        soc_block_list[5],
        soc_genreg,
        16,
        0x22080001,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RQE_QUEUE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_QUEUE_OFFSET_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0x8a000100,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RQE_QUEUE_OFFSET_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92009000,
        SOC_REG_FLAG_RO,
        1,
        soc_RQE_REPLICATION_ENTRY_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_REPLICATION_ENTRY_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92009200,
        0,
        1,
        soc_RQE_REPLICATION_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026100,
        SOC_REG_FLAG_RO,
        2,
        soc_RQE_REP_BUF_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_REP_BUF_WATERMARK_CLEARr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026200,
        0,
        2,
        soc_RQE_REP_BUF_WATERMARK_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080011,
        0,
        6,
        soc_RQE_SCHEDULER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a001100,
        0,
        6,
        soc_RQE_SCHEDULER_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUEr */
        soc_block_list[5],
        soc_genreg,
        12,
        0x22080012,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        12,
        0x8a001200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUEr */
        soc_block_list[5],
        soc_genreg,
        3,
        0x22080022,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        3,
        0x8a002200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_RQE_SCHEDULER_WEIGHT_L0_QUEUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080025,
        SOC_REG_FLAG_RO,
        1,
        soc_RQE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SER_COUNT_2BITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002600,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_SER_COUNT_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SER_COUNT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002500,
        SOC_REG_FLAG_RO,
        1,
        soc_RDE_SER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080027,
        0,
        7,
        soc_RQE_SER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SER_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002800,
        0,
        5,
        soc_RQE_SER_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_SER_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22080026,
        0,
        7,
        soc_RQE_SER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_SER_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8a002700,
        0,
        5,
        soc_RQE_SER_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_CLEARr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026000,
        0,
        1,
        soc_REP_FIFO_SNAPSHOT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WERR_MAXSC_RESETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92026700,
        0,
        1,
        soc_RQE_WERR_MAXSC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTSr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92022000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_RQE_WERR_WORKING_COUNTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WERR_WORKING_COUNTS_CLEARr */
        soc_block_list[5],
        soc_genreg,
        11,
        0x92024000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RQE_WERR_WORKING_COUNTS_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92009100,
        SOC_REG_FLAG_RO,
        1,
        soc_RQE_WORK_FIFO_ENTRY_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RQE_WORK_FIFO_ENTRY_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92009300,
        0,
        1,
        soc_RQE_WORK_FIFO_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUSr */
        soc_block_list[5],
        soc_genreg,
        12,
        0x22080030,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_RQE_WORK_QUEUE_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        12,
        0x8a003000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        3,
        soc_RQE_WORK_QUEUE_DEBUG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RQINQr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000044,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RQPDISCARDPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3a5800,
        0,
        1,
        soc_RQPDISCARDPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RQPPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x395800,
        0,
        1,
        soc_RQPPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_RRBYTr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RRBYT_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RRBYT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RRBYT_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x8e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RRBYT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_RRBYT_BCM56218_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xe,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RRBYT_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x8e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RRBYT_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RRBYT_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RRBYT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_RRBYT_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RRBYT_BCM56624_A0r */
        soc_block_list[156],
        soc_portreg,
        1,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RRBYT_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RRBYT_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RRBYT_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RRBYT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RRBYT_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x9f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RRBYT_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RRBYT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RRBYT_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RRBYT_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RRBYT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RRBYT_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88650_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RRBYT_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RRBYT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_RRPKTr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x19,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RRPKT_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RRPKT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RRPKT_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x8b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RRPKT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_RRPKT_BCM56218_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xb,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RRPKT_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x8b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RRPKT_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RRPKT_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RRPKT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RRPKT_BCM56624_A0r */
        soc_block_list[156],
        soc_portreg,
        1,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RRPKT_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RRPKT_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RRPKT_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RRPKT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RRPKT_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x9c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RRPKT_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RRPKT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RRPKT_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RRPKT_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RRPKT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RRPKT_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RRPKT_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RRPKT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x35,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RSCHCRCr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RSCHCRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_RSCHCRC_BCM88650_B0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RSCHCRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSCHCRC_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x33,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_MISC_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a001700,
        0,
        1,
        soc_RSEL1_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RSEL1_RAM_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080c80,
        0,
        6,
        soc_RSEL1_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080162,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL2_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x37010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_RSEL1_RAM_DBGCTRL2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801d5,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d06,
        0,
        3,
        soc_RSEL1_RAM_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d07,
        0,
        11,
        soc_RSEL1_RAM_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x37000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        17,
        soc_RSEL1_RAM_DBGCTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010100,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080162,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010100,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080185,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d01,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010100,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010300,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d05,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010200,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d02,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010200,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010400,
        0,
        4,
        soc_RSEL1_RAM_DBGCTRL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010300,
        0,
        2,
        soc_RSEL1_RAM_DBGCTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d03,
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010300,
        0,
        10,
        soc_RSEL1_RAM_DBGCTRL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010000,
        0,
        1,
        soc_RSEL1_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080161,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010000,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080184,
        0,
        5,
        soc_RSEL1_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d00,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010000,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801d4,
        0,
        8,
        soc_RSEL1_RAM_DBGCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010200,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d04,
        0,
        6,
        soc_RSEL1_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x43020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_RSEL2_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_HW_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36003100,
        0,
        2,
        soc_RSEL2_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RSEL2_HW_CONTROL_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36003100,
        0,
        1,
        soc_RSEL2_HW_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080c06,
        0,
        6,
        soc_RSEL2_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080213,
        0,
        5,
        soc_RSEL2_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d02,
        0,
        9,
        soc_RSEL2_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d01,
        0,
        11,
        soc_RSEL2_RAM_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010100,
        0,
        9,
        soc_RSEL2_RAM_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010100,
        0,
        15,
        soc_RSEL2_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d01,
        0,
        11,
        soc_RSEL2_RAM_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d02,
        0,
        7,
        soc_RSEL2_RAM_CONTROL_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010200,
        0,
        7,
        soc_RSEL2_RAM_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010200,
        0,
        8,
        soc_RSEL2_RAM_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x10080172,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL2_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x43010000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_RSEL2_RAM_DBGCTRL2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x43000000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        20,
        soc_RSEL2_RAM_DBGCTRL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1008017a,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010000,
        0,
        3,
        soc_RSEL2_RAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x100801a6,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d00,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010000,
        0,
        5,
        soc_RSEL2_RAM_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080212,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36010000,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d00,
        0,
        6,
        soc_RSEL2_RAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RSEL2_RAM_LP_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010300,
        0,
        5,
        soc_RSEL2_RAM_LP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTOP_DROPr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000048,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_BCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_BC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800001b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_MCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_MC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800001c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_UCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800000f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RSTORM_UC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800001d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_RSV_READr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x304,
        SOC_REG_FLAG_RO,
        1,
        soc_RSV_READr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RSV_READ_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x304,
        SOC_REG_FLAG_RO,
        1,
        soc_RSV_READr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061f,
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002100,
        0,
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001f00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_FCOE_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d23,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011500,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d24,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011600,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d25,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011700,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208062b,
        0,
        16,
        soc_RTAG7_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080619,
        0,
        10,
        soc_RTAG7_HASH_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061a,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_RTAG7_HASH_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000e00,
        SOC_REG_FLAG_64_BITS,
        48,
        soc_RTAG7_HASH_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001800,
        SOC_REG_FLAG_64_BITS,
        26,
        soc_RTAG7_HASH_CONTROL_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080619,
        0,
        11,
        soc_RTAG7_HASH_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001b00,
        0,
        23,
        soc_RTAG7_HASH_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080619,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_2_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        26,
        soc_RTAG7_HASH_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001900,
        0,
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001c00,
        0,
        6,
        soc_RTAG7_HASH_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_RTAG7_HASH_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208002b,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208062c,
        SOC_REG_FLAG_64_BITS,
        28,
        soc_RTAG7_HASH_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffbfffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208002b,
        0,
        24,
        soc_RTAG7_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208002c,
        0,
        26,
        soc_RTAG7_HASH_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000c00,
        SOC_REG_FLAG_64_BITS,
        46,
        soc_RTAG7_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208062b,
        0,
        24,
        soc_RTAG7_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208062c,
        SOC_REG_FLAG_64_BITS,
        34,
        soc_RTAG7_HASH_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa002c00,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        45,
        soc_RTAG7_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16003100,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_A_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_Br */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16003200,
        0,
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_CONTROL_L2GRE_MASK_B_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_DLB_HGTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080679,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMPr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xd080602,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xd080000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xa080000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_ECMP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080600,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_RTAG7_HASH_ECMP_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_ENTROPY_LABELr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xf080672,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_RTAG7_HASH_ENTROPY_LABELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080624,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080625,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080626,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080627,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080628,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000d,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000b00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080024,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508000c,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000a00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508060c,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000e,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000c00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080025,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508000d,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000b00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508060d,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000f,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000d00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080026,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508000e,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000c00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508060e,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_HASH_FIELD_BMAP_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080027,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080010,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000e00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080028,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508000f,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000d00,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508060f,
        0,
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000f00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_HASH_FIELD_BMAP_5_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNKr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xe08063c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x1108003c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xe08004c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xf08068a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xf08064c,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVERr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08063f,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108003f,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08004f,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08068d,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08064f,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_LBIDr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb08060a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xd080006,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xa080006,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb08060a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_LBID_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080606,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTAG7_HASH_MPLS_ECMPr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080608,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_RTAG7_HASH_MPLS_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08063e,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108003e,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08004e,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08068c,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_PLFS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08064e,
        0,
        2,
        soc_RTAG7_HASH_ECMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_Ar */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080629,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080016,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001400,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080029,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080015,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001600,
        0,
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080615,
        0,
        1,
        soc_RTAG7_HASH_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_RTAG7_HASH_SEED_A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_Br */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208062a,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080017,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001500,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208002a,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080016,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001700,
        0,
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080616,
        0,
        1,
        soc_RTAG7_HASH_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_RTAG7_HASH_SEED_B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SELr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22000400,
        0,
        14,
        soc_RTAG7_HASH_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000200,
        0,
        14,
        soc_RTAG7_HASH_SEL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_HASH_SEL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        21,
        soc_RTAG7_HASH_SEL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRILL_ECMPr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080623,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_ECMP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRILL_ECMP_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xb080623,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_RTAG7_HASH_ECMP_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNKr */
        soc_block_list[6],
        soc_genreg,
        2,
        0xe08063a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0x1108003a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xe08004a,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xf080688,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        2,
        0xe080610,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_RTAG7_HASH_HG_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061b,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061c,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001a00,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001d00,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001b00,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001e00,
        0,
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061d,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508061e,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001c00,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001f00,
        0,
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001d00,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002000,
        0,
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001400,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001500,
        0,
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080014,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080015,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001300,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001300,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080614,
        0,
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080013,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080014,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001200,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001200,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080613,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002600,
        0,
        2,
        soc_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080010,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080011,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000f00,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000e00,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080610,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000f00,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002500,
        0,
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080011,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080012,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001000,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001000,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080611,
        0,
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080012,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080013,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001100,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16001100,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080612,
        0,
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010e00,
        0,
        1,
        soc_RTAG7_PORT_BASED_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011300,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011400,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080621,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002300,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080622,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002400,
        0,
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080620,
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002200,
        0,
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI1_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc50,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89c52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ac52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bc52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cc52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8dc52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ec52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSI2_TCID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fc52,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSZ1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80224,
        0,
        2,
        soc_RTPTSZ1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTPTSZ2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80226,
        0,
        1,
        soc_RTPTSZ2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVEDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ACL_RECEIVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ACL_RECEIVED_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ACL_RECEIVED_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ACL_VECTORr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x76,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ACL_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ACL_VECTOR_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ACL_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKSr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88202_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x234,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x183,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88202_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x183,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x183,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_0_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x239,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_1_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_PIPE_2_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x7a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_REGISTER_PRIMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x7e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALLOWED_LINKS_REGISTER_SCNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALL_MUL_DROP_THr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RTP_ALL_MUL_DROP_THr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_MUL_DROP_TH_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x264,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RTP_ALL_MUL_DROP_TH_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_CFGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x20b,
        0,
        7,
        soc_RTP_ALL_REACHABLE_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0003f804, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_OVERRIDEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_ALL_REACHABLE_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_VECTORr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x72,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ALL_REACHABLE_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ALRC_EXCLUDEr */
        soc_block_list[62],
        soc_genreg,
        8,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_ALRC_EXCLUDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ALRC_EXCLUDE_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        16,
        0x20c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_ALRC_EXCLUDE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_BYPASSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3661,
        0,
        3,
        soc_RTP_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_COEXIST_CONFIGURATION_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3662,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_COEXIST_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        2,
        0x19,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_RTP_CRH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x115,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_RTP_CRH_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        2,
        0x9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_RTP_CRH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_RTP_CRH_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_CRH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x165,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_RTP_CRH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_DISCONNECT_FROM_ECIr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x176,
        0,
        2,
        soc_RTP_DISCONNECT_FROM_ECIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_1B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        16,
        0x2bf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_RTP_DRHPA_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        16,
        0x295,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_RTP_DRHPA_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_2B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        16,
        0x2aa,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_RTP_DRHPA_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPA_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        16,
        0x27f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_RTP_DRHPA_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_1B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x2cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHPB_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x2a5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHPB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_2B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x2ba,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHPB_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHPB_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x28f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHPB_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_DROPPED_LOW_MULr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x9d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHP_DROPPED_LOW_MULr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_DROPPED_LOW_MUL_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x266,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHP_DROPPED_LOW_MUL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_RTP_DRHP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x111,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_RTP_DRHP_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        6,
        soc_RTP_DRHP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x101,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        5,
        soc_RTP_DRHP_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x161,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_RTP_DRHP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_MCSFF_HIT_COUNTERr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x26a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHP_MCSFF_HIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHP_UNREACHABLEMULTICASTINFOr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x8f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHP_UNREACHABLEMULTICASTINFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRHP_UNREACHABLEMULTICASTINFO_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0x25d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHP_UNREACHABLEMULTICASTINFO_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_DROPPED_LOW_MULr */
        soc_block_list[62],
        soc_genreg,
        4,
        0xa1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHS_DROPPED_LOW_MULr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x15,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_RTP_DRHS_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x5,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        6,
        soc_RTP_DRHS_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRHS_UNREACHABLEMULTICASTINFOr */
        soc_block_list[62],
        soc_genreg,
        4,
        0x93,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_RTP_DRHS_UNREACHABLEMULTICASTINFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa5,
        0,
        4,
        soc_RTP_DRH_LOAD_BALANCING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x081023f0, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa7,
        0,
        2,
        soc_RTP_DRH_LOAD_BALANCING_FAULT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_GENERAL_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_RTP_DRH_LOAD_BALANCING_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x0000ffff)
        SOC_RESET_MASK_DEC(0x000007ff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_LEVEL_CONFIGr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x26e,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x11008ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x270,
        0,
        2,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr_fields,
        SOC_RESET_VAL_DEC(0xffff0080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa6,
        0,
        3,
        soc_RTP_DRH_LOAD_BALANCING_OPTIMIZATIONr_fields,
        SOC_RESET_VAL_DEC(0xffff0080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_DRH_LP_REPLICATION_CTRLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x27b,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_RTP_DRH_LP_REPLICATION_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00e00000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_CNT_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_RTP_ECC_1B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_1B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_RTP_ECC_1B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_CNT_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_RTP_ECC_2B_ERR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_2B_ERR_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xd,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_RTP_ECC_2B_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa4,
        0,
        3,
        soc_RTP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_Br */
        soc_block_list[62],
        soc_genreg,
        1,
        0x2be,
        0,
        4,
        soc_RTP_ECC_ERR_1B_INITIATE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f2,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f2,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_INITIATE_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa4,
        0,
        26,
        soc_RTP_ECC_ERR_1B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x9a,
        0,
        3,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x9a,
        0,
        30,
        soc_RTP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa6,
        0,
        3,
        soc_RTP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_Br */
        soc_block_list[62],
        soc_genreg,
        1,
        0x2a9,
        0,
        4,
        soc_RTP_ECC_ERR_2B_INITIATE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_INITIATE_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa6,
        0,
        26,
        soc_RTP_ECC_ERR_2B_INITIATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x9c,
        0,
        3,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e6,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e6,
        SOC_REG_FLAG_64_BITS,
        44,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x9c,
        0,
        30,
        soc_RTP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3660,
        0,
        7,
        soc_RTP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_ERROR_INITIATION_DATA_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO,
        1,
        soc_CCS_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x176,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x177,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x178,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x179,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x194,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x195,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x196,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x197,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x198,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x199,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19a,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19b,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19c,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19d,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19e,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x19f,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x190,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x191,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x192,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x193,
        0,
        2,
        soc_RTP_EXCLUDE_DEST_ID_FOR_MC_LINKS_3_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_EXTERNAL_PADS_VALUEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_RO,
        2,
        soc_RTP_EXTERNAL_PADS_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1b,
        0,
        2,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x119,
        0,
        3,
        soc_RTP_GENERAL_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_RTP_GENERAL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GENERAL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x169,
        0,
        1,
        soc_RTP_GENERAL_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xf6,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xf7,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GTIMER_CONFIGURATION_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_GTIMER_TRIGGER_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x57,
        0,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3640,
        0,
        1,
        soc_RTP_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDADDRESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3641,
        0,
        2,
        soc_RTP_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDRDDATA_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3630,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDRDDATA_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3632,
        SOC_REG_FLAG_RO,
        1,
        soc_RTP_INDIRECTCOMMANDRDDATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDWRDATA_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3620,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INDIRECTCOMMANDWRDATA_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3622,
        0,
        1,
        soc_RTP_INDIRECTCOMMANDWRDATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMANDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CFC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x41,
        0,
        2,
        soc_ECI_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x40,
        0,
        5,
        soc_ECI_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x30,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FCR_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FCR_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INTERRUPTMASKREGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3610,
        0,
        1,
        soc_RTP_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RTP_INTERRUPTREGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3600,
        0,
        1,
        soc_RTP_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_RTP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x10,
        0,
        14,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x10,
        0,
        9,
        soc_RTP_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_RTP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_RTP_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        14,
        soc_RTP_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_RTP_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_RTP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_ACTIVE_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_LINK_ACTIVE_MASK_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_ACTIVE_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_RTP_LINK_BUNDLE_BITMAPr */
        soc_block_list[62],
        soc_genreg,
        4,
        0xa7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_RTP_LINK_BUNDLE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        4,
        0xa8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_RTP_LINK_BUNDLE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_INTEGRITY_VECTORr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x6a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_INTEGRITY_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x21c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_FOR_SC_HAND_FDTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x161,
        0,
        7,
        soc_RTP_LINK_STATE_FOR_SC_HAND_FDTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_VECTORr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x6e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_STATE_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LINK_STATE_VECTOR_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LINK_STATE_VECTOR_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LOCALLY_GENERATED_ACLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_LOCALLY_GENERATED_ACL_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_LOCALLY_GENERATED_ACL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MULTHr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RTP_LOW_PR_MULTHr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MULTH_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RTP_LOW_PR_MULTH_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MUL_CTRLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_RTP_LOW_PR_MUL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_LOW_PR_MUL_CTRL_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x261,
        0,
        7,
        soc_RTP_LOW_PR_MUL_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEXr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x167,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_MAXIMUM_BASE_INDEX_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x167,
        0,
        1,
        soc_RTP_MAXIMUM_BASE_INDEX_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_MC_DISTRIBUTION_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_MC_DISTRIBUTION_MAP_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_MC_DISTRIBUTION_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x182,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_MC_TRAVERSE_RATE_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x182,
        0,
        1,
        soc_RTP_MC_TRAVERSE_RATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MIN_NUM_OF_LINKS_PER_FAPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x185,
        0,
        2,
        soc_RTP_MIN_NUM_OF_LINKS_PER_FAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MIRROR_ADDRESSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_RTP_MIRROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x8a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_MULICAST_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x166,
        0,
        6,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000fe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x166,
        0,
        4,
        soc_RTP_MULTICAST_DISTRIBUTION_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000023, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_MULTICAST_LINK_UPr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88202_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_LINK_UP_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_MULTICAST_LINK_UP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x66,
        0,
        2,
        soc_RTP_MULTICAST_MODE_SELECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000101, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTION_BCM88754_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x66,
        0,
        4,
        soc_RTP_MULTICAST_MODE_SELECTION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0131, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_MULTICAST_MODE_SELECTION_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x207,
        0,
        4,
        soc_RTP_MULTICAST_MODE_SELECTION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNTr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PARITY_ERR_CNT_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_RTP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INITIATE_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1f4,
        0,
        30,
        soc_RTP_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_DRCA_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_INTERRUPT_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xe,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_RTP_PAR_ERR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_EDB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_PAR_ERR_MEM_MASK_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1ea,
        0,
        30,
        soc_RTP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_A_FOR_RMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x185,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_PIPE_ID_A_FOR_RMr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_PIPE_ID_B_FOR_RMr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x187,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_PIPE_ID_B_FOR_RMr_fields,
        SOC_RESET_VAL_DEC(0xfffc0000, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x248,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x09ffffc5, 0x00000003)
        SOC_RESET_MASK_DEC(0xfbffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_RTP_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x09ffffc5, 0x00000003)
        SOC_RESET_MASK_DEC(0xfbffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x60,
        0,
        4,
        soc_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x80013f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x200,
        0,
        6,
        soc_RTP_REACHABILITY_MESSAGE_PROCESSOR_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0xe01fff1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0049r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x49,
        0,
        2,
        soc_RTP_REG_0049r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0050r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x50,
        0,
        1,
        soc_BRDC_FMACH_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0051r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x51,
        0,
        1,
        soc_BRDC_FMACH_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0052r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x52,
        0,
        1,
        soc_BRDC_FMACH_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0054r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_CCS_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0058r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x58,
        0,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0063r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x63,
        0,
        1,
        soc_RTP_REG_0063r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0067r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0067r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0069r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x69,
        0,
        4,
        soc_RTP_REG_0069r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000071f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0074r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x74,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_023Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0085r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0086r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0090r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0091r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_INT_RTP_REG_0092r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0093r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_0097r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x97,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_0162r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0162r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0203r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x203,
        0,
        1,
        soc_RTP_REG_0203r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000100, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0273r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x273,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0273r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0003ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0275r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0275r_fields,
        SOC_RESET_VAL_DEC(0xaaaaaaaa, 0x0000aaaa)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0277r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x277,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0277r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x00005555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_0279r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_REG_0279r_fields,
        SOC_RESET_VAL_DEC(0x33333333, 0x00333333)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_005Ar */
        soc_block_list[62],
        soc_genreg,
        1,
        0x5a,
        0,
        8,
        soc_RTP_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000413f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_RTP_REG_005A_BCM88750_B0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x5a,
        0,
        8,
        soc_RTP_REG_005A_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000413f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_0090_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_0091_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_0092_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_0093_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_00ADr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_RTP_REG_00AEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_REG_00AE_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00AFr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B5r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B7r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00B8r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00BAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00BBr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00BDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_REG_00BEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00C0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_FCT_REG_00C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_REG_00CFr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xcf,
        0,
        1,
        soc_OCB_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_REG_01FAr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x1fa,
        0,
        6,
        soc_CCS_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_10r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x204,
        0,
        1,
        soc_RTP_RESERVED_10r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_14r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_RTP_RESERVED_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_15r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_RTP_RESERVED_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_MTCPr */
        soc_block_list[62],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_PCMI_4r */
        soc_block_list[62],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_RTP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_RTP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_RTP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_RESERVED_SPARE_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_RTP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASSr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x161,
        0,
        3,
        soc_RTP_RTP_BY_PASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_RTP_BY_PASS_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x162,
        0,
        3,
        soc_RTP_RTP_BY_PASS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x160,
        0,
        7,
        soc_RTP_RTP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x000000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fef, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTP_RTP_ENABLE_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x160,
        0,
        10,
        soc_RTP_RTP_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000390, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_IDr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x55,
        0,
        1,
        soc_ECI_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAINr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_SBUS_LAST_IN_CHAIN_BCM88670_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTP_SPARE_REGISTER_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_RTP_SPARE_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_SPARE_REGISTER_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x53,
        0,
        2,
        soc_CCS_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_UNICAST_ROUTE_UPDATE_DIRTYr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_UNICAST_ROUTE_UPDATE_DIRTYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RTP_UNICAST_ROUTE_UPDATE_DIRTY_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_RTP_UNICAST_TABLE_LAST_UPDATEr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x8e,
        SOC_REG_FLAG_RO,
        2,
        soc_RTP_UNICAST_TABLE_LAST_UPDATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88950_A0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_RO,
        2,
        soc_RTP_UNICAST_TABLE_LAST_UPDATE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RTRFUr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RTRFU_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RTRFU_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RTRFU_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RTRFU_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTRFU_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RTRFU_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RTRFU_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RTRFU_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RTRFU_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x42100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RTRFU_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RTRFU_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RTRFU_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x2100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RTRFU_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSECPr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8022a,
        0,
        1,
        soc_RTSECPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSFPHCr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80228,
        0,
        2,
        soc_RTSFPHCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RTSGCFGr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80220,
        0,
        4,
        soc_RTSGCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_RUCr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RUCAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RUCA_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RUCA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUCA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RUCA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RUCA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RUCA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUCA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUCA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RUCA_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x40c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RUCA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RUCA_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RUCA_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xc00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUCA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0xc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RUC_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40003800,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUC_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44003800,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCAST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RUC_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RUC_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IMRP4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_RUC_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RUC_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000009,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUC_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38002900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUC_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000009,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RUC_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_IBCAST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUC_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUC_BYTEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x800002f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_RBC_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RUNDr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RUND_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RUND_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RUND_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RUND_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RUND_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RUND_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RUND_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RUND_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RUND_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RUND_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RUND_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RUND_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RUND_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RU_CONFIG1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_RU_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RU_CONFIG2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80005,
        0,
        2,
        soc_RU_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RVLNr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RVLN_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RVLN_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RVLN_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RVLN_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RVLN_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RVLN_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RVLN_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RVLN_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RVLN_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RVLN_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RVLN_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RVLN_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RVLN_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RVTAG3r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000045,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        3,
        soc_DROP_ICV_FAILED_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX0ILKNCONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ab5,
        0,
        4,
        soc_RX0ILKNCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffff31, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX0ILKNSTATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b53,
        0,
        12,
        soc_RX0ILKNSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3111111f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX1ILKNCONTROLr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4aba,
        0,
        4,
        soc_RX0ILKNCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffff31, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX1ILKNSTATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b55,
        0,
        12,
        soc_RX0ILKNSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3111111f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ab0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8db0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8eb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x90b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x91b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x92b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x93b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x94b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x95b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x96b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x97b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x98b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x99b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9ab0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9bb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9cb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9db0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9eb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9fb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa0b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa1b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa2b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa3b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa4b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_37r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa5b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_38r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa6b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_39r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa7b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_40r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa8b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_41r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa9b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_42r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaab0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_43r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xabb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_44r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xacb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_45r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xadb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_46r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaeb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_47r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xafb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_48r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb0b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_49r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb1b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_50r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb2b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_51r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb3b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_52r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb4b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_53r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb5b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_54r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb6b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_55r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb7b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_56r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb8b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_57r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb9b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_58r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbab0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_59r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbbb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_60r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbcb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_61r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbdb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_62r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbeb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCESCW_CHID_63r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbfb0c,
        SOC_REG_FLAG_RO,
        1,
        soc_RXCESCW_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXCFr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXCF_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXCF_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXCF_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXCF_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCF_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXCF_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXCF_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXCF_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXCF_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXCF_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXCF_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXCF_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXCF_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8ab00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8bb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8cb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8db00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8eb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8fb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x90b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x91b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x92b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x93b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x94b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x95b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x96b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x97b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x98b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x99b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9ab00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9bb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9cb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9db00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9eb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9fb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa0b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa1b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa2b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa3b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa4b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_37r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa5b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_38r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa6b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_39r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa7b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_40r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa8b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_41r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa9b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_42r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaab00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_43r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xabb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_44r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xacb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_45r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xadb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_46r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaeb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_47r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xafb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_48r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb0b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_49r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb1b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_50r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb2b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_51r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb3b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_52r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb4b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_53r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb5b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_54r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb6b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_55r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb7b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_56r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb8b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_57r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb9b00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_58r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbab00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_59r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbbb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_60r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbcb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_61r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbdb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_62r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbeb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXCHCFG_CHID_63r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbfb00,
        0,
        5,
        soc_RXCHCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_RXE2EIBPBKPSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXERRDSCRDSPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_RXERRDSCRDSPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_RXFIFO_STATr */
        soc_block_list[156],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x1ce00,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1ce00,
        SOC_REG_FLAG_RO,
        2,
        soc_UNIMAC0_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56334_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x5ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56634_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56820_A0r */
        soc_block_list[157],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x2ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x1ce00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_RXFIFO_STAT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXFIFO_STAT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x5ce,
        SOC_REG_FLAG_RO,
        2,
        soc_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXFILLTHr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80320,
        0,
        2,
        soc_RXFILLTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN0BURSTERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc4,
        0,
        2,
        soc_RXILKN0BURSTERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN0CRC24ERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc3,
        0,
        2,
        soc_RXILKN0CRC24ERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN0MISALIGNEDCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc7,
        0,
        2,
        soc_RXILKN0MISALIGNEDCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN0MISSEOPERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc6,
        0,
        2,
        soc_RXILKN0MISSEOPERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN0MISSSOPERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc5,
        0,
        2,
        soc_RXILKN0MISSSOPERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN1BURSTERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc9,
        0,
        2,
        soc_RXILKN1BURSTERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN1CRC24ERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc8,
        0,
        2,
        soc_RXILKN1CRC24ERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN1MISALIGNEDCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bcc,
        0,
        2,
        soc_RXILKN1MISALIGNEDCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN1MISSEOPERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bcb,
        0,
        2,
        soc_RXILKN1MISSEOPERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKN1MISSSOPERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bca,
        0,
        2,
        soc_RXILKN1MISSSOPERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKNCRC32ERRCNTr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc2,
        0,
        2,
        soc_RXILKNCRC32ERRCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXILKNSTATUSPARITYERRORr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b67,
        0,
        3,
        soc_RXILKNSTATUSPARITYERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2003700,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_COUNTER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2003800,
        0,
        4,
        soc_RXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_CTRLBUF_ECC_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002700,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DATABUF_ECC_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002600,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000700,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000800,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000900,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000a00,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000b00,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000d00,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000e00,
        0,
        1,
        soc_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_CPU_UPDATE_REFRESHr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_RXLP_DFC_CPU_UPDATE_REFRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_FRAMESr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACDAr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_FRAME_UNEXPECTED_MACSAr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_OPCODE_ERRORr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_HEADER_TIME_ERRORr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_CHECK_CONTROLr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x2400,
        0,
        2,
        soc_RXLP_DFC_LENGTH_CHECK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_LENGTH_ERRORr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_MSG_START_BYTE_OFFSETr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1600,
        0,
        1,
        soc_RXLP_DFC_MSG_START_BYTE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_HIr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001a00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_DFC_STATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_DFC_STATUS_LOr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001900,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_DFC_STATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_ENABLEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002a00,
        0,
        6,
        soc_RXLP_ECC_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_ECC_INTERRUPT_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002b00,
        SOC_REG_FLAG_RO,
        6,
        soc_RXLP_ECC_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_ECC_PARITY_CONTROLr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002500,
        0,
        6,
        soc_RXLP_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_HW_RESET_CONTROLr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001300,
        0,
        4,
        soc_RXLP_HW_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xbfffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_IARBBUF_ECC_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002900,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_ENABLEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002100,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_LOG_VALIDr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002200,
        0,
        14,
        soc_RXLP_INTERRUPT_DATA_LOG_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_DATA_SOURCEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002300,
        0,
        2,
        soc_RXLP_INTERRUPT_DATA_SOURCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_ENABLEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001f00,
        0,
        15,
        soc_RXLP_INTERRUPT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INTERRUPT_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002000,
        0,
        15,
        soc_RXLP_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_INT_STREAM_ID_BASEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_LENGTH_FIELD_SELECTORr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1c00,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_MAC_TYPEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x600,
        0,
        1,
        soc_RXLP_PORT_DFC_MAC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_OPCODEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1d00,
        0,
        2,
        soc_RXLP_PORT_DFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_DFC_TIMEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1e00,
        0,
        2,
        soc_RXLP_PORT_DFC_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_ENABLEr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_RXLP_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_FAR_END_MAC_ADDRr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_LP_MODE_CONTROLr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x100,
        0,
        1,
        soc_RXLP_PORT_LP_MODE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_NEAR_END_MAC_ADDRr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_PURGE_CONTROLr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1000,
        0,
        1,
        soc_RXLP_PORT_PURGE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_STREAM_ID_BASEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0xf00,
        0,
        1,
        soc_RXLP_PORT_STREAM_ID_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PORT_VLAN_TPIDr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x500,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_PURGE_MASTER_OVERRIDEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x2c00,
        0,
        1,
        soc_RXLP_PURGE_MASTER_OVERRIDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_RESIDUAL_CRC_ECC_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2002800,
        0,
        3,
        soc_RXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_SW_FLUSH_CONTROLr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2001400,
        0,
        3,
        soc_RXLP_SW_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_TCI_FIELD_SELECTORr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x1b00,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_RXLP_TCI_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x0000fe76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUSr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2003500,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[149],
        soc_genreg,
        1,
        0x2003600,
        0,
        4,
        soc_RXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_UNEXPECTED_ETHERTYPEr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXLP_UNKNOWN_STREAM_IDr */
        soc_block_list[149],
        soc_portreg,
        1,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_RXLP_DFC_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a70,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a73,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a76,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a79,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG4r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a7c,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG5r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a7f,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG6r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a82,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG7r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a85,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG8r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a88,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG9r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a8b,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG10r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a8e,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG11r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a91,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG12r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a94,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG13r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a97,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG14r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a9a,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFCONFIG15r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a9d,
        0,
        6,
        soc_RXMLFCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f1113, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b21,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b24,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b27,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b2a,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY4r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b2d,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY5r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b30,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY6r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b33,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY7r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b36,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY8r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b39,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY9r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b3c,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY10r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b3f,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY11r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b42,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY12r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b45,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY13r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b48,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY14r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b4b,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFMAXOCCUPANCY15r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b4e,
        0,
        8,
        soc_RXMLFMAXOCCUPANCY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFRESETPORTS0TO31r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a60,
        0,
        1,
        soc_RXMLFRESETPORTS0TO31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFRESETPORTS32TO63r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a61,
        0,
        1,
        soc_RXMLFRESETPORTS32TO63r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b20,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b23,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b26,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b29,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS4r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b2c,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS5r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b2f,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS6r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b32,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS7r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b35,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS8r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b38,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS9r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b3b,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS10r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b3e,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS11r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b41,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS12r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b44,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS13r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b47,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS14r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b4a,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFSTATUS15r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b4d,
        0,
        8,
        soc_RXMLFSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a71,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a74,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a77,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a7a,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG4r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a7d,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG5r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a80,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG6r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a83,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG7r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a86,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG8r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a89,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG9r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a8c,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG10r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a8f,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG11r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a92,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG12r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a95,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG13r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a98,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG14r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a9b,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXMLFTHRESHOLDSCONFIG15r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4a9e,
        0,
        4,
        soc_RXMLFTHRESHOLDSCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXNUMTHROWNEOPSCOUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bb2,
        0,
        2,
        soc_RXNUMTHROWNEOPSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPACKETTYPE_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80014,
        0,
        1,
        soc_RXPACKETTYPE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXPFr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXPF_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXPF_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXPF_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXPF_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXPF_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXPF_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXPF_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXPF_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXPF_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXPF_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXPF_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXPF_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPF_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x11,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXPORTOVFPORT32_63r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b58,
        SOC_REG_FLAG_RO,
        1,
        soc_RXPORTOVFPORT32_63r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXPORTOVFPORT_0_TO31r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b57,
        SOC_REG_FLAG_RO,
        1,
        soc_RXPORTOVFPORT_0_TO31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXPPr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXPP_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXPP_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXPP_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXPP_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXPP_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXPP_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXPP_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXPP_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXPP_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXPP_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXPP_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXPP_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXPP_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RXROUNDROBINREQr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bc1,
        SOC_REG_FLAG_RO,
        3,
        soc_RXROUNDROBINREQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSINVALIDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSNOTVALIDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSOKPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSASTATSUNUSEDSAPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_RXSASTATSINVALIDPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCIUNKNOWNNONEPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_RXERRDSCRDSPKTS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSDELAYEDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSINVALIDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSLATEPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSNOTVALIDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOCTETSVALIDATED_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSOKPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_FILTERMATCHCOUNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXTAGUNTAGNONEBAD_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_RXPACKETTYPE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXUDAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXUDA_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXUDA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXUDA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXUDA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXUDA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXUDA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXUDA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXUDA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXUDA_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXUDA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXUDA_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXUDA_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXUDA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x14,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXUOr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXUO_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXUO_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXUO_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXUO_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXUO_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXUO_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXUO_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXUO_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXUO_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXUO_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXUO_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXUO_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXUO_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x13,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RXWSAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RXWSA_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RXWSA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RXWSA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RXWSA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RXWSA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RXWSA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RXWSA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RXWSA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RXWSA_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x41500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RXWSA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RXWSA_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RXWSA_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x1500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RXWSA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x15,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56142_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xbd,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        236,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56142_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xbc,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        235,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_0_TO_31r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b59,
        0,
        1,
        soc_RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_0_TO_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_32_TO_63r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b5a,
        0,
        1,
        soc_RX_FIFO_DISCARD_SHORT_ERR_PACKET_PORT_32_TO_63r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTERr */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_HCFC_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTERr */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_HCFC_CRC_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTERr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTERr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x6a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTERr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x43800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88650_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x3800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x69,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x514,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x11400,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x214,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11400,
        0,
        3,
        soc_UNIMAC0_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x514,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x514,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88670_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11400,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x514,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa012100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa012200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_1_DMA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa012300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012100,
        0,
        2,
        soc_RX_PROT_GROUP_TABLE_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012600,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012700,
        0,
        6,
        soc_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16012800,
        0,
        6,
        soc_RX_PROT_GROUP_TABLE_DMA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX_REQUEST_HIGH_ENABLEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4aa1,
        0,
        1,
        soc_RX_REQUEST_HIGH_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_RX_REQUEST_LOW_ENABLEr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4aa0,
        0,
        1,
        soc_RX_REQUEST_LOW_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_64r */
        soc_block_list[162],
        soc_portreg,
        1,
        0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_127r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_255r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_511r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_1023r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_1518r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_2047r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_4095r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_9216r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_R_16383r */
        soc_block_list[162],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        10,
        -1,
    },
#endif /* chips */

