# Compile of timer.vhd was successful.
# Compile of BCDConverter.vhd was successful.
# Compile of BCDtoSevseg.vhd was successful.
# Compile of master_faucet.vhd was successful.
# Compile of FSM_Temp.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 00:03:43 on Dec 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(finaltb)
# Loading work.master_faucet(rtl)
# ** Fatal: (vsim-3348) Port length (7) does not match actual length (8) for port "/testbench/UUT/SSD_MSD".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/UUT File: C:/Users/luthf/Documents/Luthfi/Kuliah UI/Semesteran/Semester 3/PSD/Praktikum/Project Akhir/Fix Git/PSD_A1/master_faucet.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 00:03:44 on Dec 10,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of timer.vhd was successful.
# Compile of BCDConverter.vhd was successful.
# Compile of BCDtoSevseg.vhd was successful.
# Compile of master_faucet.vhd was successful.
# Compile of FSM_Temp.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 00:05:22 on Dec 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(finaltb)
# Loading work.master_faucet(rtl)
# ** Fatal: (vsim-3348) Port length (7) does not match actual length (8) for port "/testbench/UUT/SSD_MSD".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/UUT File: C:/Users/luthf/Documents/Luthfi/Kuliah UI/Semesteran/Semester 3/PSD/Praktikum/Project Akhir/Fix Git/PSD_A1/master_faucet.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 00:05:23 on Dec 10,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
