# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../laboratory_2.srcs/sources_1/ip/IP_Core_ROM_1/sim/IP_Core_ROM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
