

================================================================
== Vivado HLS Report for 'danke_core'
================================================================
* Date:           Fri Dec 14 23:19:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        danke_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        39|         37|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 37, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 41
* Pipeline: 1
  Pipeline-0: II = 37, D = 39, States = { 2 3 4 5 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 9 6 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	41  / (halted_V_read)
	3  / (!halted_V_read)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	7  / true
6 --> 
	39  / true
7 --> 
	8  / true
8 --> 
	10  / true
9 --> 
	6  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	9  / true
39 --> 
	40  / true
40 --> 
	2  / true
41 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: t_V (5)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  %t_V = alloca i32

ST_1: StgValue_43 (6)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i25]* %instruction_memory_V), !map !119

ST_1: StgValue_44 (7)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %data_memory_V), !map !125

ST_1: StgValue_45 (8)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %halted_V), !map !129

ST_1: StgValue_46 (9)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %core_id), !map !133

ST_1: StgValue_47 (10)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @danke_core_str) nounwind

ST_1: regfile_V (11)  [1/1] 0.00ns  loc: danke.cpp:11
arrayctor.loop1.preheader:6  %regfile_V = alloca [32 x i32], align 4

ST_1: special_regfile_V (12)  [1/1] 0.00ns  loc: danke.cpp:12
arrayctor.loop1.preheader:7  %special_regfile_V = alloca [32 x i32], align 4

ST_1: core_id_read (13)  [1/1] 0.00ns  loc: danke.cpp:14
arrayctor.loop1.preheader:8  %core_id_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %core_id)

ST_1: special_regfile_V_ad (14)  [1/1] 0.00ns  loc: danke.cpp:14
arrayctor.loop1.preheader:9  %special_regfile_V_ad = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 0

ST_1: StgValue_52 (15)  [1/1] 3.25ns  loc: danke.cpp:14
arrayctor.loop1.preheader:10  store i32 %core_id_read, i32* %special_regfile_V_ad, align 16

ST_1: StgValue_53 (16)  [1/1] 0.00ns  loc: danke.cpp:19
arrayctor.loop1.preheader:11  br label %0


 <State 2>: 3.25ns
ST_2: halted_V_read (18)  [1/1] 0.00ns  loc: danke.cpp:19
:0  %halted_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %halted_V)

ST_2: StgValue_55 (19)  [1/1] 0.00ns  loc: danke.cpp:19
:1  br i1 %halted_V_read, label %24, label %_ifconv

ST_2: t_V_load_1 (21)  [1/1] 0.00ns  loc: danke.cpp:26
_ifconv:0  %t_V_load_1 = load i32* %t_V

ST_2: tmp (24)  [1/1] 0.00ns  loc: danke.cpp:26
_ifconv:3  %tmp = sext i32 %t_V_load_1 to i64

ST_2: instruction_memory_V_1 (25)  [1/1] 0.00ns  loc: danke.cpp:26
_ifconv:4  %instruction_memory_V_1 = getelementptr [1024 x i25]* %instruction_memory_V, i64 0, i64 %tmp

ST_2: ir_V (26)  [2/2] 3.25ns  loc: danke.cpp:26
_ifconv:5  %ir_V = load i25* %instruction_memory_V_1, align 4


 <State 3>: 8.58ns
ST_3: ir_V (26)  [1/2] 3.25ns  loc: danke.cpp:26
_ifconv:5  %ir_V = load i25* %instruction_memory_V_1, align 4

ST_3: opcode_V (27)  [1/1] 0.00ns  loc: danke.cpp:32
_ifconv:6  %opcode_V = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %ir_V, i32 22, i32 24)

ST_3: sr1_V (28)  [1/1] 0.00ns  loc: danke.cpp:34
_ifconv:7  %sr1_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 16, i32 21)

ST_3: sr2_V (29)  [1/1] 0.00ns  loc: danke.cpp:35
_ifconv:8  %sr2_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 10, i32 15)

ST_3: dr_V (30)  [1/1] 0.00ns  loc: danke.cpp:36
_ifconv:9  %dr_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 4, i32 9)

ST_3: intop_V (31)  [1/1] 0.00ns  loc: danke.cpp:38
_ifconv:10  %intop_V = trunc i25 %ir_V to i4

ST_3: offset_V (32)  [1/1] 0.00ns  loc: danke.cpp:49
_ifconv:11  %offset_V = trunc i25 %ir_V to i10

ST_3: tmp_13 (33)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:12  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 21)

ST_3: r_V (34)  [1/1] 2.07ns  loc: danke.cpp:52
_ifconv:13  %r_V = xor i6 %sr1_V, -32

ST_3: r_V_cast (35)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:14  %r_V_cast = sext i6 %r_V to i33

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:15  %tmp_s = zext i33 %r_V_cast to i64

ST_3: special_regfile_V_ad_1 (37)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:16  %special_regfile_V_ad_1 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_s

ST_3: special_regfile_V_lo (38)  [2/2] 3.25ns  loc: danke.cpp:52
_ifconv:17  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

ST_3: r_V_1 (45)  [1/1] 2.07ns  loc: danke.cpp:54
_ifconv:24  %r_V_1 = xor i6 %sr2_V, -32

ST_3: r_V_1_cast (46)  [1/1] 0.00ns  loc: danke.cpp:54
_ifconv:25  %r_V_1_cast = sext i6 %r_V_1 to i33

ST_3: tmp_4 (47)  [1/1] 0.00ns  loc: danke.cpp:54
_ifconv:26  %tmp_4 = zext i33 %r_V_1_cast to i64

ST_3: special_regfile_V_ad_2 (48)  [1/1] 0.00ns  loc: danke.cpp:54
_ifconv:27  %special_regfile_V_ad_2 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_4

ST_3: special_regfile_V_lo_1 (49)  [2/2] 3.25ns  loc: danke.cpp:54
_ifconv:28  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

ST_3: StgValue_78 (100)  [1/1] 3.88ns  loc: danke.cpp:71
._crit_edge1103:0  switch i4 %intop_V, label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit [
    i4 0, label %1
    i4 1, label %2
    i4 2, label %3
    i4 3, label %4
    i4 4, label %5
    i4 5, label %6
    i4 6, label %7
    i4 7, label %8
    i4 -8, label %9
    i4 -7, label %10
    i4 -6, label %11
    i4 -5, label %12
    i4 -4, label %13
    i4 -3, label %14
    i4 -2, label %17
  ]


 <State 4>: 3.25ns
ST_4: special_regfile_V_lo (38)  [1/2] 3.25ns  loc: danke.cpp:52
_ifconv:17  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

ST_4: tmp_1 (39)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:18  %tmp_1 = zext i6 %sr1_V to i64

ST_4: regfile_V_addr (40)  [1/1] 0.00ns  loc: danke.cpp:52
_ifconv:19  %regfile_V_addr = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_1

ST_4: regfile_V_load (41)  [2/2] 3.25ns  loc: danke.cpp:52
_ifconv:20  %regfile_V_load = load i32* %regfile_V_addr, align 4

ST_4: special_regfile_V_lo_1 (49)  [1/2] 3.25ns  loc: danke.cpp:54
_ifconv:28  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

ST_4: tmp_5 (50)  [1/1] 0.00ns  loc: danke.cpp:54
_ifconv:29  %tmp_5 = zext i6 %sr2_V to i64

ST_4: regfile_V_addr_1 (51)  [1/1] 0.00ns  loc: danke.cpp:54
_ifconv:30  %regfile_V_addr_1 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_5

ST_4: regfile_V_load_1 (52)  [2/2] 3.25ns  loc: danke.cpp:54
_ifconv:31  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4

ST_4: sel_tmp (53)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:32  %sel_tmp = icmp eq i3 %opcode_V, -4

ST_4: sel_tmp1 (54)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:33  %sel_tmp1 = icmp eq i3 %opcode_V, 3

ST_4: sel_tmp2 (55)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:34  %sel_tmp2 = icmp eq i3 %opcode_V, 1


 <State 5>: 11.73ns
ST_5: tmp_2 (22)  [1/1] 0.00ns  loc: danke.cpp:23
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_5: StgValue_91 (23)  [1/1] 0.00ns  loc: danke.cpp:24
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: regfile_V_load (41)  [1/2] 3.25ns  loc: danke.cpp:52
_ifconv:20  %regfile_V_load = load i32* %regfile_V_addr, align 4

ST_5: op1_V (42)  [1/1] 2.07ns  loc: danke.cpp:84
_ifconv:21  %op1_V = select i1 %tmp_13, i32 %special_regfile_V_lo, i32 %regfile_V_load

ST_5: tmp_14 (43)  [1/1] 0.00ns  loc: danke.cpp:54 (grouped into LUT with out node rhs_V)
_ifconv:22  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 15)

ST_5: op2_V (44)  [1/1] 0.00ns  loc: danke.cpp:54 (grouped into LUT with out node sel_tmp5)
_ifconv:23  %op2_V = sext i6 %sr2_V to i32

ST_5: regfile_V_load_1 (52)  [1/2] 3.25ns  loc: danke.cpp:54
_ifconv:31  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4

ST_5: tmp1 (56)  [1/1] 0.00ns  loc: danke.cpp:87 (grouped into LUT with out node sel_tmp5)
_ifconv:35  %tmp1 = or i1 %sel_tmp1, %sel_tmp2

ST_5: sel_tmp4 (57)  [1/1] 0.00ns  loc: danke.cpp:87 (grouped into LUT with out node sel_tmp5)
_ifconv:36  %sel_tmp4 = or i1 %tmp1, %sel_tmp

ST_5: sel_tmp5 (58)  [1/1] 2.07ns  loc: danke.cpp:87 (out node of the LUT)
_ifconv:37  %sel_tmp5 = select i1 %sel_tmp4, i32 %op2_V, i32 %regfile_V_load_1

ST_5: sel_tmp9 (59)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:38  %sel_tmp9 = icmp ne i3 %opcode_V, -4

ST_5: sel_tmp3 (60)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:39  %sel_tmp3 = icmp ne i3 %opcode_V, 3

ST_5: sel_tmp6 (61)  [1/1] 2.07ns  loc: danke.cpp:87
_ifconv:40  %sel_tmp6 = icmp ne i3 %opcode_V, 1

ST_5: tmp2 (62)  [1/1] 0.00ns  loc: danke.cpp:87 (grouped into LUT with out node rhs_V)
_ifconv:41  %tmp2 = and i1 %sel_tmp9, %sel_tmp3

ST_5: tmp3 (63)  [1/1] 0.00ns  loc: danke.cpp:87 (grouped into LUT with out node rhs_V)
_ifconv:42  %tmp3 = and i1 %sel_tmp6, %tmp_14

ST_5: sel_tmp7 (64)  [1/1] 0.00ns  loc: danke.cpp:87 (grouped into LUT with out node rhs_V)
_ifconv:43  %sel_tmp7 = and i1 %tmp3, %tmp2

ST_5: rhs_V (65)  [1/1] 2.07ns  loc: danke.cpp:87 (out node of the LUT)
_ifconv:44  %rhs_V = select i1 %sel_tmp7, i32 %special_regfile_V_lo_1, i32 %sel_tmp5

ST_5: StgValue_107 (66)  [1/1] 3.31ns  loc: danke.cpp:64
_ifconv:45  switch i3 %opcode_V, label %._crit_edge1101 [
    i3 0, label %._crit_edge1103
    i3 1, label %._crit_edge1103
    i3 2, label %20
    i3 3, label %21
    i3 -4, label %22
    i3 -3, label %._crit_edge1105
    i3 -2, label %._crit_edge1105
  ]

ST_5: tmp_3 (72)  [1/1] 0.00ns  loc: danke.cpp:126
:1  %tmp_3 = zext i6 %dr_V to i64

ST_5: regfile_V_addr_3 (73)  [1/1] 0.00ns  loc: danke.cpp:126
:2  %regfile_V_addr_3 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_3

ST_5: mem_data_write_V (74)  [2/2] 3.25ns  loc: danke.cpp:126
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

ST_5: result_V_3 (157)  [36/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 6>: 5.04ns
ST_6: StgValue_112 (68)  [1/1] 0.00ns  loc: danke.cpp:149
._crit_edge1105:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %halted_V, i1 true)

ST_6: StgValue_113 (69)  [1/1] 0.00ns  loc: danke.cpp:150
._crit_edge1105:1  br label %._crit_edge1101

ST_6: result_V_3 (157)  [3/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_6: t_V_load (170)  [1/1] 0.00ns  loc: danke.cpp:92
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %t_V_load = load i32* %t_V

ST_6: pc_V_4 (174)  [1/1] 2.90ns  loc: danke.cpp:92
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %pc_V_4 = add nsw i32 %t_V_load, 1

ST_6: StgValue_117 (175)  [1/1] 2.14ns  loc: danke.cpp:92
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  store i32 %pc_V_4, i32* %t_V

ST_6: t_V_load_2 (178)  [1/1] 0.00ns  loc: danke.cpp:153
._crit_edge1101:0  %t_V_load_2 = load i32* %t_V

ST_6: pc_V_3 (179)  [1/1] 2.90ns  loc: danke.cpp:153
._crit_edge1101:1  %pc_V_3 = add nsw i32 %t_V_load_2, 1

ST_6: StgValue_120 (180)  [1/1] 2.14ns  loc: danke.cpp:153
._crit_edge1101:2  store i32 %pc_V_3, i32* %t_V

ST_6: StgValue_121 (181)  [1/1] 0.00ns  loc: danke.cpp:155
._crit_edge1101:3  br label %23


 <State 7>: 8.30ns
ST_7: addr_V_1 (71)  [1/1] 2.90ns  loc: danke.cpp:125
:0  %addr_V_1 = add i32 %rhs_V, %op1_V

ST_7: mem_data_write_V (74)  [1/2] 3.25ns  loc: danke.cpp:126
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

ST_7: tmp_7 (75)  [1/1] 0.00ns  loc: danke.cpp:127
:4  %tmp_7 = sext i32 %addr_V_1 to i64

ST_7: data_memory_V_addr_1 (76)  [1/1] 0.00ns  loc: danke.cpp:127
:5  %data_memory_V_addr_1 = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_7

ST_7: StgValue_126 (77)  [1/1] 3.25ns  loc: danke.cpp:127
:6  store i32 %mem_data_write_V, i32* %data_memory_V_addr_1, align 4

ST_7: pc_V_2 (78)  [1/1] 2.90ns  loc: danke.cpp:130
:7  %pc_V_2 = add nsw i32 %t_V_load_1, 1

ST_7: StgValue_128 (79)  [1/1] 2.14ns  loc: danke.cpp:130
:8  store i32 %pc_V_2, i32* %t_V

ST_7: StgValue_129 (80)  [1/1] 0.00ns  loc: danke.cpp:131
:9  br label %23

ST_7: addr_V (82)  [1/1] 2.90ns  loc: danke.cpp:114
:0  %addr_V = add i32 %rhs_V, %op1_V

ST_7: tmp_9 (83)  [1/1] 0.00ns  loc: danke.cpp:115
:1  %tmp_9 = sext i32 %addr_V to i64

ST_7: data_memory_V_addr (84)  [1/1] 0.00ns  loc: danke.cpp:115
:2  %data_memory_V_addr = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_9

ST_7: mem_data_read_V (85)  [2/2] 3.25ns  loc: danke.cpp:115
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

ST_7: pc_V_1 (89)  [1/1] 2.90ns  loc: danke.cpp:119
:7  %pc_V_1 = add nsw i32 %t_V_load_1, 1

ST_7: StgValue_135 (90)  [1/1] 2.14ns  loc: danke.cpp:119
:8  store i32 %pc_V_1, i32* %t_V

ST_7: tmp_8 (93)  [1/1] 3.26ns  loc: danke.cpp:99
:0  %tmp_8 = icmp eq i32 %op1_V, %rhs_V

ST_7: p_0130_0_pn (94)  [1/1] 0.00ns  loc: danke.cpp:99 (grouped into LUT with out node pc_V)
:1  %p_0130_0_pn = select i1 %tmp_8, i10 %offset_V, i10 1

ST_7: p_0130_0_pn_cast (95)  [1/1] 0.00ns  loc: danke.cpp:99 (grouped into LUT with out node pc_V)
:2  %p_0130_0_pn_cast = sext i10 %p_0130_0_pn to i32

ST_7: pc_V (96)  [1/1] 2.90ns  loc: danke.cpp:102 (out node of the LUT)
:3  %pc_V = add nsw i32 %p_0130_0_pn_cast, %t_V_load_1

ST_7: StgValue_140 (97)  [1/1] 2.14ns  loc: danke.cpp:102
:4  store i32 %pc_V, i32* %t_V

ST_7: StgValue_141 (98)  [1/1] 0.00ns  loc: danke.cpp:109
:5  br label %23

ST_7: tmp_16 (102)  [1/1] 0.00ns  loc: danke.cpp:87
:0  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

ST_7: StgValue_143 (103)  [1/1] 0.00ns  loc: danke.cpp:87
:1  br i1 %tmp_16, label %18, label %19

ST_7: r_V_6 (105)  [1/1] 4.42ns  loc: danke.cpp:87
:0  %r_V_6 = ashr i32 %op1_V, %rhs_V

ST_7: StgValue_145 (106)  [1/1] 2.84ns  loc: danke.cpp:87
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_7: sh_V_2 (108)  [1/1] 2.90ns  loc: danke.cpp:87
:0  %sh_V_2 = sub i32 0, %rhs_V

ST_7: r_V_7 (109)  [1/1] 4.42ns  loc: danke.cpp:87
:1  %r_V_7 = shl i32 %op1_V, %sh_V_2

ST_7: tmp_15 (112)  [1/1] 0.00ns  loc: danke.cpp:86
:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

ST_7: StgValue_149 (113)  [1/1] 0.00ns  loc: danke.cpp:86
:1  br i1 %tmp_15, label %15, label %16

ST_7: r_V_4 (115)  [1/1] 4.42ns  loc: danke.cpp:86
:0  %r_V_4 = shl i32 %op1_V, %rhs_V

ST_7: StgValue_151 (116)  [1/1] 2.84ns  loc: danke.cpp:86
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_7: sh_V_1 (118)  [1/1] 2.90ns  loc: danke.cpp:86
:0  %sh_V_1 = sub i32 0, %rhs_V

ST_7: r_V_5 (119)  [1/1] 4.42ns  loc: danke.cpp:86
:1  %r_V_5 = ashr i32 %op1_V, %sh_V_1

ST_7: result_V_3 (157)  [35/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 8>: 6.51ns
ST_8: mem_data_read_V (85)  [1/2] 3.25ns  loc: danke.cpp:115
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

ST_8: tmp_6 (86)  [1/1] 0.00ns  loc: danke.cpp:116
:4  %tmp_6 = zext i6 %dr_V to i64

ST_8: regfile_V_addr_2 (87)  [1/1] 0.00ns  loc: danke.cpp:116
:5  %regfile_V_addr_2 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_6

ST_8: StgValue_158 (88)  [1/1] 3.25ns  loc: danke.cpp:116
:6  store i32 %mem_data_read_V, i32* %regfile_V_addr_2, align 4

ST_8: StgValue_159 (91)  [1/1] 0.00ns  loc: danke.cpp:120
:9  br label %23

ST_8: StgValue_160 (110)  [1/1] 2.84ns  loc: danke.cpp:87
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_8: StgValue_161 (120)  [1/1] 2.84ns  loc: danke.cpp:86
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_8: result_V_3 (157)  [34/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 9>: 8.18ns
ST_9: result_V_12 (122)  [1/1] 2.07ns  loc: danke.cpp:85
:0  %result_V_12 = xor i32 %op1_V, -1

ST_9: StgValue_164 (123)  [1/1] 2.84ns  loc: danke.cpp:85
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: r_V_9 (125)  [1/1] 2.07ns  loc: danke.cpp:84
:0  %r_V_9 = or i32 %rhs_V, %op1_V

ST_9: StgValue_166 (126)  [1/1] 2.84ns  loc: danke.cpp:84
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: r_V_8 (128)  [1/1] 2.07ns  loc: danke.cpp:83
:0  %r_V_8 = and i32 %rhs_V, %op1_V

ST_9: StgValue_168 (129)  [1/1] 2.84ns  loc: danke.cpp:83
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: val_assign_6 (131)  [1/1] 3.26ns  loc: danke.cpp:82
:0  %val_assign_6 = icmp ne i32 %op1_V, %rhs_V

ST_9: result_V_9 (132)  [1/1] 0.00ns  loc: danke.cpp:82
:1  %result_V_9 = zext i1 %val_assign_6 to i32

ST_9: StgValue_171 (133)  [1/1] 2.84ns  loc: danke.cpp:82
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: val_assign_5 (135)  [1/1] 3.26ns  loc: danke.cpp:81
:0  %val_assign_5 = icmp eq i32 %op1_V, %rhs_V

ST_9: result_V_8 (136)  [1/1] 0.00ns  loc: danke.cpp:81
:1  %result_V_8 = zext i1 %val_assign_5 to i32

ST_9: StgValue_174 (137)  [1/1] 2.84ns  loc: danke.cpp:81
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: slt1 (139)  [1/1] 3.26ns  loc: danke.cpp:80
:0  %slt1 = icmp slt i32 %rhs_V, %op1_V

ST_9: rev1 (140)  [1/1] 2.07ns  loc: danke.cpp:80
:1  %rev1 = xor i1 %slt1, true

ST_9: result_V_7 (141)  [1/1] 0.00ns  loc: danke.cpp:80
:2  %result_V_7 = zext i1 %rev1 to i32

ST_9: StgValue_178 (142)  [1/1] 2.84ns  loc: danke.cpp:80
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: slt (144)  [1/1] 3.26ns  loc: danke.cpp:79
:0  %slt = icmp slt i32 %op1_V, %rhs_V

ST_9: rev (145)  [1/1] 2.07ns  loc: danke.cpp:79
:1  %rev = xor i1 %slt, true

ST_9: result_V_6 (146)  [1/1] 0.00ns  loc: danke.cpp:79
:2  %result_V_6 = zext i1 %rev to i32

ST_9: StgValue_182 (147)  [1/1] 2.84ns  loc: danke.cpp:79
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: val_assign_2 (149)  [1/1] 3.26ns  loc: danke.cpp:78
:0  %val_assign_2 = icmp slt i32 %op1_V, %rhs_V

ST_9: result_V_5 (150)  [1/1] 0.00ns  loc: danke.cpp:78
:1  %result_V_5 = zext i1 %val_assign_2 to i32

ST_9: StgValue_185 (151)  [1/1] 2.84ns  loc: danke.cpp:78
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: val_assign_1 (153)  [1/1] 3.26ns  loc: danke.cpp:77
:0  %val_assign_1 = icmp sgt i32 %op1_V, %rhs_V

ST_9: result_V_4 (154)  [1/1] 0.00ns  loc: danke.cpp:77
:1  %result_V_4 = zext i1 %val_assign_1 to i32

ST_9: StgValue_188 (155)  [1/1] 2.84ns  loc: danke.cpp:77
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: result_V_3 (157)  [4/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_9: StgValue_190 (161)  [1/1] 2.84ns  loc: danke.cpp:75
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: result_V_1 (163)  [1/1] 2.90ns  loc: danke.cpp:74
:0  %result_V_1 = sub i32 %op1_V, %rhs_V

ST_9: StgValue_192 (164)  [1/1] 2.84ns  loc: danke.cpp:74
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_9: result_V (166)  [1/1] 2.90ns  loc: danke.cpp:73
:0  %result_V = add i32 %rhs_V, %op1_V

ST_9: StgValue_194 (167)  [1/1] 2.84ns  loc: danke.cpp:73
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 10>: 4.34ns
ST_10: result_V_3 (157)  [33/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 11>: 4.34ns
ST_11: result_V_3 (157)  [32/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 12>: 4.34ns
ST_12: result_V_3 (157)  [31/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 13>: 4.34ns
ST_13: result_V_3 (157)  [30/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 14>: 4.34ns
ST_14: result_V_3 (157)  [29/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 15>: 4.34ns
ST_15: result_V_3 (157)  [28/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 16>: 4.34ns
ST_16: result_V_3 (157)  [27/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 17>: 4.34ns
ST_17: result_V_3 (157)  [26/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 18>: 4.34ns
ST_18: result_V_3 (157)  [25/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 19>: 4.34ns
ST_19: result_V_3 (157)  [24/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 20>: 4.34ns
ST_20: result_V_3 (157)  [23/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 21>: 4.34ns
ST_21: result_V_3 (157)  [22/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 22>: 4.34ns
ST_22: result_V_3 (157)  [21/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 23>: 4.34ns
ST_23: result_V_3 (157)  [20/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 24>: 4.34ns
ST_24: result_V_3 (157)  [19/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 25>: 4.34ns
ST_25: result_V_3 (157)  [18/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 26>: 4.34ns
ST_26: result_V_3 (157)  [17/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 27>: 4.34ns
ST_27: result_V_3 (157)  [16/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 28>: 4.34ns
ST_28: result_V_3 (157)  [15/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 29>: 4.34ns
ST_29: result_V_3 (157)  [14/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 30>: 4.34ns
ST_30: result_V_3 (157)  [13/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 31>: 4.34ns
ST_31: result_V_3 (157)  [12/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 32>: 4.34ns
ST_32: result_V_3 (157)  [11/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 33>: 4.34ns
ST_33: result_V_3 (157)  [10/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 34>: 4.34ns
ST_34: result_V_3 (157)  [9/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 35>: 4.34ns
ST_35: result_V_3 (157)  [8/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 36>: 4.34ns
ST_36: result_V_3 (157)  [7/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 37>: 6.91ns
ST_37: result_V_3 (157)  [6/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_37: result_V_2 (160)  [2/2] 6.91ns  loc: danke.cpp:75
:0  %result_V_2 = mul i32 %rhs_V, %op1_V


 <State 38>: 6.91ns
ST_38: result_V_3 (157)  [5/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_38: result_V_2 (160)  [1/2] 6.91ns  loc: danke.cpp:75
:0  %result_V_2 = mul i32 %rhs_V, %op1_V


 <State 39>: 4.34ns
ST_39: result_V_3 (157)  [2/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 40>: 10.43ns
ST_40: result_V_3 (157)  [1/36] 4.34ns  loc: danke.cpp:76
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_40: StgValue_228 (158)  [1/1] 2.84ns  loc: danke.cpp:76
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_40: p_1 (169)  [1/1] 0.00ns
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %p_1 = phi i32 [ %result_V_12, %13 ], [ %r_V_9, %12 ], [ %r_V_8, %11 ], [ %result_V_9, %10 ], [ %result_V_8, %9 ], [ %result_V_7, %8 ], [ %result_V_6, %7 ], [ %result_V_5, %6 ], [ %result_V_4, %5 ], [ %result_V_3, %4 ], [ %result_V_2, %3 ], [ %result_V_1, %2 ], [ %result_V, %1 ], [ %r_V_5, %15 ], [ %r_V_4, %16 ], [ %r_V_7, %18 ], [ %r_V_6, %19 ], [ 0, %._crit_edge1103 ]

ST_40: tmp_10 (171)  [1/1] 0.00ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %tmp_10 = zext i6 %dr_V to i64

ST_40: regfile_V_addr_4 (172)  [1/1] 0.00ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %regfile_V_addr_4 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_10

ST_40: StgValue_232 (173)  [1/1] 3.25ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  store i32 %p_1, i32* %regfile_V_addr_4, align 4

ST_40: StgValue_233 (176)  [1/1] 0.00ns  loc: danke.cpp:94
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  br label %23

ST_40: empty (183)  [1/1] 0.00ns  loc: danke.cpp:156
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_2)

ST_40: StgValue_235 (184)  [1/1] 0.00ns  loc: danke.cpp:157
:1  br label %0


 <State 41>: 0.00ns
ST_41: StgValue_236 (186)  [1/1] 0.00ns  loc: danke.cpp:158
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('special_regfile.V', danke.cpp:12) [12]  (0 ns)
	'getelementptr' operation ('special_regfile_V_ad', danke.cpp:14) [14]  (0 ns)
	'store' operation (danke.cpp:14) of variable 'val', danke.cpp:14 on array 'special_regfile.V', danke.cpp:12 [15]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('t_V_load_1', danke.cpp:26) on local variable 't.V' [21]  (0 ns)
	'getelementptr' operation ('instruction_memory_V_1', danke.cpp:26) [25]  (0 ns)
	'load' operation ('ir.V', danke.cpp:26) on array 'instruction_memory_V' [26]  (3.25 ns)

 <State 3>: 8.58ns
The critical path consists of the following:
	'load' operation ('ir.V', danke.cpp:26) on array 'instruction_memory_V' [26]  (3.25 ns)
	'xor' operation ('r.V', danke.cpp:52) [34]  (2.07 ns)
	'getelementptr' operation ('special_regfile_V_ad_1', danke.cpp:52) [37]  (0 ns)
	'load' operation ('special_regfile_V_lo', danke.cpp:52) on array 'special_regfile.V', danke.cpp:12 [38]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('special_regfile_V_lo', danke.cpp:52) on array 'special_regfile.V', danke.cpp:12 [38]  (3.25 ns)

 <State 5>: 11.7ns
The critical path consists of the following:
	'load' operation ('regfile_V_load_1', danke.cpp:54) on array 'regfile.V', danke.cpp:11 [52]  (3.25 ns)
	'select' operation ('sel_tmp5', danke.cpp:87) [58]  (2.07 ns)
	'select' operation ('__Val2__', danke.cpp:87) [65]  (2.07 ns)
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 6>: 5.04ns
The critical path consists of the following:
	'load' operation ('t_V_load', danke.cpp:92) on local variable 't.V' [170]  (0 ns)
	'add' operation ('pc.V', danke.cpp:92) [174]  (2.9 ns)
	'store' operation (danke.cpp:92) of variable 'pc.V', danke.cpp:92 on local variable 't.V' [175]  (2.14 ns)

 <State 7>: 8.3ns
The critical path consists of the following:
	'icmp' operation ('tmp_8', danke.cpp:99) [93]  (3.26 ns)
	'select' operation ('p_0130_0_pn', danke.cpp:99) [94]  (0 ns)
	'add' operation ('pc.V', danke.cpp:102) [96]  (2.9 ns)
	'store' operation (danke.cpp:102) of variable 'pc.V', danke.cpp:102 on local variable 't.V' [97]  (2.14 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('mem_data_read.V', danke.cpp:115) on array 'data_memory_V' [85]  (3.25 ns)
	'store' operation (danke.cpp:116) of variable 'mem_data_read.V', danke.cpp:115 on array 'regfile.V', danke.cpp:11 [88]  (3.25 ns)

 <State 9>: 8.18ns
The critical path consists of the following:
	'icmp' operation ('slt1', danke.cpp:80) [139]  (3.26 ns)
	'xor' operation ('val', danke.cpp:80) [140]  (2.07 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:87) ('r.V', danke.cpp:86) ('val', danke.cpp:85) ('r.V', danke.cpp:84) ('r.V', danke.cpp:83) ('result.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) [169]  (2.84 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 37>: 6.91ns
The critical path consists of the following:
	'mul' operation ('result.V', danke.cpp:75) [160]  (6.91 ns)

 <State 38>: 6.91ns
The critical path consists of the following:
	'mul' operation ('result.V', danke.cpp:75) [160]  (6.91 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)

 <State 40>: 10.4ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:76) [157]  (4.34 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:87) ('r.V', danke.cpp:86) ('val', danke.cpp:85) ('r.V', danke.cpp:84) ('r.V', danke.cpp:83) ('result.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) [169]  (2.84 ns)
	'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:87) ('r.V', danke.cpp:86) ('val', danke.cpp:85) ('r.V', danke.cpp:84) ('r.V', danke.cpp:83) ('result.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) [169]  (0 ns)
	'store' operation (danke.cpp:91) of variable 'r.V' on array 'regfile.V', danke.cpp:11 [173]  (3.25 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
