# do batalha_naval.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:19:30 on Dec 05,2023
# vlog -work work batalha_naval.vo 
# -- Compiling module batalha_naval
# 
# Top level modules:
# 	batalha_naval
# End time: 22:19:30 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:19:30 on Dec 05,2023
# vlog -work work Waveform4.vwf.vt 
# -- Compiling module batalha_naval_vlg_vec_tst
# 
# Top level modules:
# 	batalha_naval_vlg_vec_tst
# End time: 22:19:30 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.batalha_naval_vlg_vec_tst 
# Start time: 22:19:31 on Dec 05,2023
# Loading work.batalha_naval_vlg_vec_tst
# Loading work.batalha_naval
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from batalha_naval_v.sdo
# Loading timing data from batalha_naval_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /batalha_naval_vlg_vec_tst File: Waveform4.vwf.vt
# after#25
# ** Error: $setup( datain:1485 ps, posedge clk &&& nosload:1785 ps, 333 ps );
#    Time: 1785 ps  Iteration: 0  Process: /batalha_naval_vlg_vec_tst/i1/\freq_div_1|t_flipflop_2|out /lereg/#Setuphold# File: $MODEL_TECH/../altera/verilog/src/maxii_atoms.v Line: 906
# ** Note: $finish    : Waveform4.vwf.vt(63)
#    Time: 3 us  Iteration: 0  Instance: /batalha_naval_vlg_vec_tst
# End time: 22:19:32 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
