<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v</a>
defines: 
time_elapsed: 1.396s
ram usage: 41572 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpj5b6dzxf/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpj5b6dzxf/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpj5b6dzxf/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpj5b6dzxf/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@test
       |vpiStmt:
       \_if_stmt: , line:13
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (con), line:13
             |vpiName:con
             |vpiFullName:work@test.con
           |vpiOperand:
           \_operation: , line:13
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:14
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:14
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: constant mult. expected -2, got %d (%b)&#34;
               |vpiSize:49
               |STRING:&#34;FAILED: constant mult. expected -2, got %d (%b)&#34;
             |vpiArgument:
             \_ref_obj: (con), line:14
               |vpiName:con
             |vpiArgument:
             \_ref_obj: (con), line:14
               |vpiName:con
           |vpiStmt:
           \_assignment: , line:15
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:15
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:15
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:18
         |vpiCondition:
         \_operation: , line:18
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mul), line:18
             |vpiName:mul
             |vpiFullName:work@test.mul
           |vpiOperand:
           \_operation: , line:18
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiStmt:
         \_begin: , line:18
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:19
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:19
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: multiplication expected -2, got %d (%b)&#34;
               |vpiSize:49
               |STRING:&#34;FAILED: multiplication expected -2, got %d (%b)&#34;
             |vpiArgument:
             \_ref_obj: (mul), line:19
               |vpiName:mul
             |vpiArgument:
             \_ref_obj: (mul), line:19
               |vpiName:mul
           |vpiStmt:
           \_assignment: , line:20
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:20
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:20
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:23
         |vpiCondition:
         \_operation: , line:23
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (div), line:23
             |vpiName:div
             |vpiFullName:work@test.div
           |vpiOperand:
           \_operation: , line:23
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiStmt:
         \_begin: , line:23
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:24
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:24
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: division expected -2, got %d (%b)&#34;
               |vpiSize:43
               |STRING:&#34;FAILED: division expected -2, got %d (%b)&#34;
             |vpiArgument:
             \_ref_obj: (div), line:24
               |vpiName:div
             |vpiArgument:
             \_ref_obj: (div), line:24
               |vpiName:div
           |vpiStmt:
           \_assignment: , line:25
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:25
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:25
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:28
         |vpiCondition:
         \_operation: , line:28
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sum), line:28
             |vpiName:sum
             |vpiFullName:work@test.sum
           |vpiOperand:
           \_operation: , line:28
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_begin: , line:28
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:29
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:29
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: summation expected -1, got %d (%b)&#34;
               |vpiSize:44
               |STRING:&#34;FAILED: summation expected -1, got %d (%b)&#34;
             |vpiArgument:
             \_ref_obj: (sum), line:29
               |vpiName:sum
             |vpiArgument:
             \_ref_obj: (sum), line:29
               |vpiName:sum
           |vpiStmt:
           \_assignment: , line:30
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:30
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:30
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:33
         |vpiCondition:
         \_operation: , line:33
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sub), line:33
             |vpiName:sub
             |vpiFullName:work@test.sub
           |vpiOperand:
           \_operation: , line:33
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:33
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
         |vpiStmt:
         \_begin: , line:33
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:34
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:34
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: subtraction expected -3, got %d (%b)&#34;
               |vpiSize:46
               |STRING:&#34;FAILED: subtraction expected -3, got %d (%b)&#34;
             |vpiArgument:
             \_ref_obj: (sub), line:34
               |vpiName:sub
             |vpiArgument:
             \_ref_obj: (sub), line:34
               |vpiName:sub
           |vpiStmt:
           \_assignment: , line:35
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:35
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:35
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:38
         |vpiCondition:
         \_ref_obj: (pass), line:38
           |vpiName:pass
           |vpiFullName:work@test.pass
         |vpiStmt:
         \_sys_func_call: ($display), line:38
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:38
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (pass), line:2
     |vpiName:pass
     |vpiFullName:work@test.pass
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiDecompile:-2
       |INT:-2
     |vpiLhs:
     \_parameter: (con), line:4
       |vpiName:con
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_constant: , line:5
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (a), line:5
       |vpiName:a
   |vpiParamAssign:
   \_param_assign: , line:6
     |vpiRhs:
     \_constant: , line:6
       |vpiDecompile:-2
       |INT:-2
     |vpiLhs:
     \_parameter: (b), line:6
       |vpiName:b
   |vpiParamAssign:
   \_param_assign: , line:7
     |vpiRhs:
     \_constant: , line:7
       |vpiDecompile:-2
       |INT:-2
     |vpiLhs:
     \_parameter: (mul), line:7
       |vpiName:mul
   |vpiParamAssign:
   \_param_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiDecompile:-1
       |INT:-1
     |vpiLhs:
     \_parameter: (sum), line:8
       |vpiName:sum
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiDecompile:-2
       |INT:-2
     |vpiLhs:
     \_parameter: (div), line:9
       |vpiName:div
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiDecompile:-3
       |INT:-3
     |vpiLhs:
     \_parameter: (sub), line:10
       |vpiName:sub
   |vpiParameter:
   \_parameter: (con), line:4
   |vpiParameter:
   \_parameter: (a), line:5
   |vpiParameter:
   \_parameter: (b), line:6
   |vpiParameter:
   \_parameter: (mul), line:7
   |vpiParameter:
   \_parameter: (sum), line:8
   |vpiParameter:
   \_parameter: (div), line:9
   |vpiParameter:
   \_parameter: (sub), line:10
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (pass), line:2, parent:work@test
     |vpiName:pass
     |vpiFullName:work@test.pass
     |vpiNetType:48
   |vpiParameter:
   \_parameter: (a), line:5
     |vpiName:a
     |INT:1
   |vpiParameter:
   \_parameter: (b), line:6
     |vpiName:b
     |INT:-1
   |vpiParameter:
   \_parameter: (con), line:4
     |vpiName:con
     |INT:-1
   |vpiParameter:
   \_parameter: (div), line:9
     |vpiName:div
     |INT:-1
   |vpiParameter:
   \_parameter: (mul), line:7
     |vpiName:mul
     |INT:-1
   |vpiParameter:
   \_parameter: (sub), line:10
     |vpiName:sub
     |INT:-1
   |vpiParameter:
   \_parameter: (sum), line:8
     |vpiName:sum
     |INT:-1
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \a of type 41
Object: \b of type 41
Object: \con of type 41
Object: \div of type 41
Object: \mul of type 41
Object: \sub of type 41
Object: \sum of type 41
Object: \pass of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 22
Object:  of type 39
Object: \con of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \con of type 608
Object: \con of type 608
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \mul of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \mul of type 608
Object: \mul of type 608
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \div of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \div of type 608
Object: \div of type 608
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \sum of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \sum of type 608
Object: \sum of type 608
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \sub of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \sub of type 608
Object: \sub of type 608
Object:  of type 3
Object: \pass of type 608
Object:  of type 7
Object:  of type 22
Object: \pass of type 608
Object: \$display of type 56
Object:  of type 7
Object: \con of type 41
Object: \a of type 41
Object: \b of type 41
Object: \mul of type 41
Object: \sum of type 41
Object: \div of type 41
Object: \sub of type 41
Object:  of type 40
Object: \con of type 41
Object:  of type 7
Object:  of type 40
Object: \a of type 41
Object:  of type 7
Object:  of type 40
Object: \b of type 41
Object:  of type 7
Object:  of type 40
Object: \mul of type 41
Object:  of type 7
Object:  of type 40
Object: \sum of type 41
Object:  of type 7
Object:  of type 40
Object: \div of type 41
Object:  of type 7
Object:  of type 40
Object: \sub of type 41
Object:  of type 7
Object: \pass of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c38c10] str=&#39;\work_test&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:5</a>.0-5.0&gt; [0x1c3a460] str=&#39;\a&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:5</a>.0-5.0&gt; [0x1c39970] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:6</a>.0-6.0&gt; [0x1c39de0] str=&#39;\b&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:6</a>.0-6.0&gt; [0x1c3a000] bits=&#39;11111111111111111111111111111110&#39;(32) range=[31:0] int=4294967294
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:4</a>.0-4.0&gt; [0x1c39cc0] str=&#39;\con&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:4</a>.0-4.0&gt; [0x1c3a340] bits=&#39;11111111111111111111111111111110&#39;(32) range=[31:0] int=4294967294
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:9</a>.0-9.0&gt; [0x1c477b0] str=&#39;\div&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:9</a>.0-9.0&gt; [0x1c479f0] bits=&#39;11111111111111111111111111111110&#39;(32) range=[31:0] int=4294967294
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:7</a>.0-7.0&gt; [0x1c39630] str=&#39;\mul&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:7</a>.0-7.0&gt; [0x1c47690] bits=&#39;11111111111111111111111111111110&#39;(32) range=[31:0] int=4294967294
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:10</a>.0-10.0&gt; [0x1c38e40] str=&#39;\sub&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:10</a>.0-10.0&gt; [0x1c47b10] bits=&#39;11111111111111111111111111111101&#39;(32) range=[31:0] int=4294967293
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:8</a>.0-8.0&gt; [0x1c39040] str=&#39;\sum&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:8</a>.0-8.0&gt; [0x1c478d0] bits=&#39;11111111111111111111111111111111&#39;(32) range=[31:0] int=4294967295
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:2</a>.0-2.0&gt; [0x1c3a680] str=&#39;\pass&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3a920]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:12</a>.0-12.0&gt; [0x1c3ab30]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3aec0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3b070]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3b3e0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3b590]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3b6d0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3bb10] str=&#39;\con&#39;
                    AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3be60]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3c300] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3c130]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3c4f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3d4e0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:13</a>.0-13.0&gt; [0x1c3c610]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:14</a>.0-14.0&gt; [0x1c3c730] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:14</a>.0-14.0&gt; [0x1c3cc60] str=&#39;&#34;FAILED: constant mult. expected -2, got %d (%b)&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001110100010000001100011011011110110111001110011011101000110000101101110011101000010000001101101011101010110110001110100001011100010000001100101011110000111000001100101011000110111010001100101011001000010000000101101001100100010110000100000011001110110111101110100001000000010010101100100001000000010100000100101011000100010100100100010&#39;(392) range=[391:0] int=627190050
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:14</a>.0-14.0&gt; [0x1c3cb30] str=&#39;\con&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:14</a>.0-14.0&gt; [0x1c3cfe0] str=&#39;\con&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:15</a>.0-15.0&gt; [0x1c3d160]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:15</a>.0-15.0&gt; [0x1c3d2c0] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:15</a>.0-15.0&gt; [0x1c3d620] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c3d7e0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3d900]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c3da20]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3dba0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3fa80]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c3fba0] str=&#39;\mul&#39;
                    AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c3fcc0]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c3ffc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c3fe20]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c40180] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c41020]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:18</a>.0-18.0&gt; [0x1c402a0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:19</a>.0-19.0&gt; [0x1c403c0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:19</a>.0-19.0&gt; [0x1c408d0] str=&#39;&#34;FAILED: multiplication expected -2, got %d (%b)&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001110100010000001101101011101010110110001110100011010010111000001101100011010010110001101100001011101000110100101101111011011100010000001100101011110000111000001100101011000110111010001100101011001000010000000101101001100100010110000100000011001110110111101110100001000000010010101100100001000000010100000100101011000100010100100100010&#39;(392) range=[391:0] int=627190050
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:19</a>.0-19.0&gt; [0x1c407a0] str=&#39;\mul&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:19</a>.0-19.0&gt; [0x1c40b80] str=&#39;\mul&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:20</a>.0-20.0&gt; [0x1c40ca0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:20</a>.0-20.0&gt; [0x1c40e00] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:20</a>.0-20.0&gt; [0x1c41160] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c41320]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c41440]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c41560]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c416e0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c41800]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c41920] str=&#39;\div&#39;
                    AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c41b00]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c41e20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c41c80]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c41fe0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c42e00]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:23</a>.0-23.0&gt; [0x1c42100]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:24</a>.0-24.0&gt; [0x1c42220] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:24</a>.0-24.0&gt; [0x1c426e0] str=&#39;&#34;FAILED: division expected -2, got %d (%b)&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001110100010000001100100011010010111011001101001011100110110100101101111011011100010000001100101011110000111000001100101011000110111010001100101011001000010000000101101001100100010110000100000011001110110111101110100001000000010010101100100001000000010100000100101011000100010100100100010&#39;(344) range=[343:0] int=627190050
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:24</a>.0-24.0&gt; [0x1c423e0] str=&#39;\div&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:24</a>.0-24.0&gt; [0x1c42960] str=&#39;\div&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:25</a>.0-25.0&gt; [0x1c42a80]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:25</a>.0-25.0&gt; [0x1c42be0] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:25</a>.0-25.0&gt; [0x1c42f60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43120]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c43240]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43360]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c434e0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c43600]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43720] str=&#39;\sum&#39;
                    AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43900]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43c00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c43a60]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c43dc0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c44c60]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:28</a>.0-28.0&gt; [0x1c43ee0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:29</a>.0-29.0&gt; [0x1c44000] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:29</a>.0-29.0&gt; [0x1c444d0] str=&#39;&#34;FAILED: summation expected -1, got %d (%b)&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000111010001000000111001101110101011011010110110101100001011101000110100101101111011011100010000001100101011110000111000001100101011000110111010001100101011001000010000000101101001100010010110000100000011001110110111101110100001000000010010101100100001000000010100000100101011000100010100100100010&#39;(352) range=[351:0] int=627190050
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:29</a>.0-29.0&gt; [0x1c441c0] str=&#39;\sum&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:29</a>.0-29.0&gt; [0x1c44760] str=&#39;\sum&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:30</a>.0-30.0&gt; [0x1c448e0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:30</a>.0-30.0&gt; [0x1c44a40] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:30</a>.0-30.0&gt; [0x1c44dc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c3bce0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c44f80]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c450a0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c451c0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c452e0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c45400] str=&#39;\sub&#39;
                    AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c45520]
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c45760] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c45640]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c45880] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c466e0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:33</a>.0-33.0&gt; [0x1c459a0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:34</a>.0-34.0&gt; [0x1c45ac0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:34</a>.0-34.0&gt; [0x1c45ee0] str=&#39;&#34;FAILED: subtraction expected -3, got %d (%b)&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001110100010000001110011011101010110001001110100011100100110000101100011011101000110100101101111011011100010000001100101011110000111000001100101011000110111010001100101011001000010000000101101001100110010110000100000011001110110111101110100001000000010010101100100001000000010100000100101011000100010100100100010&#39;(368) range=[367:0] int=627190050
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:34</a>.0-34.0&gt; [0x1c45dc0] str=&#39;\sub&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:34</a>.0-34.0&gt; [0x1c461e0] str=&#39;\sub&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:35</a>.0-35.0&gt; [0x1c46360]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:35</a>.0-35.0&gt; [0x1c464c0] str=&#39;\pass&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:35</a>.0-35.0&gt; [0x1c46800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:38</a>.0-38.0&gt; [0x1c46a10]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c46b30]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:38</a>.0-38.0&gt; [0x1c46c50] str=&#39;\pass&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c46e30]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c46f50] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c47570]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:38</a>.0-38.0&gt; [0x1c47070] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1924845.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1924845.v:38</a>.0-38.0&gt; [0x1c473a0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
Segmentation fault

</pre>
</body>