$date
	Thu Nov 22 19:12:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 2 ! t_state [0:1] $end
$var reg 1 " t_CLR $end
$var reg 1 # t_SET $end
$var reg 1 $ t_clk $end
$var reg 1 % t_reset $end
$var integer 32 & cew_Error_Count [31:0] $end
$var integer 32 ' cew_Test_Count [31:0] $end
$scope module cut $end
$var wire 1 " CLR $end
$var wire 1 ( QA $end
$var wire 1 ) QB $end
$var wire 1 # SET $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 2 * state [0:1] $end
$scope module and_gates $end
$var wire 1 + P1 $end
$var wire 1 , P10 $end
$var wire 1 - P12 $end
$var wire 1 . P13 $end
$var wire 1 / P14 $end
$var wire 1 0 P2 $end
$var wire 1 1 P4 $end
$var wire 1 2 P5 $end
$var wire 1 3 P7 $end
$var wire 1 4 P9 $end
$var reg 1 5 P11 $end
$var reg 1 6 P3 $end
$var reg 1 7 P6 $end
$var reg 1 8 P8 $end
$upscope $end
$scope module inv_gates $end
$var wire 1 9 P1 $end
$var wire 1 : P11 $end
$var wire 1 ; P13 $end
$var wire 1 < P14 $end
$var wire 1 = P3 $end
$var wire 1 > P5 $end
$var wire 1 ? P7 $end
$var wire 1 @ P9 $end
$var reg 1 A P10 $end
$var reg 1 B P12 $end
$var reg 1 C P2 $end
$var reg 1 D P4 $end
$var reg 1 E P6 $end
$var reg 1 F P8 $end
$upscope $end
$scope module jkff $end
$var wire 1 G P1 $end
$var wire 1 H P12 $end
$var wire 1 I P13 $end
$var wire 1 J P16 $end
$var wire 1 K P2 $end
$var wire 1 L P3 $end
$var wire 1 M P4 $end
$var wire 1 N P5 $end
$var wire 1 O P6 $end
$var wire 1 P P7 $end
$var wire 1 Q P8 $end
$var wire 1 R P9 $end
$var reg 1 S P10 $end
$var reg 1 T P11 $end
$var reg 1 U P14 $end
$var reg 1 V P15 $end
$var reg 1 W master1 $end
$var reg 1 X master2 $end
$upscope $end
$scope module or_gates $end
$var wire 1 Y P1 $end
$var wire 1 Z P10 $end
$var wire 1 [ P12 $end
$var wire 1 \ P13 $end
$var wire 1 ] P14 $end
$var wire 1 ^ P2 $end
$var wire 1 _ P4 $end
$var wire 1 ` P5 $end
$var wire 1 a P7 $end
$var wire 1 b P9 $end
$var reg 1 c P11 $end
$var reg 1 d P3 $end
$var reg 1 e P6 $end
$var reg 1 f P8 $end
$upscope $end
$upscope $end
$scope task clockTick $end
$upscope $end
$scope task setState $end
$var reg 2 g x [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 g
xf
xe
xd
xc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
xX
xW
xV
xU
xT
xS
zR
zQ
zP
zO
zN
zM
zL
zK
zJ
zI
zH
zG
xF
xE
xD
xC
xB
xA
z@
z?
z>
z=
z<
z;
z:
z9
x8
x7
x6
x5
z4
z3
z2
z1
z0
z/
z.
z-
z,
z+
bz *
z)
z(
b1 '
b0 &
1%
x$
x#
x"
bz !
$end
#1
0%
#2
1%
#3
0$
0"
0#
b10 '
b1 &
#6
1$
#12
0$
#15
b11 '
b10 &
#16
0%
#17
1%
#18
1"
b100 '
b11 &
#21
1$
#27
0$
#30
b101 '
b100 &
#31
0%
#32
1%
#33
0"
1#
b110 '
b101 &
#36
1$
#42
0$
#45
b1 g
b111 '
b110 &
#46
0%
#47
1%
#48
0#
#51
1$
#57
0$
#60
b1000 '
b111 &
#63
1$
#69
0$
#72
b1001 '
b1000 &
#73
0%
#74
1%
#78
1$
#84
0$
#87
1"
b1010 '
b1001 &
#90
1$
#96
0$
#99
b1011 '
b1010 &
#100
0%
#101
1%
#102
0"
#105
1$
#111
0$
#114
1#
b1100 '
b1011 &
#117
1$
#123
0$
#126
b11 g
b1101 '
b1100 &
#127
0%
#128
1%
#129
0#
#132
1$
#138
0$
#144
1$
#150
0$
#153
b1110 '
b1101 &
#156
1$
#162
0$
#165
b1111 '
b1110 &
#166
0%
#167
1%
#171
1$
#177
0$
#183
1$
#189
0$
#192
1"
b10000 '
b1111 &
#195
1$
#201
0$
#204
b10001 '
b10000 &
#205
0%
#206
1%
#207
0"
#210
1$
#216
0$
#222
1$
#228
0$
#231
1#
b10010 '
b10001 &
#234
1$
#240
0$
#243
b10 g
b10011 '
b10010 &
#244
0%
#245
1%
#246
0#
#249
1$
#255
0$
#261
1$
#267
0$
#273
1$
#279
0$
#282
b10100 '
b10011 &
#285
1$
#291
0$
#294
b10101 '
b10100 &
#295
0%
#296
1%
#300
1$
#306
0$
#312
1$
#318
0$
#324
1$
#330
0$
#333
1"
b10110 '
b10101 &
#336
1$
#342
0$
#345
b10111 '
b10110 &
#346
0%
#347
1%
#348
0"
#351
1$
#357
0$
#363
1$
#369
0$
#375
1$
#381
0$
#384
1#
b11000 '
b10111 &
#387
1$
#393
0$
#396
b11000 &
#397
