15:10:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\mio_test\vitis\temp_xsdb_launch_script.tcl
15:10:24 INFO  : Registering command handlers for Vitis TCF services
15:10:26 INFO  : XSCT server has started successfully.
15:10:26 INFO  : plnx-install-location is set to ''
15:10:26 INFO  : Successfully done setting XSCT server connection channel  
15:10:26 INFO  : Successfully done query RDI_DATADIR 
15:10:26 INFO  : Successfully done setting workspace for the tool. 
15:10:27 INFO  : Platform repository initialization has completed.
15:11:40 INFO  : Result from executing command 'getProjects': mio_test
15:11:40 INFO  : Result from executing command 'getPlatforms': 
15:55:10 INFO  : Result from executing command 'getProjects': mio_test
15:55:10 INFO  : Result from executing command 'getPlatforms': mio_test|E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/mio_test.xpfm
15:55:10 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:58:27 INFO  : 'jtag frequency' command is executed.
15:58:27 INFO  : Context for 'APU' is selected.
15:58:27 INFO  : System reset is completed.
15:58:30 INFO  : 'after 3000' command is executed.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
15:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:58:30 INFO  : 'ps7_init' command is executed.
15:58:30 INFO  : 'ps7_post_config' command is executed.
15:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:30 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:30 INFO  : 'con' command is executed.
15:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:30 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:58:40 INFO  : Disconnected from the channel tcfchan#2.
15:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:58:40 INFO  : 'jtag frequency' command is executed.
15:58:40 INFO  : Context for 'APU' is selected.
15:58:40 INFO  : System reset is completed.
15:58:43 INFO  : 'after 3000' command is executed.
15:58:43 INFO  : Context for 'APU' is selected.
15:58:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
15:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:43 INFO  : Context for 'APU' is selected.
15:58:43 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:58:44 INFO  : 'ps7_init' command is executed.
15:58:44 INFO  : 'ps7_post_config' command is executed.
15:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:44 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:44 INFO  : 'con' command is executed.
15:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:59:05 INFO  : Disconnected from the channel tcfchan#3.
15:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:59:06 INFO  : 'jtag frequency' command is executed.
15:59:06 INFO  : Context for 'APU' is selected.
15:59:06 INFO  : System reset is completed.
15:59:09 INFO  : 'after 3000' command is executed.
15:59:09 INFO  : Context for 'APU' is selected.
15:59:09 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
15:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:09 INFO  : Context for 'APU' is selected.
15:59:09 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:59:09 INFO  : 'ps7_init' command is executed.
15:59:09 INFO  : 'ps7_post_config' command is executed.
15:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:09 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:09 INFO  : 'con' command is executed.
15:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
15:59:38 INFO  : Disconnected from the channel tcfchan#4.
15:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:59:39 INFO  : 'jtag frequency' command is executed.
15:59:39 INFO  : Context for 'APU' is selected.
15:59:39 INFO  : System reset is completed.
15:59:42 INFO  : 'after 3000' command is executed.
15:59:42 INFO  : Context for 'APU' is selected.
15:59:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
15:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:42 INFO  : Context for 'APU' is selected.
15:59:42 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:59:42 INFO  : 'ps7_init' command is executed.
15:59:42 INFO  : 'ps7_post_config' command is executed.
15:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:42 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:42 INFO  : 'con' command is executed.
15:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:42 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:00:42 INFO  : Disconnected from the channel tcfchan#5.
16:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:42 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:00:42 INFO  : 'jtag frequency' command is executed.
16:00:42 INFO  : Context for 'APU' is selected.
16:00:42 INFO  : System reset is completed.
16:00:45 INFO  : 'after 3000' command is executed.
16:00:45 INFO  : Context for 'APU' is selected.
16:00:45 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:45 INFO  : Context for 'APU' is selected.
16:00:45 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:00:46 INFO  : 'ps7_init' command is executed.
16:00:46 INFO  : 'ps7_post_config' command is executed.
16:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:46 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:46 INFO  : 'con' command is executed.
16:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:46 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:01:24 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:01:35 INFO  : Disconnected from the channel tcfchan#6.
16:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:01:35 INFO  : 'jtag frequency' command is executed.
16:01:35 INFO  : Context for 'APU' is selected.
16:01:35 INFO  : System reset is completed.
16:01:38 INFO  : 'after 3000' command is executed.
16:01:38 INFO  : Context for 'APU' is selected.
16:01:38 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:38 INFO  : Context for 'APU' is selected.
16:01:38 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:01:39 INFO  : 'ps7_init' command is executed.
16:01:39 INFO  : 'ps7_post_config' command is executed.
16:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:39 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:39 INFO  : 'con' command is executed.
16:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:01:55 INFO  : Disconnected from the channel tcfchan#7.
16:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:56 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:01:56 INFO  : 'jtag frequency' command is executed.
16:01:56 INFO  : Context for 'APU' is selected.
16:01:56 INFO  : System reset is completed.
16:01:59 INFO  : 'after 3000' command is executed.
16:01:59 INFO  : Context for 'APU' is selected.
16:01:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:01:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:59 INFO  : Context for 'APU' is selected.
16:01:59 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:01:59 INFO  : 'ps7_init' command is executed.
16:01:59 INFO  : 'ps7_post_config' command is executed.
16:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:59 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:59 INFO  : 'con' command is executed.
16:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:59 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:02:39 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:02:43 INFO  : Disconnected from the channel tcfchan#8.
16:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:02:43 INFO  : 'jtag frequency' command is executed.
16:02:43 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : System reset is completed.
16:02:47 INFO  : 'after 3000' command is executed.
16:02:47 INFO  : Context for 'APU' is selected.
16:02:47 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:47 INFO  : Context for 'APU' is selected.
16:02:47 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:02:47 INFO  : 'ps7_init' command is executed.
16:02:47 INFO  : 'ps7_post_config' command is executed.
16:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:47 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:47 INFO  : 'con' command is executed.
16:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:47 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:03:12 INFO  : Disconnected from the channel tcfchan#9.
16:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:51:22 INFO  : 'jtag frequency' command is executed.
16:51:22 INFO  : Context for 'APU' is selected.
16:51:22 INFO  : System reset is completed.
16:51:25 INFO  : 'after 3000' command is executed.
16:51:25 INFO  : Context for 'APU' is selected.
16:51:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:25 INFO  : Context for 'APU' is selected.
16:51:25 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:51:25 INFO  : 'ps7_init' command is executed.
16:51:25 INFO  : 'ps7_post_config' command is executed.
16:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:25 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:26 INFO  : 'con' command is executed.
16:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
16:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:27 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:51:27 INFO  : 'jtag frequency' command is executed.
16:51:27 INFO  : Context for 'APU' is selected.
16:51:27 INFO  : System reset is completed.
16:51:30 INFO  : 'after 3000' command is executed.
16:51:30 INFO  : Context for 'APU' is selected.
16:51:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
16:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:30 INFO  : Context for 'APU' is selected.
16:51:30 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:51:30 INFO  : 'ps7_init' command is executed.
16:51:30 INFO  : 'ps7_post_config' command is executed.
16:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:30 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:31 INFO  : 'con' command is executed.
16:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
17:49:09 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
17:49:43 INFO  : Disconnected from the channel tcfchan#10.
17:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:49:45 INFO  : 'jtag frequency' command is executed.
17:49:45 INFO  : Context for 'APU' is selected.
17:49:45 INFO  : System reset is completed.
17:49:48 INFO  : 'after 3000' command is executed.
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
17:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
17:49:48 INFO  : 'ps7_init' command is executed.
17:49:48 INFO  : 'ps7_post_config' command is executed.
17:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:48 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:48 INFO  : 'con' command is executed.
17:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:48 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
17:50:10 INFO  : Disconnected from the channel tcfchan#11.
17:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:50:10 INFO  : 'jtag frequency' command is executed.
17:50:10 INFO  : Context for 'APU' is selected.
17:50:10 INFO  : System reset is completed.
17:50:13 INFO  : 'after 3000' command is executed.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa'.
17:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : Sourcing of 'E:/fpga_proj/ps/mio_test/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
17:50:14 INFO  : 'ps7_init' command is executed.
17:50:14 INFO  : 'ps7_post_config' command is executed.
17:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:14 INFO  : The application 'E:/fpga_proj/ps/mio_test/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/mio_test/vitis/mio_test/export/mio_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/mio_test/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/mio_test/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:14 INFO  : 'con' command is executed.
17:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:14 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\mio_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
17:50:47 INFO  : Disconnected from the channel tcfchan#12.
