// Seed: 4019376839
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign module_1.type_1 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    input tri0 id_6
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  wire id_8;
  assign id_4 = "" == 1 != 1'd0;
  assign id_3 = id_6;
  id_9 :
  assert property (@(*) id_6) begin : LABEL_0
    id_3 = id_9;
  end
  reg  id_10;
  wire id_11;
  always id_10 <= 1'b0;
  id_12(
      1'b0
  );
  wire id_13;
endmodule
