#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56370c1326f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x56370c1a7020_0 .var "Clk", 0 0;
v0x56370c1a70c0_0 .var "Start", 0 0;
v0x56370c1a7180 .array "correct", 64 0, 31 0;
v0x56370c1a7220_0 .var/i "error_count", 31 0;
v0x56370c1a72e0_0 .var "halt_flag", 0 0;
v0x56370c1a73a0_0 .var/i "i", 31 0;
S_0x56370c17b160 .scope module, "CPU" "Simple_Single_CPU" 2 13, 3 18 0, S_0x56370c1326f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x56370c1a9590 .functor OR 1, L_0x56370c19afb0, L_0x56370c19b100, C4<0>, C4<0>;
L_0x56370c19b2b0 .functor AND 1, L_0x56370c19aec0, L_0x56370c1a9590, C4<1>, C4<1>;
L_0x56370c1bee70 .functor AND 1, L_0x56370c1bed30, L_0x56370c1be0f0, C4<1>, C4<1>;
L_0x56370c19b5a0 .functor NOT 1, L_0x56370c1be0f0, C4<0>, C4<0>, C4<0>;
L_0x56370c1bf0d0 .functor AND 1, L_0x56370c1bef30, L_0x56370c19b5a0, C4<1>, C4<1>;
L_0x56370c1bf190 .functor OR 1, L_0x56370c1bee70, L_0x56370c1bf0d0, C4<0>, C4<0>;
v0x56370c1a3b40_0 .net "ALUCtrl", 3 0, v0x56370c199230_0;  1 drivers
v0x56370c1a3c50_0 .net "ALUOp", 1 0, v0x56370c19cca0_0;  1 drivers
v0x56370c1a3d60_0 .net "ALUSrc", 0 0, v0x56370c19cbc0_0;  1 drivers
v0x56370c1a3e50_0 .net "Branch", 1 0, v0x56370c19cd60_0;  1 drivers
v0x56370c1a3ef0_0 .net "Jump", 0 0, v0x56370c19ce30_0;  1 drivers
v0x56370c1a4030_0 .net "MemRead", 0 0, v0x56370c19cef0_0;  1 drivers
v0x56370c1a4120_0 .net "MemWrite", 0 0, v0x56370c19cfe0_0;  1 drivers
v0x56370c1a4210_0 .net "MemtoReg", 1 0, v0x56370c19d0b0_0;  1 drivers
v0x56370c1a4300_0 .net "PCSrc", 0 0, L_0x56370c1bf190;  1 drivers
v0x56370c1a43a0_0 .net "RegDst", 1 0, v0x56370c19d150_0;  1 drivers
v0x56370c1a4440_0 .net "RegWrite", 0 0, v0x56370c19d230_0;  1 drivers
L_0x7fabeb58f138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56370c1a4530_0 .net/2u *"_ivl_18", 1 0, L_0x7fabeb58f138;  1 drivers
v0x56370c1a4610_0 .net *"_ivl_20", 0 0, L_0x56370c19aec0;  1 drivers
L_0x7fabeb58f180 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x56370c1a46d0_0 .net/2u *"_ivl_22", 5 0, L_0x7fabeb58f180;  1 drivers
v0x56370c1a47b0_0 .net *"_ivl_24", 0 0, L_0x56370c19afb0;  1 drivers
L_0x7fabeb58f1c8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x56370c1a4870_0 .net/2u *"_ivl_26", 5 0, L_0x7fabeb58f1c8;  1 drivers
v0x56370c1a4950_0 .net *"_ivl_28", 0 0, L_0x56370c19b100;  1 drivers
v0x56370c1a4b20_0 .net *"_ivl_31", 0 0, L_0x56370c1a9590;  1 drivers
L_0x7fabeb58f210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56370c1a4be0_0 .net/2u *"_ivl_34", 26 0, L_0x7fabeb58f210;  1 drivers
L_0x7fabeb58f498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56370c1a4cc0_0 .net/2u *"_ivl_40", 1 0, L_0x7fabeb58f498;  1 drivers
v0x56370c1a4da0_0 .net *"_ivl_42", 0 0, L_0x56370c1bed30;  1 drivers
L_0x7fabeb58f4e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56370c1a4e60_0 .net/2u *"_ivl_46", 1 0, L_0x7fabeb58f4e0;  1 drivers
v0x56370c1a4f40_0 .net *"_ivl_48", 0 0, L_0x56370c1bef30;  1 drivers
v0x56370c1a5000_0 .net *"_ivl_50", 0 0, L_0x56370c19b5a0;  1 drivers
v0x56370c1a50e0_0 .net *"_ivl_57", 3 0, L_0x56370c1bf570;  1 drivers
L_0x7fabeb58f570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c1a51c0_0 .net/2u *"_ivl_58", 1 0, L_0x7fabeb58f570;  1 drivers
v0x56370c1a52a0_0 .net "alu_overflow", 0 0, L_0x56370c1be2c0;  1 drivers
v0x56370c1a5340_0 .net "alu_result", 31 0, L_0x56370c1be080;  1 drivers
v0x56370c1a53e0_0 .net "alu_src1", 31 0, L_0x56370c19b710;  1 drivers
v0x56370c1a54f0_0 .net "alu_src2", 31 0, L_0x56370c1bc1b0;  1 drivers
v0x56370c1a5600_0 .net "alu_zero", 0 0, L_0x56370c1be0f0;  1 drivers
v0x56370c1a56a0_0 .net "clk_i", 0 0, v0x56370c1a7020_0;  1 drivers
v0x56370c1a5740_0 .net "funct", 5 0, L_0x56370c1a7940;  1 drivers
v0x56370c1a59f0_0 .net "imm16", 15 0, L_0x56370c1a7a70;  1 drivers
v0x56370c1a5a90_0 .net "imm_ext", 31 0, L_0x56370c19ab20;  1 drivers
v0x56370c1a5b30_0 .net "imm_sl2", 31 0, L_0x56370c19acf0;  1 drivers
v0x56370c1a5c40_0 .net "instr", 31 0, v0x56370c19d9a0_0;  1 drivers
v0x56370c1a5d00_0 .net "is_shift_imm", 0 0, L_0x56370c19b2b0;  1 drivers
v0x56370c1a5da0_0 .net "jidx", 25 0, L_0x56370c1a7b60;  1 drivers
v0x56370c1a5e40_0 .net "mem_rdata", 31 0, v0x56370c19bbe0_0;  1 drivers
v0x56370c1a5f50_0 .net "op", 5 0, L_0x56370c1a7480;  1 drivers
v0x56370c1a6010_0 .net "pc_after_branch", 31 0, L_0x56370c1bf3f0;  1 drivers
v0x56370c1a6100_0 .net "pc_branch", 31 0, L_0x56370c19ad90;  1 drivers
v0x56370c1a6210_0 .net "pc_jump", 31 0, L_0x56370c1bf610;  1 drivers
v0x56370c1a62d0_0 .net "pc_next", 31 0, L_0x56370c1bf8f0;  1 drivers
v0x56370c1a63c0_0 .net "pc_now", 31 0, v0x56370c1a1b20_0;  1 drivers
v0x56370c1a6480_0 .net "pc_plus4", 31 0, L_0x56370c1ac030;  1 drivers
L_0x7fabeb58f330 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56370c1a6540_0 .net "ra", 4 0, L_0x7fabeb58f330;  1 drivers
v0x56370c1a6600_0 .net "rd", 4 0, L_0x56370c1a7800;  1 drivers
v0x56370c1a66a0_0 .net "rd_sel", 4 0, L_0x56370c1be6f0;  1 drivers
v0x56370c1a6740_0 .net "rs", 4 0, L_0x56370c1a75e0;  1 drivers
v0x56370c1a6800_0 .net "rs_data", 31 0, L_0x56370c1a7e30;  1 drivers
v0x56370c1a68f0_0 .net "rst_i", 0 0, v0x56370c1a70c0_0;  1 drivers
v0x56370c1a69e0_0 .net "rt", 4 0, L_0x56370c1a76d0;  1 drivers
v0x56370c1a6af0_0 .net "rt_data", 31 0, L_0x56370c1a8080;  1 drivers
v0x56370c1a6bb0_0 .net "shamt", 4 0, L_0x56370c1a78a0;  1 drivers
v0x56370c1a6c90_0 .net "shamt32", 31 0, L_0x56370c19b410;  1 drivers
v0x56370c1a6d50_0 .net "take_beq", 0 0, L_0x56370c1bee70;  1 drivers
v0x56370c1a6df0_0 .net "take_bne", 0 0, L_0x56370c1bf0d0;  1 drivers
v0x56370c1a6eb0_0 .net "wb_data", 31 0, L_0x56370c1beab0;  1 drivers
L_0x56370c1a7480 .part v0x56370c19d9a0_0, 26, 6;
L_0x56370c1a75e0 .part v0x56370c19d9a0_0, 21, 5;
L_0x56370c1a76d0 .part v0x56370c19d9a0_0, 16, 5;
L_0x56370c1a7800 .part v0x56370c19d9a0_0, 11, 5;
L_0x56370c1a78a0 .part v0x56370c19d9a0_0, 6, 5;
L_0x56370c1a7940 .part v0x56370c19d9a0_0, 0, 6;
L_0x56370c1a7a70 .part v0x56370c19d9a0_0, 0, 16;
L_0x56370c1a7b60 .part v0x56370c19d9a0_0, 0, 26;
L_0x56370c19aec0 .cmp/eq 2, v0x56370c19cca0_0, L_0x7fabeb58f138;
L_0x56370c19afb0 .cmp/eq 6, L_0x56370c1a7940, L_0x7fabeb58f180;
L_0x56370c19b100 .cmp/eq 6, L_0x56370c1a7940, L_0x7fabeb58f1c8;
L_0x56370c19b410 .concat [ 5 27 0 0], L_0x56370c1a78a0, L_0x7fabeb58f210;
L_0x56370c1bed30 .cmp/eq 2, v0x56370c19cd60_0, L_0x7fabeb58f498;
L_0x56370c1bef30 .cmp/eq 2, v0x56370c19cd60_0, L_0x7fabeb58f4e0;
L_0x56370c1bf570 .part L_0x56370c1ac030, 28, 4;
L_0x56370c1bf610 .concat [ 2 26 4 0], L_0x7fabeb58f570, L_0x56370c1a7b60, L_0x56370c1bf570;
S_0x56370c133510 .scope module, "ALU" "ALU" 3 168, 4 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
    .port_info 5 /OUTPUT 1 "overflow";
P_0x56370c0f1be0 .param/l "ALU_ADD" 1 4 24, C4<0010>;
P_0x56370c0f1c20 .param/l "ALU_AND" 1 4 22, C4<0000>;
P_0x56370c0f1c60 .param/l "ALU_JR" 1 4 32, C4<1111>;
P_0x56370c0f1ca0 .param/l "ALU_NOR" 1 4 27, C4<1100>;
P_0x56370c0f1ce0 .param/l "ALU_OR" 1 4 23, C4<0001>;
P_0x56370c0f1d20 .param/l "ALU_SLL" 1 4 28, C4<1000>;
P_0x56370c0f1d60 .param/l "ALU_SLLV" 1 4 30, C4<1010>;
P_0x56370c0f1da0 .param/l "ALU_SLT" 1 4 26, C4<0111>;
P_0x56370c0f1de0 .param/l "ALU_SRL" 1 4 29, C4<1001>;
P_0x56370c0f1e20 .param/l "ALU_SRLV" 1 4 31, C4<1011>;
P_0x56370c0f1e60 .param/l "ALU_SUB" 1 4 25, C4<0110>;
L_0x56370c1bc340 .functor NOT 1, L_0x56370c1bc570, C4<0>, C4<0>, C4<0>;
L_0x56370c1bc6e0 .functor NOT 1, L_0x56370c1bc610, C4<0>, C4<0>, C4<0>;
L_0x56370c1bc750 .functor AND 1, L_0x56370c1bc340, L_0x56370c1bc6e0, C4<1>, C4<1>;
L_0x56370c1bc950 .functor AND 1, L_0x56370c1bc750, L_0x56370c1bc860, C4<1>, C4<1>;
L_0x56370c1bcc10 .functor AND 1, L_0x56370c1bca90, L_0x56370c1bcb70, C4<1>, C4<1>;
L_0x56370c1bce10 .functor NOT 1, L_0x56370c1bcd20, C4<0>, C4<0>, C4<0>;
L_0x56370c1bcf10 .functor AND 1, L_0x56370c1bcc10, L_0x56370c1bce10, C4<1>, C4<1>;
L_0x56370c1bd020 .functor OR 1, L_0x56370c1bc950, L_0x56370c1bcf10, C4<0>, C4<0>;
L_0x56370c1bd220 .functor NOT 1, L_0x56370c1bd180, C4<0>, C4<0>, C4<0>;
L_0x56370c1bd4f0 .functor AND 1, L_0x56370c1bd220, L_0x56370c1bd2e0, C4<1>, C4<1>;
L_0x56370c1bd6b0 .functor AND 1, L_0x56370c1bd4f0, L_0x56370c1bd610, C4<1>, C4<1>;
L_0x56370c1bd970 .functor NOT 1, L_0x56370c1bd8d0, C4<0>, C4<0>, C4<0>;
L_0x56370c1bdaa0 .functor AND 1, L_0x56370c1bd7c0, L_0x56370c1bd970, C4<1>, C4<1>;
L_0x56370c1bd860 .functor NOT 1, L_0x56370c1bdbb0, C4<0>, C4<0>, C4<0>;
L_0x56370c1bda30 .functor AND 1, L_0x56370c1bdaa0, L_0x56370c1bd860, C4<1>, C4<1>;
L_0x56370c1bde40 .functor OR 1, L_0x56370c1bd6b0, L_0x56370c1bda30, C4<0>, C4<0>;
L_0x56370c1be080 .functor BUFZ 32, v0x56370c197730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56370c1be2c0 .functor BUFZ 1, v0x56370c197670_0, C4<0>, C4<0>, C4<0>;
v0x56370c105290_0 .net *"_ivl_10", 0 0, L_0x56370c1bc6e0;  1 drivers
v0x56370c106f40_0 .net *"_ivl_12", 0 0, L_0x56370c1bc750;  1 drivers
v0x56370c192830_0 .net *"_ivl_15", 0 0, L_0x56370c1bc860;  1 drivers
v0x56370c130dc0_0 .net *"_ivl_16", 0 0, L_0x56370c1bc950;  1 drivers
v0x56370c195ec0_0 .net *"_ivl_19", 0 0, L_0x56370c1bca90;  1 drivers
v0x56370c195ff0_0 .net *"_ivl_21", 0 0, L_0x56370c1bcb70;  1 drivers
v0x56370c1960d0_0 .net *"_ivl_22", 0 0, L_0x56370c1bcc10;  1 drivers
v0x56370c1961b0_0 .net *"_ivl_25", 0 0, L_0x56370c1bcd20;  1 drivers
v0x56370c196290_0 .net *"_ivl_26", 0 0, L_0x56370c1bce10;  1 drivers
v0x56370c196370_0 .net *"_ivl_28", 0 0, L_0x56370c1bcf10;  1 drivers
v0x56370c196450_0 .net *"_ivl_33", 0 0, L_0x56370c1bd180;  1 drivers
v0x56370c196530_0 .net *"_ivl_34", 0 0, L_0x56370c1bd220;  1 drivers
v0x56370c196610_0 .net *"_ivl_37", 0 0, L_0x56370c1bd2e0;  1 drivers
v0x56370c1966f0_0 .net *"_ivl_38", 0 0, L_0x56370c1bd4f0;  1 drivers
v0x56370c1967d0_0 .net *"_ivl_41", 0 0, L_0x56370c1bd610;  1 drivers
v0x56370c1968b0_0 .net *"_ivl_42", 0 0, L_0x56370c1bd6b0;  1 drivers
v0x56370c196990_0 .net *"_ivl_45", 0 0, L_0x56370c1bd7c0;  1 drivers
v0x56370c196a70_0 .net *"_ivl_47", 0 0, L_0x56370c1bd8d0;  1 drivers
v0x56370c196b50_0 .net *"_ivl_48", 0 0, L_0x56370c1bd970;  1 drivers
v0x56370c196c30_0 .net *"_ivl_5", 0 0, L_0x56370c1bc570;  1 drivers
v0x56370c196d10_0 .net *"_ivl_50", 0 0, L_0x56370c1bdaa0;  1 drivers
v0x56370c196df0_0 .net *"_ivl_53", 0 0, L_0x56370c1bdbb0;  1 drivers
v0x56370c196ed0_0 .net *"_ivl_54", 0 0, L_0x56370c1bd860;  1 drivers
v0x56370c196fb0_0 .net *"_ivl_56", 0 0, L_0x56370c1bda30;  1 drivers
v0x56370c197090_0 .net *"_ivl_6", 0 0, L_0x56370c1bc340;  1 drivers
L_0x7fabeb58f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56370c197170_0 .net/2u *"_ivl_64", 31 0, L_0x7fabeb58f2e8;  1 drivers
v0x56370c197250_0 .net *"_ivl_9", 0 0, L_0x56370c1bc610;  1 drivers
v0x56370c197330_0 .net "add_ovf", 0 0, L_0x56370c1bd020;  1 drivers
v0x56370c1973f0_0 .net "add_res", 31 0, L_0x56370c1bc2a0;  1 drivers
v0x56370c1974d0_0 .net "ctrl_i", 3 0, v0x56370c199230_0;  alias, 1 drivers
v0x56370c1975b0_0 .net "overflow", 0 0, L_0x56370c1be2c0;  alias, 1 drivers
v0x56370c197670_0 .var "ovf_r", 0 0;
v0x56370c197730_0 .var "res_r", 31 0;
v0x56370c197a20_0 .net "result_o", 31 0, L_0x56370c1be080;  alias, 1 drivers
v0x56370c197b00_0 .net "shamt", 4 0, L_0x56370c1bdfe0;  1 drivers
v0x56370c197be0_0 .net "src1_i", 31 0, L_0x56370c19b710;  alias, 1 drivers
v0x56370c197cc0_0 .net "src2_i", 31 0, L_0x56370c1bc1b0;  alias, 1 drivers
v0x56370c197da0_0 .net "sub_ovf", 0 0, L_0x56370c1bde40;  1 drivers
v0x56370c197e60_0 .net "sub_res", 31 0, L_0x56370c1bc4d0;  1 drivers
v0x56370c197f40_0 .net "zero_o", 0 0, L_0x56370c1be0f0;  alias, 1 drivers
E_0x56370c0aafb0/0 .event edge, v0x56370c1974d0_0, v0x56370c197be0_0, v0x56370c197cc0_0, v0x56370c1973f0_0;
E_0x56370c0aafb0/1 .event edge, v0x56370c197330_0, v0x56370c197e60_0, v0x56370c197da0_0, v0x56370c197b00_0;
E_0x56370c0aafb0 .event/or E_0x56370c0aafb0/0, E_0x56370c0aafb0/1;
L_0x56370c1bc2a0 .arith/sum 32, L_0x56370c19b710, L_0x56370c1bc1b0;
L_0x56370c1bc4d0 .arith/sub 32, L_0x56370c19b710, L_0x56370c1bc1b0;
L_0x56370c1bc570 .part L_0x56370c19b710, 31, 1;
L_0x56370c1bc610 .part L_0x56370c1bc1b0, 31, 1;
L_0x56370c1bc860 .part L_0x56370c1bc2a0, 31, 1;
L_0x56370c1bca90 .part L_0x56370c19b710, 31, 1;
L_0x56370c1bcb70 .part L_0x56370c1bc1b0, 31, 1;
L_0x56370c1bcd20 .part L_0x56370c1bc2a0, 31, 1;
L_0x56370c1bd180 .part L_0x56370c19b710, 31, 1;
L_0x56370c1bd2e0 .part L_0x56370c1bc1b0, 31, 1;
L_0x56370c1bd610 .part L_0x56370c1bc4d0, 31, 1;
L_0x56370c1bd7c0 .part L_0x56370c19b710, 31, 1;
L_0x56370c1bd8d0 .part L_0x56370c1bc1b0, 31, 1;
L_0x56370c1bdbb0 .part L_0x56370c1bc4d0, 31, 1;
L_0x56370c1bdfe0 .part L_0x56370c19b710, 0, 5;
L_0x56370c1be0f0 .cmp/eq 32, v0x56370c197730_0, L_0x7fabeb58f2e8;
S_0x56370c1980c0 .scope module, "ALUCTRL" "ALU_Ctrl" 3 142, 5 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
P_0x56370c198270 .param/l "ADD" 1 5 29, C4<100011>;
P_0x56370c1982b0 .param/l "ALU_ADD" 1 5 18, C4<0010>;
P_0x56370c1982f0 .param/l "ALU_AND" 1 5 16, C4<0000>;
P_0x56370c198330 .param/l "ALU_JR" 1 5 26, C4<1111>;
P_0x56370c198370 .param/l "ALU_NOR" 1 5 21, C4<1100>;
P_0x56370c1983b0 .param/l "ALU_OR" 1 5 17, C4<0001>;
P_0x56370c1983f0 .param/l "ALU_SLL" 1 5 22, C4<1000>;
P_0x56370c198430 .param/l "ALU_SLLV" 1 5 24, C4<1010>;
P_0x56370c198470 .param/l "ALU_SLT" 1 5 20, C4<0111>;
P_0x56370c1984b0 .param/l "ALU_SRL" 1 5 23, C4<1001>;
P_0x56370c1984f0 .param/l "ALU_SRLV" 1 5 25, C4<1011>;
P_0x56370c198530 .param/l "ALU_SUB" 1 5 19, C4<0110>;
P_0x56370c198570 .param/l "AND" 1 5 31, C4<100110>;
P_0x56370c1985b0 .param/l "JR" 1 5 39, C4<001100>;
P_0x56370c1985f0 .param/l "NOR" 1 5 33, C4<101011>;
P_0x56370c198630 .param/l "OR" 1 5 32, C4<100101>;
P_0x56370c198670 .param/l "SLL" 1 5 35, C4<000010>;
P_0x56370c1986b0 .param/l "SLLV" 1 5 37, C4<000110>;
P_0x56370c1986f0 .param/l "SLT" 1 5 34, C4<101000>;
P_0x56370c198730 .param/l "SRL" 1 5 36, C4<000100>;
P_0x56370c198770 .param/l "SRLV" 1 5 38, C4<001000>;
P_0x56370c1987b0 .param/l "SUB" 1 5 30, C4<100001>;
v0x56370c199230_0 .var "ALUCtrl_o", 3 0;
v0x56370c199310_0 .net "ALUOp_i", 1 0, v0x56370c19cca0_0;  alias, 1 drivers
v0x56370c1993d0_0 .net "funct_i", 5 0, L_0x56370c1a7940;  alias, 1 drivers
E_0x56370c0e66d0 .event edge, v0x56370c199310_0, v0x56370c1993d0_0;
S_0x56370c199510 .scope module, "Add_Branch" "Adder" 3 135, 6 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x56370c199740_0 .net "src1_i", 31 0, v0x56370c1a1b20_0;  alias, 1 drivers
v0x56370c199820_0 .net "src2_i", 31 0, L_0x56370c19acf0;  alias, 1 drivers
v0x56370c199900_0 .net "sum_o", 31 0, L_0x56370c19ad90;  alias, 1 drivers
L_0x56370c19ad90 .arith/sum 32, v0x56370c1a1b20_0, L_0x56370c19acf0;
S_0x56370c199a40 .scope module, "Add_PC" "Adder" 3 102, 6 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x56370c199c70_0 .net "src1_i", 31 0, v0x56370c1a1b20_0;  alias, 1 drivers
L_0x7fabeb58f0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56370c199d50_0 .net "src2_i", 31 0, L_0x7fabeb58f0a8;  1 drivers
v0x56370c199e10_0 .net "sum_o", 31 0, L_0x56370c1ac030;  alias, 1 drivers
L_0x56370c1ac030 .arith/sum 32, v0x56370c1a1b20_0, L_0x7fabeb58f0a8;
S_0x56370c199f80 .scope module, "Data_Memory" "Data_Memory" 3 91, 7 3 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x56370c19a2d0 .array "Mem", 127 0, 7 0;
v0x56370c19b7c0_0 .net "MemRead_i", 0 0, v0x56370c19cef0_0;  alias, 1 drivers
v0x56370c19b880_0 .net "MemWrite_i", 0 0, v0x56370c19cfe0_0;  alias, 1 drivers
v0x56370c19b920_0 .net "addr_i", 31 0, L_0x56370c1be080;  alias, 1 drivers
v0x56370c19ba10_0 .net "clk_i", 0 0, v0x56370c1a7020_0;  alias, 1 drivers
v0x56370c19bb00_0 .net "data_i", 31 0, L_0x56370c1a8080;  alias, 1 drivers
v0x56370c19bbe0_0 .var "data_o", 31 0;
v0x56370c19bcc0_0 .var/i "i", 31 0;
v0x56370c19bda0 .array "memory", 31 0;
v0x56370c19bda0_0 .net v0x56370c19bda0 0, 31 0, L_0x56370c1a8180; 1 drivers
v0x56370c19bda0_1 .net v0x56370c19bda0 1, 31 0, L_0x56370c1a8220; 1 drivers
v0x56370c19bda0_2 .net v0x56370c19bda0 2, 31 0, L_0x56370c1a8320; 1 drivers
v0x56370c19bda0_3 .net v0x56370c19bda0 3, 31 0, L_0x56370c1a84e0; 1 drivers
v0x56370c19bda0_4 .net v0x56370c19bda0 4, 31 0, L_0x56370c1a86d0; 1 drivers
v0x56370c19bda0_5 .net v0x56370c19bda0 5, 31 0, L_0x56370c1a8890; 1 drivers
v0x56370c19bda0_6 .net v0x56370c19bda0 6, 31 0, L_0x56370c1a8a90; 1 drivers
v0x56370c19bda0_7 .net v0x56370c19bda0 7, 31 0, L_0x56370c1a8c20; 1 drivers
v0x56370c19bda0_8 .net v0x56370c19bda0 8, 31 0, L_0x56370c1a8e30; 1 drivers
v0x56370c19bda0_9 .net v0x56370c19bda0 9, 31 0, L_0x56370c1a8ff0; 1 drivers
v0x56370c19bda0_10 .net v0x56370c19bda0 10, 31 0, L_0x56370c1a9210; 1 drivers
v0x56370c19bda0_11 .net v0x56370c19bda0 11, 31 0, L_0x56370c1a93d0; 1 drivers
v0x56370c19bda0_12 .net v0x56370c19bda0 12, 31 0, L_0x56370c1a9600; 1 drivers
v0x56370c19bda0_13 .net v0x56370c19bda0 13, 31 0, L_0x56370c1a97c0; 1 drivers
v0x56370c19bda0_14 .net v0x56370c19bda0 14, 31 0, L_0x56370c1a9a00; 1 drivers
v0x56370c19bda0_15 .net v0x56370c19bda0 15, 31 0, L_0x56370c1a9bc0; 1 drivers
v0x56370c19bda0_16 .net v0x56370c19bda0 16, 31 0, L_0x56370c1a9e10; 1 drivers
v0x56370c19bda0_17 .net v0x56370c19bda0 17, 31 0, L_0x56370c1a9fd0; 1 drivers
v0x56370c19bda0_18 .net v0x56370c19bda0 18, 31 0, L_0x56370c1aa230; 1 drivers
v0x56370c19bda0_19 .net v0x56370c19bda0 19, 31 0, L_0x56370c1aa3f0; 1 drivers
v0x56370c19bda0_20 .net v0x56370c19bda0 20, 31 0, L_0x56370c1aa190; 1 drivers
v0x56370c19bda0_21 .net v0x56370c19bda0 21, 31 0, L_0x56370c1aa780; 1 drivers
v0x56370c19bda0_22 .net v0x56370c19bda0 22, 31 0, L_0x56370c1aaa00; 1 drivers
v0x56370c19bda0_23 .net v0x56370c19bda0 23, 31 0, L_0x56370c1aabc0; 1 drivers
v0x56370c19bda0_24 .net v0x56370c19bda0 24, 31 0, L_0x56370c1aae50; 1 drivers
v0x56370c19bda0_25 .net v0x56370c19bda0 25, 31 0, L_0x56370c1ab010; 1 drivers
v0x56370c19bda0_26 .net v0x56370c19bda0 26, 31 0, L_0x56370c1ab2b0; 1 drivers
v0x56370c19bda0_27 .net v0x56370c19bda0 27, 31 0, L_0x56370c1ab470; 1 drivers
v0x56370c19bda0_28 .net v0x56370c19bda0 28, 31 0, L_0x56370c1ab720; 1 drivers
v0x56370c19bda0_29 .net v0x56370c19bda0 29, 31 0, L_0x56370c1ab8e0; 1 drivers
v0x56370c19bda0_30 .net v0x56370c19bda0 30, 31 0, L_0x56370c1abba0; 1 drivers
v0x56370c19bda0_31 .net v0x56370c19bda0 31, 31 0, L_0x56370c1abd60; 1 drivers
E_0x56370c1909a0 .event edge, v0x56370c19b7c0_0, v0x56370c197a20_0;
E_0x56370c19a270 .event posedge, v0x56370c19ba10_0;
v0x56370c19a2d0_0 .array/port v0x56370c19a2d0, 0;
v0x56370c19a2d0_1 .array/port v0x56370c19a2d0, 1;
v0x56370c19a2d0_2 .array/port v0x56370c19a2d0, 2;
v0x56370c19a2d0_3 .array/port v0x56370c19a2d0, 3;
L_0x56370c1a8180 .concat [ 8 8 8 8], v0x56370c19a2d0_0, v0x56370c19a2d0_1, v0x56370c19a2d0_2, v0x56370c19a2d0_3;
v0x56370c19a2d0_4 .array/port v0x56370c19a2d0, 4;
v0x56370c19a2d0_5 .array/port v0x56370c19a2d0, 5;
v0x56370c19a2d0_6 .array/port v0x56370c19a2d0, 6;
v0x56370c19a2d0_7 .array/port v0x56370c19a2d0, 7;
L_0x56370c1a8220 .concat [ 8 8 8 8], v0x56370c19a2d0_4, v0x56370c19a2d0_5, v0x56370c19a2d0_6, v0x56370c19a2d0_7;
v0x56370c19a2d0_8 .array/port v0x56370c19a2d0, 8;
v0x56370c19a2d0_9 .array/port v0x56370c19a2d0, 9;
v0x56370c19a2d0_10 .array/port v0x56370c19a2d0, 10;
v0x56370c19a2d0_11 .array/port v0x56370c19a2d0, 11;
L_0x56370c1a8320 .concat [ 8 8 8 8], v0x56370c19a2d0_8, v0x56370c19a2d0_9, v0x56370c19a2d0_10, v0x56370c19a2d0_11;
v0x56370c19a2d0_12 .array/port v0x56370c19a2d0, 12;
v0x56370c19a2d0_13 .array/port v0x56370c19a2d0, 13;
v0x56370c19a2d0_14 .array/port v0x56370c19a2d0, 14;
v0x56370c19a2d0_15 .array/port v0x56370c19a2d0, 15;
L_0x56370c1a84e0 .concat [ 8 8 8 8], v0x56370c19a2d0_12, v0x56370c19a2d0_13, v0x56370c19a2d0_14, v0x56370c19a2d0_15;
v0x56370c19a2d0_16 .array/port v0x56370c19a2d0, 16;
v0x56370c19a2d0_17 .array/port v0x56370c19a2d0, 17;
v0x56370c19a2d0_18 .array/port v0x56370c19a2d0, 18;
v0x56370c19a2d0_19 .array/port v0x56370c19a2d0, 19;
L_0x56370c1a86d0 .concat [ 8 8 8 8], v0x56370c19a2d0_16, v0x56370c19a2d0_17, v0x56370c19a2d0_18, v0x56370c19a2d0_19;
v0x56370c19a2d0_20 .array/port v0x56370c19a2d0, 20;
v0x56370c19a2d0_21 .array/port v0x56370c19a2d0, 21;
v0x56370c19a2d0_22 .array/port v0x56370c19a2d0, 22;
v0x56370c19a2d0_23 .array/port v0x56370c19a2d0, 23;
L_0x56370c1a8890 .concat [ 8 8 8 8], v0x56370c19a2d0_20, v0x56370c19a2d0_21, v0x56370c19a2d0_22, v0x56370c19a2d0_23;
v0x56370c19a2d0_24 .array/port v0x56370c19a2d0, 24;
v0x56370c19a2d0_25 .array/port v0x56370c19a2d0, 25;
v0x56370c19a2d0_26 .array/port v0x56370c19a2d0, 26;
v0x56370c19a2d0_27 .array/port v0x56370c19a2d0, 27;
L_0x56370c1a8a90 .concat [ 8 8 8 8], v0x56370c19a2d0_24, v0x56370c19a2d0_25, v0x56370c19a2d0_26, v0x56370c19a2d0_27;
v0x56370c19a2d0_28 .array/port v0x56370c19a2d0, 28;
v0x56370c19a2d0_29 .array/port v0x56370c19a2d0, 29;
v0x56370c19a2d0_30 .array/port v0x56370c19a2d0, 30;
v0x56370c19a2d0_31 .array/port v0x56370c19a2d0, 31;
L_0x56370c1a8c20 .concat [ 8 8 8 8], v0x56370c19a2d0_28, v0x56370c19a2d0_29, v0x56370c19a2d0_30, v0x56370c19a2d0_31;
v0x56370c19a2d0_32 .array/port v0x56370c19a2d0, 32;
v0x56370c19a2d0_33 .array/port v0x56370c19a2d0, 33;
v0x56370c19a2d0_34 .array/port v0x56370c19a2d0, 34;
v0x56370c19a2d0_35 .array/port v0x56370c19a2d0, 35;
L_0x56370c1a8e30 .concat [ 8 8 8 8], v0x56370c19a2d0_32, v0x56370c19a2d0_33, v0x56370c19a2d0_34, v0x56370c19a2d0_35;
v0x56370c19a2d0_36 .array/port v0x56370c19a2d0, 36;
v0x56370c19a2d0_37 .array/port v0x56370c19a2d0, 37;
v0x56370c19a2d0_38 .array/port v0x56370c19a2d0, 38;
v0x56370c19a2d0_39 .array/port v0x56370c19a2d0, 39;
L_0x56370c1a8ff0 .concat [ 8 8 8 8], v0x56370c19a2d0_36, v0x56370c19a2d0_37, v0x56370c19a2d0_38, v0x56370c19a2d0_39;
v0x56370c19a2d0_40 .array/port v0x56370c19a2d0, 40;
v0x56370c19a2d0_41 .array/port v0x56370c19a2d0, 41;
v0x56370c19a2d0_42 .array/port v0x56370c19a2d0, 42;
v0x56370c19a2d0_43 .array/port v0x56370c19a2d0, 43;
L_0x56370c1a9210 .concat [ 8 8 8 8], v0x56370c19a2d0_40, v0x56370c19a2d0_41, v0x56370c19a2d0_42, v0x56370c19a2d0_43;
v0x56370c19a2d0_44 .array/port v0x56370c19a2d0, 44;
v0x56370c19a2d0_45 .array/port v0x56370c19a2d0, 45;
v0x56370c19a2d0_46 .array/port v0x56370c19a2d0, 46;
v0x56370c19a2d0_47 .array/port v0x56370c19a2d0, 47;
L_0x56370c1a93d0 .concat [ 8 8 8 8], v0x56370c19a2d0_44, v0x56370c19a2d0_45, v0x56370c19a2d0_46, v0x56370c19a2d0_47;
v0x56370c19a2d0_48 .array/port v0x56370c19a2d0, 48;
v0x56370c19a2d0_49 .array/port v0x56370c19a2d0, 49;
v0x56370c19a2d0_50 .array/port v0x56370c19a2d0, 50;
v0x56370c19a2d0_51 .array/port v0x56370c19a2d0, 51;
L_0x56370c1a9600 .concat [ 8 8 8 8], v0x56370c19a2d0_48, v0x56370c19a2d0_49, v0x56370c19a2d0_50, v0x56370c19a2d0_51;
v0x56370c19a2d0_52 .array/port v0x56370c19a2d0, 52;
v0x56370c19a2d0_53 .array/port v0x56370c19a2d0, 53;
v0x56370c19a2d0_54 .array/port v0x56370c19a2d0, 54;
v0x56370c19a2d0_55 .array/port v0x56370c19a2d0, 55;
L_0x56370c1a97c0 .concat [ 8 8 8 8], v0x56370c19a2d0_52, v0x56370c19a2d0_53, v0x56370c19a2d0_54, v0x56370c19a2d0_55;
v0x56370c19a2d0_56 .array/port v0x56370c19a2d0, 56;
v0x56370c19a2d0_57 .array/port v0x56370c19a2d0, 57;
v0x56370c19a2d0_58 .array/port v0x56370c19a2d0, 58;
v0x56370c19a2d0_59 .array/port v0x56370c19a2d0, 59;
L_0x56370c1a9a00 .concat [ 8 8 8 8], v0x56370c19a2d0_56, v0x56370c19a2d0_57, v0x56370c19a2d0_58, v0x56370c19a2d0_59;
v0x56370c19a2d0_60 .array/port v0x56370c19a2d0, 60;
v0x56370c19a2d0_61 .array/port v0x56370c19a2d0, 61;
v0x56370c19a2d0_62 .array/port v0x56370c19a2d0, 62;
v0x56370c19a2d0_63 .array/port v0x56370c19a2d0, 63;
L_0x56370c1a9bc0 .concat [ 8 8 8 8], v0x56370c19a2d0_60, v0x56370c19a2d0_61, v0x56370c19a2d0_62, v0x56370c19a2d0_63;
v0x56370c19a2d0_64 .array/port v0x56370c19a2d0, 64;
v0x56370c19a2d0_65 .array/port v0x56370c19a2d0, 65;
v0x56370c19a2d0_66 .array/port v0x56370c19a2d0, 66;
v0x56370c19a2d0_67 .array/port v0x56370c19a2d0, 67;
L_0x56370c1a9e10 .concat [ 8 8 8 8], v0x56370c19a2d0_64, v0x56370c19a2d0_65, v0x56370c19a2d0_66, v0x56370c19a2d0_67;
v0x56370c19a2d0_68 .array/port v0x56370c19a2d0, 68;
v0x56370c19a2d0_69 .array/port v0x56370c19a2d0, 69;
v0x56370c19a2d0_70 .array/port v0x56370c19a2d0, 70;
v0x56370c19a2d0_71 .array/port v0x56370c19a2d0, 71;
L_0x56370c1a9fd0 .concat [ 8 8 8 8], v0x56370c19a2d0_68, v0x56370c19a2d0_69, v0x56370c19a2d0_70, v0x56370c19a2d0_71;
v0x56370c19a2d0_72 .array/port v0x56370c19a2d0, 72;
v0x56370c19a2d0_73 .array/port v0x56370c19a2d0, 73;
v0x56370c19a2d0_74 .array/port v0x56370c19a2d0, 74;
v0x56370c19a2d0_75 .array/port v0x56370c19a2d0, 75;
L_0x56370c1aa230 .concat [ 8 8 8 8], v0x56370c19a2d0_72, v0x56370c19a2d0_73, v0x56370c19a2d0_74, v0x56370c19a2d0_75;
v0x56370c19a2d0_76 .array/port v0x56370c19a2d0, 76;
v0x56370c19a2d0_77 .array/port v0x56370c19a2d0, 77;
v0x56370c19a2d0_78 .array/port v0x56370c19a2d0, 78;
v0x56370c19a2d0_79 .array/port v0x56370c19a2d0, 79;
L_0x56370c1aa3f0 .concat [ 8 8 8 8], v0x56370c19a2d0_76, v0x56370c19a2d0_77, v0x56370c19a2d0_78, v0x56370c19a2d0_79;
v0x56370c19a2d0_80 .array/port v0x56370c19a2d0, 80;
v0x56370c19a2d0_81 .array/port v0x56370c19a2d0, 81;
v0x56370c19a2d0_82 .array/port v0x56370c19a2d0, 82;
v0x56370c19a2d0_83 .array/port v0x56370c19a2d0, 83;
L_0x56370c1aa190 .concat [ 8 8 8 8], v0x56370c19a2d0_80, v0x56370c19a2d0_81, v0x56370c19a2d0_82, v0x56370c19a2d0_83;
v0x56370c19a2d0_84 .array/port v0x56370c19a2d0, 84;
v0x56370c19a2d0_85 .array/port v0x56370c19a2d0, 85;
v0x56370c19a2d0_86 .array/port v0x56370c19a2d0, 86;
v0x56370c19a2d0_87 .array/port v0x56370c19a2d0, 87;
L_0x56370c1aa780 .concat [ 8 8 8 8], v0x56370c19a2d0_84, v0x56370c19a2d0_85, v0x56370c19a2d0_86, v0x56370c19a2d0_87;
v0x56370c19a2d0_88 .array/port v0x56370c19a2d0, 88;
v0x56370c19a2d0_89 .array/port v0x56370c19a2d0, 89;
v0x56370c19a2d0_90 .array/port v0x56370c19a2d0, 90;
v0x56370c19a2d0_91 .array/port v0x56370c19a2d0, 91;
L_0x56370c1aaa00 .concat [ 8 8 8 8], v0x56370c19a2d0_88, v0x56370c19a2d0_89, v0x56370c19a2d0_90, v0x56370c19a2d0_91;
v0x56370c19a2d0_92 .array/port v0x56370c19a2d0, 92;
v0x56370c19a2d0_93 .array/port v0x56370c19a2d0, 93;
v0x56370c19a2d0_94 .array/port v0x56370c19a2d0, 94;
v0x56370c19a2d0_95 .array/port v0x56370c19a2d0, 95;
L_0x56370c1aabc0 .concat [ 8 8 8 8], v0x56370c19a2d0_92, v0x56370c19a2d0_93, v0x56370c19a2d0_94, v0x56370c19a2d0_95;
v0x56370c19a2d0_96 .array/port v0x56370c19a2d0, 96;
v0x56370c19a2d0_97 .array/port v0x56370c19a2d0, 97;
v0x56370c19a2d0_98 .array/port v0x56370c19a2d0, 98;
v0x56370c19a2d0_99 .array/port v0x56370c19a2d0, 99;
L_0x56370c1aae50 .concat [ 8 8 8 8], v0x56370c19a2d0_96, v0x56370c19a2d0_97, v0x56370c19a2d0_98, v0x56370c19a2d0_99;
v0x56370c19a2d0_100 .array/port v0x56370c19a2d0, 100;
v0x56370c19a2d0_101 .array/port v0x56370c19a2d0, 101;
v0x56370c19a2d0_102 .array/port v0x56370c19a2d0, 102;
v0x56370c19a2d0_103 .array/port v0x56370c19a2d0, 103;
L_0x56370c1ab010 .concat [ 8 8 8 8], v0x56370c19a2d0_100, v0x56370c19a2d0_101, v0x56370c19a2d0_102, v0x56370c19a2d0_103;
v0x56370c19a2d0_104 .array/port v0x56370c19a2d0, 104;
v0x56370c19a2d0_105 .array/port v0x56370c19a2d0, 105;
v0x56370c19a2d0_106 .array/port v0x56370c19a2d0, 106;
v0x56370c19a2d0_107 .array/port v0x56370c19a2d0, 107;
L_0x56370c1ab2b0 .concat [ 8 8 8 8], v0x56370c19a2d0_104, v0x56370c19a2d0_105, v0x56370c19a2d0_106, v0x56370c19a2d0_107;
v0x56370c19a2d0_108 .array/port v0x56370c19a2d0, 108;
v0x56370c19a2d0_109 .array/port v0x56370c19a2d0, 109;
v0x56370c19a2d0_110 .array/port v0x56370c19a2d0, 110;
v0x56370c19a2d0_111 .array/port v0x56370c19a2d0, 111;
L_0x56370c1ab470 .concat [ 8 8 8 8], v0x56370c19a2d0_108, v0x56370c19a2d0_109, v0x56370c19a2d0_110, v0x56370c19a2d0_111;
v0x56370c19a2d0_112 .array/port v0x56370c19a2d0, 112;
v0x56370c19a2d0_113 .array/port v0x56370c19a2d0, 113;
v0x56370c19a2d0_114 .array/port v0x56370c19a2d0, 114;
v0x56370c19a2d0_115 .array/port v0x56370c19a2d0, 115;
L_0x56370c1ab720 .concat [ 8 8 8 8], v0x56370c19a2d0_112, v0x56370c19a2d0_113, v0x56370c19a2d0_114, v0x56370c19a2d0_115;
v0x56370c19a2d0_116 .array/port v0x56370c19a2d0, 116;
v0x56370c19a2d0_117 .array/port v0x56370c19a2d0, 117;
v0x56370c19a2d0_118 .array/port v0x56370c19a2d0, 118;
v0x56370c19a2d0_119 .array/port v0x56370c19a2d0, 119;
L_0x56370c1ab8e0 .concat [ 8 8 8 8], v0x56370c19a2d0_116, v0x56370c19a2d0_117, v0x56370c19a2d0_118, v0x56370c19a2d0_119;
v0x56370c19a2d0_120 .array/port v0x56370c19a2d0, 120;
v0x56370c19a2d0_121 .array/port v0x56370c19a2d0, 121;
v0x56370c19a2d0_122 .array/port v0x56370c19a2d0, 122;
v0x56370c19a2d0_123 .array/port v0x56370c19a2d0, 123;
L_0x56370c1abba0 .concat [ 8 8 8 8], v0x56370c19a2d0_120, v0x56370c19a2d0_121, v0x56370c19a2d0_122, v0x56370c19a2d0_123;
v0x56370c19a2d0_124 .array/port v0x56370c19a2d0, 124;
v0x56370c19a2d0_125 .array/port v0x56370c19a2d0, 125;
v0x56370c19a2d0_126 .array/port v0x56370c19a2d0, 126;
v0x56370c19a2d0_127 .array/port v0x56370c19a2d0, 127;
L_0x56370c1abd60 .concat [ 8 8 8 8], v0x56370c19a2d0_124, v0x56370c19a2d0_125, v0x56370c19a2d0_126, v0x56370c19a2d0_127;
S_0x56370c19c360 .scope module, "Decoder" "Decoder" 3 109, 8 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 2 "ALU_op_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 2 "Branch_o";
    .port_info 6 /OUTPUT 1 "Jump_o";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /OUTPUT 1 "MemWrite_o";
    .port_info 9 /OUTPUT 2 "MemtoReg_o";
P_0x56370c19c4f0 .param/l "ADDI" 1 8 31, C4<001001>;
P_0x56370c19c530 .param/l "BEQ" 1 8 29, C4<000110>;
P_0x56370c19c570 .param/l "BNE" 1 8 30, C4<000101>;
P_0x56370c19c5b0 .param/l "J" 1 8 32, C4<000111>;
P_0x56370c19c5f0 .param/l "JAL" 1 8 33, C4<000011>;
P_0x56370c19c630 .param/l "LW" 1 8 27, C4<101100>;
P_0x56370c19c670 .param/l "R_type" 1 8 26, C4<000000>;
P_0x56370c19c6b0 .param/l "SW" 1 8 28, C4<100100>;
v0x56370c19cbc0_0 .var "ALUSrc_o", 0 0;
v0x56370c19cca0_0 .var "ALU_op_o", 1 0;
v0x56370c19cd60_0 .var "Branch_o", 1 0;
v0x56370c19ce30_0 .var "Jump_o", 0 0;
v0x56370c19cef0_0 .var "MemRead_o", 0 0;
v0x56370c19cfe0_0 .var "MemWrite_o", 0 0;
v0x56370c19d0b0_0 .var "MemtoReg_o", 1 0;
v0x56370c19d150_0 .var "RegDst_o", 1 0;
v0x56370c19d230_0 .var "RegWrite_o", 0 0;
v0x56370c19d2f0_0 .net "instr_op_i", 5 0, L_0x56370c1a7480;  alias, 1 drivers
E_0x56370c190a20 .event edge, v0x56370c19d2f0_0;
S_0x56370c19d570 .scope module, "IM" "Instr_Memory" 3 74, 9 1 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x56370c19d7e0 .array "Instr_Mem", 31 0, 31 0;
v0x56370c19d8c0_0 .var/i "i", 31 0;
v0x56370c19d9a0_0 .var "instr_o", 31 0;
v0x56370c19da90_0 .net "pc_addr_i", 31 0, v0x56370c1a1b20_0;  alias, 1 drivers
E_0x56370c19d760 .event edge, v0x56370c199740_0;
S_0x56370c19dc00 .scope module, "MUX_ALUSrc1" "MUX_2to1" 3 152, 10 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x56370c19dde0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
L_0x7fabeb58f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56370c19b6a0 .functor XNOR 1, L_0x56370c19b2b0, L_0x7fabeb58f258, C4<0>, C4<0>;
v0x56370c19deb0_0 .net/2u *"_ivl_0", 0 0, L_0x7fabeb58f258;  1 drivers
v0x56370c19df90_0 .net *"_ivl_2", 0 0, L_0x56370c19b6a0;  1 drivers
v0x56370c19e050_0 .net "data0_i", 31 0, L_0x56370c1a7e30;  alias, 1 drivers
v0x56370c19e140_0 .net "data1_i", 31 0, L_0x56370c19b410;  alias, 1 drivers
v0x56370c19e220_0 .net "data_o", 31 0, L_0x56370c19b710;  alias, 1 drivers
v0x56370c19e330_0 .net "select_i", 0 0, L_0x56370c19b2b0;  alias, 1 drivers
L_0x56370c19b710 .functor MUXZ 32, L_0x56370c19b410, L_0x56370c1a7e30, L_0x56370c19b6a0, C4<>;
S_0x56370c19e480 .scope module, "MUX_ALUSrc2" "MUX_2to1" 3 160, 10 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x56370c19a160 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
L_0x7fabeb58f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56370c1bc140 .functor XNOR 1, v0x56370c19cbc0_0, L_0x7fabeb58f2a0, C4<0>, C4<0>;
v0x56370c19e6e0_0 .net/2u *"_ivl_0", 0 0, L_0x7fabeb58f2a0;  1 drivers
v0x56370c19e7e0_0 .net *"_ivl_2", 0 0, L_0x56370c1bc140;  1 drivers
v0x56370c19e8a0_0 .net "data0_i", 31 0, L_0x56370c1a8080;  alias, 1 drivers
v0x56370c19e9a0_0 .net "data1_i", 31 0, L_0x56370c19ab20;  alias, 1 drivers
v0x56370c19ea60_0 .net "data_o", 31 0, L_0x56370c1bc1b0;  alias, 1 drivers
v0x56370c19eb70_0 .net "select_i", 0 0, v0x56370c19cbc0_0;  alias, 1 drivers
L_0x56370c1bc1b0 .functor MUXZ 32, L_0x56370c19ab20, L_0x56370c1a8080, L_0x56370c1bc140, C4<>;
S_0x56370c19ecb0 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 188, 11 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x56370c19ee90 .param/l "size" 0 11 10, +C4<00000000000000000000000000100000>;
L_0x7fabeb58f408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c19efe0_0 .net/2u *"_ivl_0", 1 0, L_0x7fabeb58f408;  1 drivers
v0x56370c19f0e0_0 .net *"_ivl_2", 0 0, L_0x56370c1be830;  1 drivers
L_0x7fabeb58f450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56370c19f1a0_0 .net/2u *"_ivl_4", 1 0, L_0x7fabeb58f450;  1 drivers
v0x56370c19f290_0 .net *"_ivl_6", 0 0, L_0x56370c1be920;  1 drivers
v0x56370c19f350_0 .net *"_ivl_8", 31 0, L_0x56370c1be9c0;  1 drivers
v0x56370c19f480_0 .net "data0_i", 31 0, L_0x56370c1be080;  alias, 1 drivers
v0x56370c19f590_0 .net "data1_i", 31 0, v0x56370c19bbe0_0;  alias, 1 drivers
v0x56370c19f650_0 .net "data2_i", 31 0, L_0x56370c1ac030;  alias, 1 drivers
v0x56370c19f6f0_0 .net "data_o", 31 0, L_0x56370c1beab0;  alias, 1 drivers
v0x56370c19f7b0_0 .net "select_i", 1 0, v0x56370c19d0b0_0;  alias, 1 drivers
L_0x56370c1be830 .cmp/eq 2, v0x56370c19d0b0_0, L_0x7fabeb58f408;
L_0x56370c1be920 .cmp/eq 2, v0x56370c19d0b0_0, L_0x7fabeb58f450;
L_0x56370c1be9c0 .functor MUXZ 32, L_0x56370c1ac030, v0x56370c19bbe0_0, L_0x56370c1be920, C4<>;
L_0x56370c1beab0 .functor MUXZ 32, L_0x56370c1be9c0, L_0x56370c1be080, L_0x56370c1be830, C4<>;
S_0x56370c19f950 .scope module, "MUX_PCBranch" "MUX_2to1" 3 203, 10 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x56370c19fae0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
L_0x7fabeb58f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56370c1bf330 .functor XNOR 1, L_0x56370c1bf190, L_0x7fabeb58f528, C4<0>, C4<0>;
v0x56370c19fbb0_0 .net/2u *"_ivl_0", 0 0, L_0x7fabeb58f528;  1 drivers
v0x56370c19fcb0_0 .net *"_ivl_2", 0 0, L_0x56370c1bf330;  1 drivers
v0x56370c19fd70_0 .net "data0_i", 31 0, L_0x56370c1ac030;  alias, 1 drivers
v0x56370c19fe90_0 .net "data1_i", 31 0, L_0x56370c19ad90;  alias, 1 drivers
v0x56370c19ff50_0 .net "data_o", 31 0, L_0x56370c1bf3f0;  alias, 1 drivers
v0x56370c1a0060_0 .net "select_i", 0 0, L_0x56370c1bf190;  alias, 1 drivers
L_0x56370c1bf3f0 .functor MUXZ 32, L_0x56370c19ad90, L_0x56370c1ac030, L_0x56370c1bf330, C4<>;
S_0x56370c1a01a0 .scope module, "MUX_PCJump" "MUX_2to1" 3 213, 10 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x56370c1a0380 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
L_0x7fabeb58f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56370c1bf830 .functor XNOR 1, v0x56370c19ce30_0, L_0x7fabeb58f5b8, C4<0>, C4<0>;
v0x56370c1a04c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fabeb58f5b8;  1 drivers
v0x56370c1a05c0_0 .net *"_ivl_2", 0 0, L_0x56370c1bf830;  1 drivers
v0x56370c1a0680_0 .net "data0_i", 31 0, L_0x56370c1bf3f0;  alias, 1 drivers
v0x56370c1a0780_0 .net "data1_i", 31 0, L_0x56370c1bf610;  alias, 1 drivers
v0x56370c1a0840_0 .net "data_o", 31 0, L_0x56370c1bf8f0;  alias, 1 drivers
v0x56370c1a0970_0 .net "select_i", 0 0, v0x56370c19ce30_0;  alias, 1 drivers
L_0x56370c1bf8f0 .functor MUXZ 32, L_0x56370c1bf610, L_0x56370c1bf3f0, L_0x56370c1bf830, C4<>;
S_0x56370c1a0aa0 .scope module, "MUX_RegDst" "MUX_3to1" 3 180, 11 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_0x56370c1a0c80 .param/l "size" 0 11 10, +C4<00000000000000000000000000000101>;
L_0x7fabeb58f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c1a0dd0_0 .net/2u *"_ivl_0", 1 0, L_0x7fabeb58f378;  1 drivers
v0x56370c1a0ed0_0 .net *"_ivl_2", 0 0, L_0x56370c1be470;  1 drivers
L_0x7fabeb58f3c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56370c1a0f90_0 .net/2u *"_ivl_4", 1 0, L_0x7fabeb58f3c0;  1 drivers
v0x56370c1a1080_0 .net *"_ivl_6", 0 0, L_0x56370c1be560;  1 drivers
v0x56370c1a1140_0 .net *"_ivl_8", 4 0, L_0x56370c1be600;  1 drivers
v0x56370c1a1270_0 .net "data0_i", 4 0, L_0x56370c1a76d0;  alias, 1 drivers
v0x56370c1a1350_0 .net "data1_i", 4 0, L_0x7fabeb58f330;  alias, 1 drivers
v0x56370c1a1430_0 .net "data2_i", 4 0, L_0x56370c1a7800;  alias, 1 drivers
v0x56370c1a1510_0 .net "data_o", 4 0, L_0x56370c1be6f0;  alias, 1 drivers
v0x56370c1a15f0_0 .net "select_i", 1 0, v0x56370c19d150_0;  alias, 1 drivers
L_0x56370c1be470 .cmp/eq 2, v0x56370c19d150_0, L_0x7fabeb58f378;
L_0x56370c1be560 .cmp/eq 2, v0x56370c19d150_0, L_0x7fabeb58f3c0;
L_0x56370c1be600 .functor MUXZ 5, L_0x56370c1a7800, L_0x7fabeb58f330, L_0x56370c1be560, C4<>;
L_0x56370c1be6f0 .functor MUXZ 5, L_0x56370c1be600, L_0x56370c1a76d0, L_0x56370c1be470, C4<>;
S_0x56370c1a1760 .scope module, "PC" "ProgramCounter" 3 67, 12 1 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x56370c1a1960_0 .net "clk_i", 0 0, v0x56370c1a7020_0;  alias, 1 drivers
v0x56370c1a1a50_0 .net "pc_in_i", 31 0, L_0x56370c1bf8f0;  alias, 1 drivers
v0x56370c1a1b20_0 .var "pc_out_o", 31 0;
v0x56370c1a1bf0_0 .net "rst_i", 0 0, v0x56370c1a70c0_0;  alias, 1 drivers
S_0x56370c1a1d40 .scope module, "Registers" "Reg_File" 3 79, 13 1 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x56370c1a7e30 .functor BUFZ 32, L_0x56370c1a7c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56370c1a8080 .functor BUFZ 32, L_0x56370c1a7ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56370c1a20d0_0 .net "RDaddr_i", 4 0, L_0x56370c1be6f0;  alias, 1 drivers
v0x56370c1a21b0_0 .net "RDdata_i", 31 0, L_0x56370c1beab0;  alias, 1 drivers
v0x56370c1a2280 .array/s "REGISTER_BANK", 31 0, 31 0;
v0x56370c1a2350_0 .net "RSaddr_i", 4 0, L_0x56370c1a75e0;  alias, 1 drivers
v0x56370c1a2410_0 .net "RSdata_o", 31 0, L_0x56370c1a7e30;  alias, 1 drivers
v0x56370c1a2520_0 .net "RTaddr_i", 4 0, L_0x56370c1a76d0;  alias, 1 drivers
v0x56370c1a25f0_0 .net "RTdata_o", 31 0, L_0x56370c1a8080;  alias, 1 drivers
v0x56370c1a26e0_0 .net "RegWrite_i", 0 0, v0x56370c19d230_0;  alias, 1 drivers
v0x56370c1a2780_0 .net *"_ivl_0", 31 0, L_0x56370c1a7c50;  1 drivers
v0x56370c1a2840_0 .net *"_ivl_10", 6 0, L_0x56370c1a7f90;  1 drivers
L_0x7fabeb58f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c1a2920_0 .net *"_ivl_13", 1 0, L_0x7fabeb58f060;  1 drivers
v0x56370c1a2a00_0 .net *"_ivl_2", 6 0, L_0x56370c1a7cf0;  1 drivers
L_0x7fabeb58f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c1a2ae0_0 .net *"_ivl_5", 1 0, L_0x7fabeb58f018;  1 drivers
v0x56370c1a2bc0_0 .net *"_ivl_8", 31 0, L_0x56370c1a7ef0;  1 drivers
v0x56370c1a2ca0_0 .net "clk_i", 0 0, v0x56370c1a7020_0;  alias, 1 drivers
v0x56370c1a2d40_0 .net "rst_i", 0 0, v0x56370c1a70c0_0;  alias, 1 drivers
E_0x56370c1a2050 .event posedge, v0x56370c19ba10_0, v0x56370c1a1bf0_0;
L_0x56370c1a7c50 .array/port v0x56370c1a2280, L_0x56370c1a7cf0;
L_0x56370c1a7cf0 .concat [ 5 2 0 0], L_0x56370c1a75e0, L_0x7fabeb58f018;
L_0x56370c1a7ef0 .array/port v0x56370c1a2280, L_0x56370c1a7f90;
L_0x56370c1a7f90 .concat [ 5 2 0 0], L_0x56370c1a76d0, L_0x7fabeb58f060;
S_0x56370c1a2f30 .scope module, "SE" "Sign_Extend" 3 123, 14 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x56370c1a3120_0 .net *"_ivl_1", 0 0, L_0x56370c19bea0;  1 drivers
v0x56370c1a3220_0 .net *"_ivl_2", 15 0, L_0x56370c19bf70;  1 drivers
v0x56370c1a3300_0 .net "data_i", 15 0, L_0x56370c1a7a70;  alias, 1 drivers
v0x56370c1a33f0_0 .net "data_o", 31 0, L_0x56370c19ab20;  alias, 1 drivers
L_0x56370c19bea0 .part L_0x56370c1a7a70, 15, 1;
LS_0x56370c19bf70_0_0 .concat [ 1 1 1 1], L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0;
LS_0x56370c19bf70_0_4 .concat [ 1 1 1 1], L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0;
LS_0x56370c19bf70_0_8 .concat [ 1 1 1 1], L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0;
LS_0x56370c19bf70_0_12 .concat [ 1 1 1 1], L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0, L_0x56370c19bea0;
L_0x56370c19bf70 .concat [ 4 4 4 4], LS_0x56370c19bf70_0_0, LS_0x56370c19bf70_0_4, LS_0x56370c19bf70_0_8, LS_0x56370c19bf70_0_12;
L_0x56370c19ab20 .concat [ 16 16 0 0], L_0x56370c1a7a70, L_0x56370c19bf70;
S_0x56370c1a3520 .scope module, "SL2" "Shift_Left_Two_32" 3 129, 15 2 0, S_0x56370c17b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x56370c1a3740_0 .net *"_ivl_1", 29 0, L_0x56370c19ac50;  1 drivers
L_0x7fabeb58f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56370c1a3840_0 .net/2u *"_ivl_2", 1 0, L_0x7fabeb58f0f0;  1 drivers
v0x56370c1a3920_0 .net "data_i", 31 0, L_0x56370c19ab20;  alias, 1 drivers
v0x56370c1a3a40_0 .net "data_o", 31 0, L_0x56370c19acf0;  alias, 1 drivers
L_0x56370c19ac50 .part L_0x56370c19ab20, 0, 30;
L_0x56370c19acf0 .concat [ 2 30 0 0], L_0x7fabeb58f0f0, L_0x56370c19ac50;
    .scope S_0x56370c1a1760;
T_0 ;
    %wait E_0x56370c19a270;
    %load/vec4 v0x56370c1a1bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56370c1a1b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56370c1a1a50_0;
    %assign/vec4 v0x56370c1a1b20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56370c19d570;
T_1 ;
    %wait E_0x56370c19d760;
    %load/vec4 v0x56370c19da90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x56370c19d7e0, 4;
    %store/vec4 v0x56370c19d9a0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56370c19d570;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56370c19d8c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x56370c19d8c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56370c19d8c0_0;
    %store/vec4a v0x56370c19d7e0, 4, 0;
    %load/vec4 v0x56370c19d8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c19d8c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x56370c1a1d40;
T_3 ;
    %wait E_0x56370c1a2050;
    %load/vec4 v0x56370c1a2d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56370c1a26e0_0;
    %load/vec4 v0x56370c1a20d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56370c1a21b0_0;
    %load/vec4 v0x56370c1a20d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x56370c1a20d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56370c1a2280, 4;
    %load/vec4 v0x56370c1a20d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c1a2280, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56370c199f80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56370c19bcc0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x56370c19bcc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56370c19bcc0_0;
    %store/vec4a v0x56370c19a2d0, 4, 0;
    %load/vec4 v0x56370c19bcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c19bcc0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x56370c199f80;
T_5 ;
    %wait E_0x56370c19a270;
    %load/vec4 v0x56370c19b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56370c19bb00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c19a2d0, 0, 4;
    %load/vec4 v0x56370c19bb00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c19a2d0, 0, 4;
    %load/vec4 v0x56370c19bb00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c19a2d0, 0, 4;
    %load/vec4 v0x56370c19bb00_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x56370c19b920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56370c19a2d0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56370c199f80;
T_6 ;
    %wait E_0x56370c1909a0;
    %load/vec4 v0x56370c19b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56370c19a2d0, 4;
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56370c19a2d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56370c19b920_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56370c19a2d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x56370c19b920_0;
    %load/vec4a v0x56370c19a2d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56370c19bbe0_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56370c19c360;
T_7 ;
    %wait E_0x56370c190a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d150_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19cd60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %load/vec4 v0x56370c19d2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56370c19d150_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d0b0_0, 0, 2;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19cef0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56370c19d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56370c19cd60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56370c19cd60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d150_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56370c19cca0_0, 0, 2;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19ce30_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19ce30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c19d230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56370c19d150_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56370c19d0b0_0, 0, 2;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56370c1980c0;
T_8 ;
    %wait E_0x56370c0e66d0;
    %load/vec4 v0x56370c199310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56370c1993d0_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %jmp T_8.15;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.6 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56370c199230_0, 0, 4;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56370c133510;
T_9 ;
    %wait E_0x56370c0aafb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %load/vec4 v0x56370c1974d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x56370c197be0_0;
    %load/vec4 v0x56370c197cc0_0;
    %and;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x56370c197be0_0;
    %load/vec4 v0x56370c197cc0_0;
    %or;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x56370c197be0_0;
    %load/vec4 v0x56370c197cc0_0;
    %or;
    %inv;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x56370c1973f0_0;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %load/vec4 v0x56370c197330_0;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x56370c197e60_0;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %load/vec4 v0x56370c197da0_0;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x56370c197be0_0;
    %load/vec4 v0x56370c197cc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x56370c197cc0_0;
    %ix/getv 4, v0x56370c197b00_0;
    %shiftl 4;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x56370c197cc0_0;
    %ix/getv 4, v0x56370c197b00_0;
    %shiftl 4;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x56370c197cc0_0;
    %ix/getv 4, v0x56370c197b00_0;
    %shiftr 4;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x56370c197cc0_0;
    %ix/getv 4, v0x56370c197b00_0;
    %shiftr 4;
    %store/vec4 v0x56370c197730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c197670_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56370c1326f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c1a7020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c1a70c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56370c1a72e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56370c1a7220_0, 0, 32;
    %vpi_call 2 21 "$readmemb", "testcase/CO_P3_test_data.txt", v0x56370c19d7e0 {0 0 0};
    %vpi_call 2 22 "$readmemh", "testcase/CO_P3_test_correct_data.txt", v0x56370c1a7180 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56370c1a70c0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 25 "$stop" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x56370c1326f0;
T_11 ;
    %wait E_0x56370c19a270;
    %load/vec4 v0x56370c1a72e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56370c1a1b20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56370c1a7180, 4;
    %cmp/ne;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 31 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 32 "$display", "* PC Error!                                       *" {0 0 0};
    %vpi_call 2 33 "$display", "* Correct result: %h                        *", &A<v0x56370c1a7180, 0> {0 0 0};
    %vpi_call 2 34 "$display", "* Your result:    %h                        *", v0x56370c1a1b20_0 {0 0 0};
    %vpi_call 2 35 "$display", "***************************************************" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56370c1a7220_0, 0, 32;
T_11.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56370c1a73a0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x56370c1a73a0_0;
    %cmpi/s 33, 0, 32;
    %jmp/0xz T_11.5, 5;
    %load/vec4 v0x56370c1a73a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x56370c19bda0, 4;
    %ix/getv/s 4, v0x56370c1a73a0_0;
    %load/vec4a v0x56370c1a7180, 4;
    %cmp/ne;
    %jmp/0xz  T_11.6, 6;
    %vpi_call 2 41 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x56370c1a73a0_0;
    %subi 1, 0, 32;
    %vpi_call 2 42 "$display", "* Memory Error! [Memory %2d]                       *", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 43 "$display", "* Correct result: %h                        *", &A<v0x56370c1a7180, v0x56370c1a73a0_0 > {0 0 0};
    %load/vec4 v0x56370c1a73a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x56370c19bda0, 4;
    %vpi_call 2 44 "$display", "* Your result:    %h                        *", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 45 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x56370c1a7220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c1a7220_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x56370c1a73a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c1a73a0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %pushi/vec4 33, 0, 32;
    %store/vec4 v0x56370c1a73a0_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x56370c1a73a0_0;
    %cmpi/s 65, 0, 32;
    %jmp/0xz T_11.9, 5;
    %load/vec4 v0x56370c1a73a0_0;
    %pad/s 33;
    %subi 33, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x56370c1a2280, 4;
    %ix/getv/s 4, v0x56370c1a73a0_0;
    %load/vec4a v0x56370c1a7180, 4;
    %cmp/ne;
    %jmp/0xz  T_11.10, 6;
    %vpi_call 2 52 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x56370c1a73a0_0;
    %subi 33, 0, 32;
    %vpi_call 2 53 "$display", "* Register Error! [Register %2d]                   *", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 54 "$display", "* Correct result: %h                        *", &A<v0x56370c1a7180, v0x56370c1a73a0_0 > {0 0 0};
    %load/vec4 v0x56370c1a73a0_0;
    %pad/s 33;
    %subi 33, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x56370c1a2280, 4;
    %vpi_call 2 55 "$display", "* Your result:    %h                        *", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 56 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x56370c1a7220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c1a7220_0, 0, 32;
T_11.10 ;
    %load/vec4 v0x56370c1a73a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56370c1a73a0_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %load/vec4 v0x56370c1a7220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %vpi_call 2 62 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 63 "$display", "*           Congratulation. ALL PASS !            *" {0 0 0};
    %vpi_call 2 64 "$display", "***************************************************" {0 0 0};
    %jmp T_11.13;
T_11.12 ;
    %vpi_call 2 67 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 68 "$display", "*               You have %2d error !              *", v0x56370c1a7220_0 {0 0 0};
    %vpi_call 2 69 "$display", "***************************************************" {0 0 0};
T_11.13 ;
    %vpi_call 2 72 "$finish" {0 0 0};
T_11.0 ;
    %load/vec4 v0x56370c19d9a0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_11.14, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56370c1a72e0_0, 0;
T_11.14 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56370c1326f0;
T_12 ;
    %delay 2000, 0;
    %load/vec4 v0x56370c1a7020_0;
    %inv;
    %store/vec4 v0x56370c1a7020_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./Simple_Single_CPU.v";
    "./ALU.v";
    "./ALU_Ctrl.v";
    "./Adder.v";
    "./Data_Memory.v";
    "./Decoder.v";
    "./Instr_Memory.v";
    "./MUX_2to1.v";
    "./MUX_3to1.v";
    "./ProgramCounter.v";
    "./Reg_File.v";
    "./Sign_Extend.v";
    "./Shift_Left_Two_32.v";
