Perfect. Let‚Äôs do this **properly, cleanly, and in the right DV order**.
This is a **core industry concept**, so I‚Äôll be precise and not rush.

---

# Day-44 (FOUNDATION)

## **Expected / Actual Queues ‚Äî Proper Introduction**

> This is the **first time** we formally move from *toy scoreboard* ‚Üí *real scoreboard*.

---

## 1Ô∏è‚É£ Why queues are mandatory (not optional)

### ‚ùå Old (toy) assumption

```text
Monitor sees txn ‚Üí scoreboard checks immediately ‚Üí pass
```

This assumes:

* Zero latency
* No reordering
* No drops
* No duplication

That **never holds** in real designs.

---

### ‚úÖ Real hardware reality

* Expected data is produced by a **model**
* Actual data is observed by a **monitor**
* They:

  * Arrive at different times
  * May not be 1-to-1
  * May stop entirely (hangs)

‚û°Ô∏è Therefore we **buffer** both sides.

---

## 2Ô∏è‚É£ Conceptual architecture (commit this to memory)

```
        Reference Model / Predictor
                   |
                   v
             expected queue (exp_q)
                        \
                         ---> comparator ---> pass/fail
                        /
             actual queue (act_q)
                   ^
                   |
                Monitor
```

**Golden rule**

> A scoreboard NEVER assumes timing ‚Äî only correctness.

---

## 3Ô∏è‚É£ What exactly goes into these queues?

### Transaction type

You already have something like:

```systemverilog
class my_txn extends uvm_sequence_item;
  rand bit [7:0] data;
endclass
```

Queues store **transactions**, not raw bits.

---

## 4Ô∏è‚É£ Declare queues (THIS is what was missing)

### Inside `my_scoreboard`

```systemverilog
class my_scoreboard extends uvm_component;
  `uvm_component_utils(my_scoreboard)

  // Expected transactions
  my_txn exp_q[$];

  // Actual transactions
  my_txn act_q[$];

  int expected_count;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction
```

Now `exp_q` **exists** ‚Äî no more compile error.

---

## 5Ô∏è‚É£ Who pushes into which queue?

### ‚úÖ Actual queue ‚Äî from MONITOR

Your monitor already does something like:

```systemverilog
ap.write(txn);
```

In scoreboard:

```systemverilog
function void write(my_txn t);
  act_q.push_back(t);
  `uvm_info("SCB", $sformatf("Actual enqueued: %0d", t.data), UVM_LOW)
endfunction
```

üìå This happens **whenever DUT produces output**.

---

### ‚úÖ Expected queue ‚Äî from MODEL / TEST

For now (Day-44), we keep it **simple and explicit**.

In scoreboard:

```systemverilog
function void push_expected(my_txn t);
  exp_q.push_back(t);
  `uvm_info("SCB", $sformatf("Expected enqueued: %0d", t.data), UVM_LOW)
endfunction
```

Later days:

* Predictor
* Reference model
* Coverage-driven expected gen

---

## 6Ô∏è‚É£ Comparison logic (decoupled!)

### ‚ùå Wrong approach (what beginners do)

```systemverilog
compare inside write()
```

This causes:

* False passes
* Order assumptions
* Missed bugs

---

### ‚úÖ Correct approach ‚Äî run_phase comparator

```systemverilog
task run_phase(uvm_phase phase);
  my_txn exp, act;

  forever begin
    wait (exp_q.size() > 0 && act_q.size() > 0);

    exp = exp_q.pop_front();
    act = act_q.pop_front();

    if (exp.data !== act.data) begin
      `uvm_error("SCB",
        $sformatf("Mismatch EXP=%0d ACT=%0d",
                  exp.data, act.data))
    end
    else begin
      `uvm_info("SCB",
        $sformatf("Match EXP=%0d ACT=%0d",
                  exp.data, act.data), UVM_LOW)
    end
  end
endtask
```

‚úî Timing-independent
‚úî Order-safe
‚úî Regression-safe

---

## 7Ô∏è‚É£ Expected count ‚â† immediate compare

Why you already had this:

```systemverilog
env.scb.set_expected_count(total_txns);
```

Because:

* Scoreboard must know **when it is DONE**
* Not when the first match happens

Later we‚Äôll add:

* End-of-test detection
* Missing txn detection
* Hang detection

---

## 8Ô∏è‚É£ Key industry rules (INTERVIEW GOLD)

Memorize these:

1. **Scoreboards compare streams, not cycles**
2. **Never assume monitor and model timing**
3. **Queues exist to absorb reality**
4. **Immediate checking = false confidence**

---

## 9Ô∏è‚É£ Where this fits in the roadmap

| Day        | Focus                                 |
| ---------- | ------------------------------------- |
| Day-42     | Factory replacement                   |
| Day-43     | Factory √ó Config DB patterns          |
| **Day-44** | **Queue-based scoreboard foundation** |
| Day-45     | False pass / missing txn detection    |
| Day-46     | Regression hangs & timeouts           |

---

### Next step (important)

Now that queues exist, we can **intentionally break things**.

üëâ Say **‚ÄúProceed Day-44 Step-2 (Failure Modes)‚Äù**
and we‚Äôll:

* Create false pass
* Create missing expected
* Detect regression hangs

You‚Äôre exactly where a **real DV engineer** should be at this stage.
