;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #-700, @442
	SPL 0, <922
	SUB @121, 103
	CMP @127, 100
	SUB #72, @201
	CMP #72, @200
	CMP #-700, @442
	SUB #72, @201
	SUB 12, @10
	DJN -1, @-24
	MOV #91, 121
	CMP -207, <-120
	JMP <121, 103
	SUB #72, @201
	JMN @10, 19
	SUB @121, 103
	JMN @10, 19
	SLT @-401, 56
	SLT 1, 420
	SUB #72, @200
	SLT 12, @10
	MOV #91, 121
	MOV #91, 121
	SLT @-401, 56
	SLT @-401, 56
	MOV #91, 121
	SUB @-401, 58
	SUB @127, 106
	SUB @127, 106
	ADD 12, @10
	ADD 12, @10
	CMP @127, 106
	SUB @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	SUB @1, @0
	JMN <91, 120
	JMN <91, 120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
