Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Dec 03 19:44:18 2018
| Host         : MSI-GS63-LSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: UART_RX_INST/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.375        0.000                      0                 2347        0.039        0.000                      0                 2347        4.020        0.000                       0                  1163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.375        0.000                      0                 2347        0.039        0.000                      0                 2347        4.020        0.000                       0                  1163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 3.915ns (40.844%)  route 5.670ns (59.156%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          1.109    10.432    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.556 f  Wrapper_INST/Add/small_significand_shifted[3]_i_25/O
                         net (fo=1, routed)           0.713    11.269    Wrapper_INST/Add/small_significand_shifted[3]_i_25_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.393 f  Wrapper_INST/Add/small_significand_shifted[3]_i_16/O
                         net (fo=26, routed)          0.735    12.128    Wrapper_INST/Add/small_significand_shifted[3]_i_16_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.252 r  Wrapper_INST/Add/small_significand_shifted[26]_i_57/O
                         net (fo=4, routed)           0.815    13.068    Wrapper_INST/Add/small_significand_shifted[26]_i_57_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.192 r  Wrapper_INST/Add/small_significand_shifted[22]_i_39/O
                         net (fo=1, routed)           0.567    13.759    Wrapper_INST/Add/small_significand_shifted[22]_i_39_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.883 r  Wrapper_INST/Add/small_significand_shifted[22]_i_18/O
                         net (fo=1, routed)           0.000    13.883    Wrapper_INST/Add/shifter12_in[22]
    SLICE_X52Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    14.092 r  Wrapper_INST/Add/small_significand_shifted_reg[22]_i_5/O
                         net (fo=1, routed)           0.286    14.378    Wrapper_INST/Add/small_significand_shifted_reg[22]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.297    14.675 r  Wrapper_INST/Add/small_significand_shifted[22]_i_1/O
                         net (fo=1, routed)           0.000    14.675    Wrapper_INST/Add/small_significand_shifted[22]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.453    14.794    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X51Y48         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[22]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)        0.031    15.050    Wrapper_INST/Add/small_significand_shifted_reg[22]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 3.533ns (37.836%)  route 5.805ns (62.164%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          0.869    10.192    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.316 f  Wrapper_INST/Add/small_significand_shifted[26]_i_116/O
                         net (fo=1, routed)           0.689    11.006    Wrapper_INST/Add/small_significand_shifted[26]_i_116_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.130 f  Wrapper_INST/Add/small_significand_shifted[26]_i_94/O
                         net (fo=23, routed)          1.040    12.170    Wrapper_INST/Add/small_significand_shifted[26]_i_94_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.294 r  Wrapper_INST/Add/small_significand_shifted[25]_i_19/O
                         net (fo=5, routed)           0.457    12.751    Wrapper_INST/Add/small_significand_shifted[25]_i_19_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.875 r  Wrapper_INST/Add/small_significand_shifted[17]_i_11/O
                         net (fo=2, routed)           0.860    13.735    Wrapper_INST/Add/small_significand_shifted[17]_i_11_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.859 r  Wrapper_INST/Add/small_significand_shifted[13]_i_4/O
                         net (fo=1, routed)           0.444    14.303    Wrapper_INST/Add/small_significand_shifted[13]_i_4_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.427 r  Wrapper_INST/Add/small_significand_shifted[13]_i_1/O
                         net (fo=1, routed)           0.000    14.427    Wrapper_INST/Add/small_significand_shifted[13]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.451    14.792    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.029    15.046    Wrapper_INST/Add/small_significand_shifted_reg[13]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.533ns (37.841%)  route 5.803ns (62.159%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          0.869    10.192    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.316 f  Wrapper_INST/Add/small_significand_shifted[26]_i_116/O
                         net (fo=1, routed)           0.689    11.006    Wrapper_INST/Add/small_significand_shifted[26]_i_116_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.130 f  Wrapper_INST/Add/small_significand_shifted[26]_i_94/O
                         net (fo=23, routed)          1.040    12.170    Wrapper_INST/Add/small_significand_shifted[26]_i_94_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.294 r  Wrapper_INST/Add/small_significand_shifted[25]_i_19/O
                         net (fo=5, routed)           0.687    12.980    Wrapper_INST/Add/small_significand_shifted[25]_i_19_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.104 r  Wrapper_INST/Add/small_significand_shifted[19]_i_10/O
                         net (fo=1, routed)           0.598    13.702    Wrapper_INST/Add/small_significand_shifted[19]_i_10_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.826 r  Wrapper_INST/Add/small_significand_shifted[19]_i_4/O
                         net (fo=1, routed)           0.476    14.302    Wrapper_INST/Add/shifter12_in[19]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.426 r  Wrapper_INST/Add/small_significand_shifted[19]_i_1/O
                         net (fo=1, routed)           0.000    14.426    Wrapper_INST/Add/small_significand_shifted[19]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.451    14.792    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[19]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.029    15.060    Wrapper_INST/Add/small_significand_shifted_reg[19]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 3.533ns (37.712%)  route 5.835ns (62.288%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          1.109    10.432    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.556 f  Wrapper_INST/Add/small_significand_shifted[3]_i_25/O
                         net (fo=1, routed)           0.713    11.269    Wrapper_INST/Add/small_significand_shifted[3]_i_25_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.393 f  Wrapper_INST/Add/small_significand_shifted[3]_i_16/O
                         net (fo=26, routed)          0.506    11.900    Wrapper_INST/Add/small_significand_shifted[3]_i_16_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.024 r  Wrapper_INST/Add/small_significand_shifted[3]_i_11/O
                         net (fo=19, routed)          0.579    12.603    Wrapper_INST/Add/small_significand_shifted[3]_i_11_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  Wrapper_INST/Add/small_significand_shifted[17]_i_9/O
                         net (fo=5, routed)           0.841    13.568    Wrapper_INST/Add/small_significand_shifted[17]_i_9_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  Wrapper_INST/Add/small_significand_shifted[17]_i_4/O
                         net (fo=1, routed)           0.641    14.334    Wrapper_INST/Add/small_significand_shifted[17]_i_4_n_0
    SLICE_X54Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.458 r  Wrapper_INST/Add/small_significand_shifted[17]_i_1/O
                         net (fo=1, routed)           0.000    14.458    Wrapper_INST/Add/small_significand_shifted[17]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.451    14.792    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[17]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.077    15.094    Wrapper_INST/Add/small_significand_shifted_reg[17]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 3.533ns (38.025%)  route 5.758ns (61.975%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          0.869    10.192    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.316 f  Wrapper_INST/Add/small_significand_shifted[26]_i_116/O
                         net (fo=1, routed)           0.689    11.006    Wrapper_INST/Add/small_significand_shifted[26]_i_116_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.130 f  Wrapper_INST/Add/small_significand_shifted[26]_i_94/O
                         net (fo=23, routed)          1.040    12.170    Wrapper_INST/Add/small_significand_shifted[26]_i_94_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I2_O)        0.124    12.294 r  Wrapper_INST/Add/small_significand_shifted[25]_i_19/O
                         net (fo=5, routed)           0.667    12.960    Wrapper_INST/Add/small_significand_shifted[25]_i_19_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.084 r  Wrapper_INST/Add/small_significand_shifted[25]_i_9/O
                         net (fo=1, routed)           0.645    13.730    Wrapper_INST/Add/small_significand_shifted[25]_i_9_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124    13.854 r  Wrapper_INST/Add/small_significand_shifted[25]_i_4/O
                         net (fo=1, routed)           0.403    14.257    Wrapper_INST/Add/shifter12_in[25]
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  Wrapper_INST/Add/small_significand_shifted[25]_i_1/O
                         net (fo=1, routed)           0.000    14.381    Wrapper_INST/Add/small_significand_shifted[25]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.452    14.793    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[25]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.029    15.047    Wrapper_INST/Add/small_significand_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Wrapper_INST/Mult/data2_man_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Mult/ans_man_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 6.162ns (66.069%)  route 3.165ns (33.931%))
  Logic Levels:           3  (DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.552     5.073    Wrapper_INST/Mult/CLK_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  Wrapper_INST/Mult/data2_man_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  Wrapper_INST/Mult/data2_man_reg[20]/Q
                         net (fo=4, routed)           1.358     6.887    Wrapper_INST/Mult/data2_man_reg_n_0_[20]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    10.923 r  Wrapper_INST/Mult/ans_man0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.925    Wrapper_INST/Mult/ans_man0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    12.443 r  Wrapper_INST/Mult/ans_man0__0/P[20]
                         net (fo=1, routed)           1.805    14.248    Wrapper_INST/Mult/ans_man0__0_n_85
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.152    14.400 r  Wrapper_INST/Mult/ans_man[37]_i_1/O
                         net (fo=1, routed)           0.000    14.400    Wrapper_INST/Mult/ans_man[37]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  Wrapper_INST/Mult/ans_man_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.433    14.774    Wrapper_INST/Mult/CLK_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  Wrapper_INST/Mult/ans_man_reg[37]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.075    15.074    Wrapper_INST/Mult/ans_man_reg[37]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 Wrapper_INST/Mult/data2_man_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Mult/ans_man_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 6.163ns (65.864%)  route 3.194ns (34.136%))
  Logic Levels:           3  (DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.552     5.073    Wrapper_INST/Mult/CLK_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  Wrapper_INST/Mult/data2_man_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  Wrapper_INST/Mult/data2_man_reg[20]/Q
                         net (fo=4, routed)           1.358     6.887    Wrapper_INST/Mult/data2_man_reg_n_0_[20]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    10.923 r  Wrapper_INST/Mult/ans_man0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.925    Wrapper_INST/Mult/ans_man0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    12.443 r  Wrapper_INST/Mult/ans_man0__0/P[23]
                         net (fo=1, routed)           1.834    14.277    Wrapper_INST/Mult/ans_man0__0_n_82
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.153    14.430 r  Wrapper_INST/Mult/ans_man[40]_i_1/O
                         net (fo=1, routed)           0.000    14.430    Wrapper_INST/Mult/ans_man[40]_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  Wrapper_INST/Mult/ans_man_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.430    14.771    Wrapper_INST/Mult/CLK_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  Wrapper_INST/Mult/ans_man_reg[40]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)        0.118    15.114    Wrapper_INST/Mult/ans_man_reg[40]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 3.915ns (42.034%)  route 5.399ns (57.966%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          1.109    10.432    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.556 f  Wrapper_INST/Add/small_significand_shifted[3]_i_25/O
                         net (fo=1, routed)           0.713    11.269    Wrapper_INST/Add/small_significand_shifted[3]_i_25_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.393 f  Wrapper_INST/Add/small_significand_shifted[3]_i_16/O
                         net (fo=26, routed)          0.832    12.225    Wrapper_INST/Add/small_significand_shifted[3]_i_16_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  Wrapper_INST/Add/small_significand_shifted[25]_i_23/O
                         net (fo=3, routed)           0.541    12.890    Wrapper_INST/Add/small_significand_shifted[25]_i_23_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.014 r  Wrapper_INST/Add/small_significand_shifted[21]_i_22/O
                         net (fo=1, routed)           0.450    13.464    Wrapper_INST/Add/small_significand_shifted[21]_i_22_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.588 r  Wrapper_INST/Add/small_significand_shifted[21]_i_10/O
                         net (fo=1, routed)           0.000    13.588    Wrapper_INST/Add/shifter12_in[21]
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    13.797 r  Wrapper_INST/Add/small_significand_shifted_reg[21]_i_4/O
                         net (fo=1, routed)           0.310    14.106    Wrapper_INST/Add/small_significand_shifted_reg[21]_i_4_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I5_O)        0.297    14.403 r  Wrapper_INST/Add/small_significand_shifted[21]_i_1/O
                         net (fo=1, routed)           0.000    14.403    Wrapper_INST/Add/small_significand_shifted[21]_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.452    14.793    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[21]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.077    15.095    Wrapper_INST/Add/small_significand_shifted_reg[21]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.533ns (38.359%)  route 5.677ns (61.641%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          1.109    10.432    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.556 f  Wrapper_INST/Add/small_significand_shifted[3]_i_25/O
                         net (fo=1, routed)           0.713    11.269    Wrapper_INST/Add/small_significand_shifted[3]_i_25_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.393 f  Wrapper_INST/Add/small_significand_shifted[3]_i_16/O
                         net (fo=26, routed)          0.735    12.128    Wrapper_INST/Add/small_significand_shifted[3]_i_16_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.252 r  Wrapper_INST/Add/small_significand_shifted[26]_i_57/O
                         net (fo=4, routed)           0.695    12.947    Wrapper_INST/Add/small_significand_shifted[26]_i_57_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  Wrapper_INST/Add/small_significand_shifted[24]_i_10/O
                         net (fo=1, routed)           0.658    13.730    Wrapper_INST/Add/small_significand_shifted[24]_i_10_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I4_O)        0.124    13.854 r  Wrapper_INST/Add/small_significand_shifted[24]_i_4/O
                         net (fo=1, routed)           0.322    14.176    Wrapper_INST/Add/shifter12_in[24]
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.300 r  Wrapper_INST/Add/small_significand_shifted[24]_i_1/O
                         net (fo=1, routed)           0.000    14.300    Wrapper_INST/Add/small_significand_shifted[24]_i_1_n_0
    SLICE_X53Y47         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.453    14.794    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[24]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)        0.029    15.048    Wrapper_INST/Add/small_significand_shifted_reg[24]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 Wrapper_INST/Add/shift_right_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Add/small_significand_shifted_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 3.533ns (38.406%)  route 5.666ns (61.594%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.568     5.089    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  Wrapper_INST/Add/shift_right_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  Wrapper_INST/Add/shift_right_pos_reg[5]/Q
                         net (fo=14, routed)          0.614     6.122    Wrapper_INST/Add/shift_right_pos_reg_n_0_[5]
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.299     6.421 r  Wrapper_INST/Add/small_significand_shifted[26]_i_69/O
                         net (fo=1, routed)           0.000     6.421    Wrapper_INST/Add/small_significand_shifted[26]_i_69_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.934 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.934    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_34_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.051    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_64_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.168    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_72_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.285    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_71_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.402    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_48_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 f  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47/O[2]
                         net (fo=7, routed)           0.832     8.473    Wrapper_INST/Add/small_significand_shifted_reg[26]_i_47_n_5
    SLICE_X49Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.774 r  Wrapper_INST/Add/small_significand_shifted[26]_i_23/O
                         net (fo=1, routed)           0.000     8.774    Wrapper_INST/Add/small_significand_shifted[26]_i_23_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.324 r  Wrapper_INST/Add/small_significand_shifted_reg[26]_i_6/CO[3]
                         net (fo=55, routed)          0.869    10.192    Wrapper_INST/Add/shifter21_in
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.316 f  Wrapper_INST/Add/small_significand_shifted[26]_i_116/O
                         net (fo=1, routed)           0.689    11.006    Wrapper_INST/Add/small_significand_shifted[26]_i_116_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.130 f  Wrapper_INST/Add/small_significand_shifted[26]_i_94/O
                         net (fo=23, routed)          0.856    11.986    Wrapper_INST/Add/small_significand_shifted[26]_i_94_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.110 r  Wrapper_INST/Add/small_significand_shifted[25]_i_18/O
                         net (fo=5, routed)           0.655    12.764    Wrapper_INST/Add/small_significand_shifted[25]_i_18_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  Wrapper_INST/Add/small_significand_shifted[15]_i_10/O
                         net (fo=2, routed)           0.601    13.489    Wrapper_INST/Add/small_significand_shifted[15]_i_10_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.613 r  Wrapper_INST/Add/small_significand_shifted[11]_i_4/O
                         net (fo=1, routed)           0.551    14.164    Wrapper_INST/Add/small_significand_shifted[11]_i_4_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.288 r  Wrapper_INST/Add/small_significand_shifted[11]_i_1/O
                         net (fo=1, routed)           0.000    14.288    Wrapper_INST/Add/small_significand_shifted[11]_i_1_n_0
    SLICE_X53Y40         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.450    14.791    Wrapper_INST/Add/CLK_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  Wrapper_INST/Add/small_significand_shifted_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X53Y40         FDRE (Setup_fdre_C_D)        0.029    15.045    Wrapper_INST/Add/small_significand_shifted_reg[11]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DATA_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.263%)  route 0.228ns (61.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    CLK_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  DATA_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DATA_out_reg[5]/Q
                         net (fo=1, routed)           0.228     1.813    UART_TX_INST/Q[5]
    SLICE_X31Y56         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.829     1.957    UART_TX_INST/CLK_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.066     1.774    UART_TX_INST/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Wrapper_INST/Divide/mant_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/data_reg_1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.358%)  route 0.214ns (50.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    Wrapper_INST/Divide/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  Wrapper_INST/Divide/mant_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Wrapper_INST/Divide/mant_out_reg[18]/Q
                         net (fo=4, routed)           0.214     1.823    Wrapper_INST/Mult/tmp_mant_out_2[18]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.868 r  Wrapper_INST/Mult/data_reg_1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Wrapper_INST/Norm/ctrl_bits_reg[1]_1[28]
    SLICE_X34Y40         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.830     1.957    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[29]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.120     1.828    Wrapper_INST/Norm/data_reg_1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Wrapper_INST/Divide/mant_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/data_reg_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.924%)  route 0.227ns (52.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.560     1.443    Wrapper_INST/Divide/CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  Wrapper_INST/Divide/mant_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Wrapper_INST/Divide/mant_out_reg[11]/Q
                         net (fo=4, routed)           0.227     1.834    Wrapper_INST/Mult/tmp_mant_out_2[11]
    SLICE_X34Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.879 r  Wrapper_INST/Mult/data_reg_1[36]_i_1/O
                         net (fo=1, routed)           0.000     1.879    Wrapper_INST/Norm/ctrl_bits_reg[1]_1[35]
    SLICE_X34Y40         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.830     1.957    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[36]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121     1.829    Wrapper_INST/Norm/data_reg_1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DATA_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.954%)  route 0.227ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  DATA_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  DATA_out_reg[4]/Q
                         net (fo=1, routed)           0.227     1.835    UART_TX_INST/Q[4]
    SLICE_X31Y56         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.829     1.957    UART_TX_INST/CLK_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070     1.778    UART_TX_INST/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Wrapper_INST/Mult/ans_man_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/mant_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.669%)  route 0.230ns (55.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.562     1.445    Wrapper_INST/Mult/CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Wrapper_INST/Mult/ans_man_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Wrapper_INST/Mult/ans_man_2_reg[4]/Q
                         net (fo=4, routed)           0.230     1.817    Wrapper_INST/Divide/mant_out[4]
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.862 r  Wrapper_INST/Divide/mant_reg_1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Wrapper_INST/Norm/mant_out_reg[23][4]
    SLICE_X36Y42         FDRE                                         r  Wrapper_INST/Norm/mant_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.831     1.958    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Wrapper_INST/Norm/mant_reg_1_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     1.801    Wrapper_INST/Norm/mant_reg_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Wrapper_INST/Divide/mant_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/data_reg_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.529%)  route 0.240ns (53.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    Wrapper_INST/Divide/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  Wrapper_INST/Divide/mant_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Wrapper_INST/Divide/mant_out_reg[6]/Q
                         net (fo=4, routed)           0.240     1.848    Wrapper_INST/Mult/tmp_mant_out_2[6]
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.893 r  Wrapper_INST/Mult/data_reg_1[41]_i_1/O
                         net (fo=1, routed)           0.000     1.893    Wrapper_INST/Norm/ctrl_bits_reg[1]_1[40]
    SLICE_X34Y42         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.830     1.957    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[41]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     1.829    Wrapper_INST/Norm/data_reg_1_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DATA_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  DATA_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DATA_out_reg[7]/Q
                         net (fo=1, routed)           0.264     1.850    UART_TX_INST/Q[7]
    SLICE_X31Y55         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.829     1.957    UART_TX_INST/CLK_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.070     1.778    UART_TX_INST/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Wrapper_INST/Divide/mant_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/data_reg_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.449%)  route 0.274ns (59.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.560     1.443    Wrapper_INST/Divide/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  Wrapper_INST/Divide/mant_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Wrapper_INST/Divide/mant_out_reg[9]/Q
                         net (fo=4, routed)           0.274     1.858    Wrapper_INST/Mult/tmp_mant_out_2[9]
    SLICE_X34Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.903 r  Wrapper_INST/Mult/data_reg_1[38]_i_1/O
                         net (fo=1, routed)           0.000     1.903    Wrapper_INST/Norm/ctrl_bits_reg[1]_1[37]
    SLICE_X34Y41         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.830     1.957    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[38]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.829    Wrapper_INST/Norm/data_reg_1_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DATA_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.437%)  route 0.252ns (60.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    CLK_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  DATA_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  DATA_out_reg[2]/Q
                         net (fo=1, routed)           0.252     1.860    UART_TX_INST/Q[2]
    SLICE_X31Y55         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.829     1.957    UART_TX_INST/CLK_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  UART_TX_INST/r_TX_Data_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.070     1.778    UART_TX_INST/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Wrapper_INST/Divide/mant_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Wrapper_INST/Norm/data_reg_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.260%)  route 0.263ns (55.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.561     1.444    Wrapper_INST/Divide/CLK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Wrapper_INST/Divide/mant_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Wrapper_INST/Divide/mant_out_reg[5]/Q
                         net (fo=4, routed)           0.263     1.871    Wrapper_INST/Mult/tmp_mant_out_2[5]
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.916 r  Wrapper_INST/Mult/data_reg_1[42]_i_1/O
                         net (fo=1, routed)           0.000     1.916    Wrapper_INST/Norm/ctrl_bits_reg[1]_1[41]
    SLICE_X34Y42         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.830     1.957    Wrapper_INST/Norm/CLK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  Wrapper_INST/Norm/data_reg_1_reg[42]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     1.829    Wrapper_INST/Norm/data_reg_1_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y56   DATA_out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y55   DATA_out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y55   DATA_out_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y55   DATA_out_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y55   DATA_out_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y55   DATA_out_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y55   DATA_out_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y55   DATA_out_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y49   Wrapper_INST/Norm/mant_reg_3_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y32   Wrapper_INST/Mult/valid_p2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y32   Wrapper_INST/Mult/valid_p2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y44   Wrapper_INST/Norm/sign_reg_2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y44   Wrapper_INST/Norm/sign_reg_3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y37   Wrapper_INST/Add/addsub_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y35   Wrapper_INST/Add/decider_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y35   Wrapper_INST/Add/decider_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y35   Wrapper_INST/Add/decider_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y36   Wrapper_INST/Add/decider_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y36   Wrapper_INST/Add/decider_reg[18]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y32   Wrapper_INST/Mult/valid_p2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y32   Wrapper_INST/Mult/valid_p2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X38Y56   DATA_out_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55   DATA_out_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X38Y55   DATA_out_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X38Y55   DATA_out_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X38Y55   DATA_out_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55   DATA_out_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y55   DATA_out_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X41Y55   DATA_out_reg[7]/C



