{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 12:05:49 2017 " "Info: Processing started: Tue May 23 12:05:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sram EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"sram\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register state.mem_read register data_out\[30\] -2.085 ns " "Info: Slack time is -2.085 ns between source register \"state.mem_read\" and destination register \"data_out\[30\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.101 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 111 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns data_out\[30\] 3 REG Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'data_out\[30\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl data_out[30] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.101 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 111 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns data_out\[30\] 3 REG Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'data_out\[30\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl data_out[30] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.101 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 111 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns state.mem_read 3 REG Unassigned 50 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 50; REG Node = 'state.mem_read'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl state.mem_read } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.101 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk~clkctrl 2 COMB Unassigned 111 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 111; COMB Node = 'clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns state.mem_read 3 REG Unassigned 50 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 50; REG Node = 'state.mem_read'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl state.mem_read } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.821 ns - Longest register register " "Info: - Longest register to register delay is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.mem_read 1 REG Unassigned 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 50; REG Node = 'state.mem_read'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.mem_read } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns data_out\[0\]~34 2 COMB Unassigned 32 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'data_out\[0\]~34'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { state.mem_read data_out[0]~34 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.855 ns) 2.821 ns data_out\[30\] 3 REG Unassigned 1 " "Info: 3: + IC(1.085 ns) + CELL(0.855 ns) = 2.821 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'data_out\[30\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { data_out[0]~34 data_out[30] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 52.43 % ) " "Info: Total cell delay = 1.479 ns ( 52.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 47.57 % ) " "Info: Total interconnect delay = 1.342 ns ( 47.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { state.mem_read data_out[0]~34 data_out[30] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { state.mem_read data_out[0]~34 data_out[30] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.821 ns register register " "Info: Estimated most critical path is register to register delay of 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.mem_read 1 REG LAB_X94_Y9 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X94_Y9; Fanout = 50; REG Node = 'state.mem_read'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.mem_read } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns data_out\[0\]~34 2 COMB LAB_X94_Y9 32 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X94_Y9; Fanout = 32; COMB Node = 'data_out\[0\]~34'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { state.mem_read data_out[0]~34 } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.855 ns) 2.821 ns data_out\[30\] 3 REG LAB_X94_Y7 1 " "Info: 3: + IC(1.085 ns) + CELL(0.855 ns) = 2.821 ns; Loc. = LAB_X94_Y7; Fanout = 1; REG Node = 'data_out\[30\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { data_out[0]~34 data_out[30] } "NODE_NAME" } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 52.43 % ) " "Info: Total cell delay = 1.479 ns ( 52.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 47.57 % ) " "Info: Total interconnect delay = 1.342 ns ( 47.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { state.mem_read data_out[0]~34 data_out[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X84_Y0 X95_Y12 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X84_Y0 to location X95_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "87 " "Warning: Found 87 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[0\] 0 " "Info: Pin \"BASERAMADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[1\] 0 " "Info: Pin \"BASERAMADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[2\] 0 " "Info: Pin \"BASERAMADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[3\] 0 " "Info: Pin \"BASERAMADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[4\] 0 " "Info: Pin \"BASERAMADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[5\] 0 " "Info: Pin \"BASERAMADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[6\] 0 " "Info: Pin \"BASERAMADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[7\] 0 " "Info: Pin \"BASERAMADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[8\] 0 " "Info: Pin \"BASERAMADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[9\] 0 " "Info: Pin \"BASERAMADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[10\] 0 " "Info: Pin \"BASERAMADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[11\] 0 " "Info: Pin \"BASERAMADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[12\] 0 " "Info: Pin \"BASERAMADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[13\] 0 " "Info: Pin \"BASERAMADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[14\] 0 " "Info: Pin \"BASERAMADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[15\] 0 " "Info: Pin \"BASERAMADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[16\] 0 " "Info: Pin \"BASERAMADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[17\] 0 " "Info: Pin \"BASERAMADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[18\] 0 " "Info: Pin \"BASERAMADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMADDR\[19\] 0 " "Info: Pin \"BASERAMADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[0\] 0 " "Info: Pin \"BASERAMDATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[1\] 0 " "Info: Pin \"BASERAMDATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[2\] 0 " "Info: Pin \"BASERAMDATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[3\] 0 " "Info: Pin \"BASERAMDATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[4\] 0 " "Info: Pin \"BASERAMDATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[5\] 0 " "Info: Pin \"BASERAMDATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[6\] 0 " "Info: Pin \"BASERAMDATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[7\] 0 " "Info: Pin \"BASERAMDATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[8\] 0 " "Info: Pin \"BASERAMDATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[9\] 0 " "Info: Pin \"BASERAMDATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[10\] 0 " "Info: Pin \"BASERAMDATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[11\] 0 " "Info: Pin \"BASERAMDATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[12\] 0 " "Info: Pin \"BASERAMDATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[13\] 0 " "Info: Pin \"BASERAMDATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[14\] 0 " "Info: Pin \"BASERAMDATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[15\] 0 " "Info: Pin \"BASERAMDATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[16\] 0 " "Info: Pin \"BASERAMDATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[17\] 0 " "Info: Pin \"BASERAMDATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[18\] 0 " "Info: Pin \"BASERAMDATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[19\] 0 " "Info: Pin \"BASERAMDATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[20\] 0 " "Info: Pin \"BASERAMDATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[21\] 0 " "Info: Pin \"BASERAMDATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[22\] 0 " "Info: Pin \"BASERAMDATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[23\] 0 " "Info: Pin \"BASERAMDATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[24\] 0 " "Info: Pin \"BASERAMDATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[25\] 0 " "Info: Pin \"BASERAMDATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[26\] 0 " "Info: Pin \"BASERAMDATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[27\] 0 " "Info: Pin \"BASERAMDATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[28\] 0 " "Info: Pin \"BASERAMDATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[29\] 0 " "Info: Pin \"BASERAMDATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[30\] 0 " "Info: Pin \"BASERAMDATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMDATA\[31\] 0 " "Info: Pin \"BASERAMDATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[0\] 0 " "Info: Pin \"LEDBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[1\] 0 " "Info: Pin \"LEDBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[2\] 0 " "Info: Pin \"LEDBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[3\] 0 " "Info: Pin \"LEDBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[4\] 0 " "Info: Pin \"LEDBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[5\] 0 " "Info: Pin \"LEDBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[6\] 0 " "Info: Pin \"LEDBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[7\] 0 " "Info: Pin \"LEDBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[8\] 0 " "Info: Pin \"LEDBUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[9\] 0 " "Info: Pin \"LEDBUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[10\] 0 " "Info: Pin \"LEDBUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[11\] 0 " "Info: Pin \"LEDBUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[12\] 0 " "Info: Pin \"LEDBUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[13\] 0 " "Info: Pin \"LEDBUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[14\] 0 " "Info: Pin \"LEDBUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[15\] 0 " "Info: Pin \"LEDBUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[16\] 0 " "Info: Pin \"LEDBUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[17\] 0 " "Info: Pin \"LEDBUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[18\] 0 " "Info: Pin \"LEDBUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[19\] 0 " "Info: Pin \"LEDBUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[20\] 0 " "Info: Pin \"LEDBUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[21\] 0 " "Info: Pin \"LEDBUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[22\] 0 " "Info: Pin \"LEDBUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[23\] 0 " "Info: Pin \"LEDBUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[24\] 0 " "Info: Pin \"LEDBUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[25\] 0 " "Info: Pin \"LEDBUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[26\] 0 " "Info: Pin \"LEDBUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[27\] 0 " "Info: Pin \"LEDBUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[28\] 0 " "Info: Pin \"LEDBUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[29\] 0 " "Info: Pin \"LEDBUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[30\] 0 " "Info: Pin \"LEDBUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDBUS\[31\] 0 " "Info: Pin \"LEDBUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMWE 0 " "Info: Pin \"BASERAMWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMOE 0 " "Info: Pin \"BASERAMOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BASERAMCE 0 " "Info: Pin \"BASERAMCE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "16 " "Warning: Following 16 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[0\] VCC " "Info: Pin BASERAMDATA\[0\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[0] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[0\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[2\] VCC " "Info: Pin BASERAMDATA\[2\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[2] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[2\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[4\] VCC " "Info: Pin BASERAMDATA\[4\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[4] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[4\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[6\] VCC " "Info: Pin BASERAMDATA\[6\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[6] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[6\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[8\] VCC " "Info: Pin BASERAMDATA\[8\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[8] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[8\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[10\] VCC " "Info: Pin BASERAMDATA\[10\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[10] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[10\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[12\] VCC " "Info: Pin BASERAMDATA\[12\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[12] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[12\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[14\] VCC " "Info: Pin BASERAMDATA\[14\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[14] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[14\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[16\] VCC " "Info: Pin BASERAMDATA\[16\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[16] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[16\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[18\] VCC " "Info: Pin BASERAMDATA\[18\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[18] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[18\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[20\] VCC " "Info: Pin BASERAMDATA\[20\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[20] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[20\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[22\] VCC " "Info: Pin BASERAMDATA\[22\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[22] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[22\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[24\] VCC " "Info: Pin BASERAMDATA\[24\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[24] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[24\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[26\] VCC " "Info: Pin BASERAMDATA\[26\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[26] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[26\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[28\] VCC " "Info: Pin BASERAMDATA\[28\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[28] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[28\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BASERAMDATA\[30\] VCC " "Info: Pin BASERAMDATA\[30\] has VCC driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[30] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[30\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[2\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[2\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[2] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[2\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[6\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[6\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[6] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[6\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[10\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[10\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[10] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[10\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[14\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[14\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[14] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[14\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[18\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[18\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[18\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[18] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[18\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[22\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[22\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[22\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[22] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[22\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[26\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[26\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[26\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[26] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[26\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[30\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[30\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[30\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[30] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[30\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[1\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[1\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[1] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[1\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[5\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[5\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[5] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[5\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[9\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[9\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[9] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[9\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[13\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[13\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[13] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[13\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[17\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[17\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[17\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[17] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[17\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[21\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[21\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[21\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[21] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[21\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[25\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[25\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[25\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[25] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[25\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[29\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[29\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[29\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[29] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[29\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[0\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[0\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[0] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[0\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[4\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[4\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[4] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[4\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[8\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[8\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[8] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[8\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[12\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[12\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[12] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[12\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[16\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[16\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[16\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[16] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[16\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[20\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[20\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[20\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[20] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[20\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[24\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[24\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[24\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[24] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[24\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[28\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[28\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[28\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[28] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[28\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[3\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[3\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[3] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[3\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[7\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[7\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[7] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[7\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[11\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[11\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[11] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[11\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[15\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[15\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[15] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[15\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[19\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[19\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[19\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[19] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[19\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[23\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[23\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[23] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[23\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[27\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[27\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[27\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[27] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[27\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "BASERAMDATA\[31\]~en " "Info: Following pins have the same output enable: BASERAMDATA\[31\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional BASERAMDATA\[31\] 3.3-V LVTTL " "Info: Type bi-directional pin BASERAMDATA\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { BASERAMDATA[31] } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BASERAMDATA\[31\]" } } } } { "sram.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.vhd" 67 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASERAMDATA[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.fit.smsg " "Info: Generated suppressed messages file E:/mycode/quartus/prj/HamsterBall/HamsterBall/sram/sram.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Info: Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 12:05:58 2017 " "Info: Processing ended: Tue May 23 12:05:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
