@W: BN132 :"c:\users\morpack\documents\morpack_fpga\hydra\hydra_inst_wo_load.v":126:0:126:5|Removing sequential instance uMasterSlave.u_myip_top.my_hydra.np[12],  because it is equivalent to instance uMasterSlave.u_myip_top.my_hydra.np[10]
@W: BN132 :"c:\users\morpack\documents\morpack_fpga\hydra\hydra_inst_wo_load.v":126:0:126:5|Removing sequential instance uMasterSlave.u_myip_top.my_hydra.np[6],  because it is equivalent to instance uMasterSlave.u_myip_top.my_hydra.np[10]
@W: BN132 :"c:\users\morpack\documents\morpack_fpga\hydra\hydra_inst_wo_load.v":126:0:126:5|Removing sequential instance uMasterSlave.u_myip_top.my_hydra.np[10],  because it is equivalent to instance uMasterSlave.u_myip_top.my_hydra.np[0]
@W: MT529 :"c:\users\morpack\documents\morpack_fpga\hydra\tbctrl.v":58:0:58:5|Found inferred clock MasterSlave_TRI|HCLK which controls 1827 sequential elements including TriBusControlLogic.MasterDataPhaseSel. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
