ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_periph_clock_enable
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	rcu_periph_clock_enable:
  27              	.LVL0:
  28              	.LFB117:
  29              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \file    gd32f30x_rcu.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 2


  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define clock source */
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define startup timeout count */
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deinit(void)
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CFG0 register */
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 3


  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  30              		.loc 1 141 1 view -0
  31              		.cfi_startproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 4


  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 142 5 view .LVU1
  36              		.loc 1 142 25 is_stmt 0 view .LVU2
  37 0000 8309     		lsrs	r3, r0, #6
  38 0002 03F18043 		add	r3, r3, #1073741824
  39 0006 03F50433 		add	r3, r3, #135168
  40 000a 1A68     		ldr	r2, [r3]
  41              		.loc 1 142 28 view .LVU3
  42 000c 00F01F00 		and	r0, r0, #31
  43              	.LVL1:
  44              		.loc 1 142 28 view .LVU4
  45 0010 0121     		movs	r1, #1
  46 0012 01FA00F0 		lsl	r0, r1, r0
  47              		.loc 1 142 25 view .LVU5
  48 0016 0243     		orrs	r2, r2, r0
  49 0018 1A60     		str	r2, [r3]
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  50              		.loc 1 143 1 view .LVU6
  51 001a 7047     		bx	lr
  52              		.cfi_endproc
  53              	.LFE117:
  55              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  56              		.align	1
  57              		.global	rcu_periph_clock_disable
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	rcu_periph_clock_disable:
  64              	.LVL2:
  65              	.LFB118:
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 5


 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  66              		.loc 1 177 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  71              		.loc 1 178 5 view .LVU8
  72              		.loc 1 178 25 is_stmt 0 view .LVU9
  73 0000 8309     		lsrs	r3, r0, #6
  74 0002 03F18043 		add	r3, r3, #1073741824
  75 0006 03F50433 		add	r3, r3, #135168
  76 000a 1A68     		ldr	r2, [r3]
  77              		.loc 1 178 29 view .LVU10
  78 000c 00F01F00 		and	r0, r0, #31
  79              	.LVL3:
  80              		.loc 1 178 29 view .LVU11
  81 0010 0121     		movs	r1, #1
  82 0012 01FA00F0 		lsl	r0, r1, r0
  83              		.loc 1 178 25 view .LVU12
  84 0016 22EA0002 		bic	r2, r2, r0
  85 001a 1A60     		str	r2, [r3]
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  86              		.loc 1 179 1 view .LVU13
  87 001c 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE118:
  91              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  92              		.align	1
  93              		.global	rcu_periph_clock_sleep_enable
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	rcu_periph_clock_sleep_enable:
 100              	.LVL4:
 101              	.LFB119:
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 6


 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 102              		.loc 1 191 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 107              		.loc 1 192 5 view .LVU15
 108              		.loc 1 192 25 is_stmt 0 view .LVU16
 109 0000 8309     		lsrs	r3, r0, #6
 110 0002 03F18043 		add	r3, r3, #1073741824
 111 0006 03F50433 		add	r3, r3, #135168
 112 000a 1A68     		ldr	r2, [r3]
 113              		.loc 1 192 28 view .LVU17
 114 000c 00F01F00 		and	r0, r0, #31
 115              	.LVL5:
 116              		.loc 1 192 28 view .LVU18
 117 0010 0121     		movs	r1, #1
 118 0012 01FA00F0 		lsl	r0, r1, r0
 119              		.loc 1 192 25 view .LVU19
 120 0016 0243     		orrs	r2, r2, r0
 121 0018 1A60     		str	r2, [r3]
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 122              		.loc 1 193 1 view .LVU20
 123 001a 7047     		bx	lr
 124              		.cfi_endproc
 125              	.LFE119:
 127              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 128              		.align	1
 129              		.global	rcu_periph_clock_sleep_disable
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	rcu_periph_clock_sleep_disable:
 136              	.LVL6:
 137              	.LFB120:
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 138              		.loc 1 205 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 143              		.loc 1 206 5 view .LVU22
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 7


 144              		.loc 1 206 25 is_stmt 0 view .LVU23
 145 0000 8309     		lsrs	r3, r0, #6
 146 0002 03F18043 		add	r3, r3, #1073741824
 147 0006 03F50433 		add	r3, r3, #135168
 148 000a 1A68     		ldr	r2, [r3]
 149              		.loc 1 206 29 view .LVU24
 150 000c 00F01F00 		and	r0, r0, #31
 151              	.LVL7:
 152              		.loc 1 206 29 view .LVU25
 153 0010 0121     		movs	r1, #1
 154 0012 01FA00F0 		lsl	r0, r1, r0
 155              		.loc 1 206 25 view .LVU26
 156 0016 22EA0002 		bic	r2, r2, r0
 157 001a 1A60     		str	r2, [r3]
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 158              		.loc 1 207 1 view .LVU27
 159 001c 7047     		bx	lr
 160              		.cfi_endproc
 161              	.LFE120:
 163              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 164              		.align	1
 165              		.global	rcu_periph_reset_enable
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	rcu_periph_reset_enable:
 172              	.LVL8:
 173              	.LFB121:
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the peripherals
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 174              		.loc 1 234 1 is_stmt 1 view -0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 8


 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 179              		.loc 1 235 5 view .LVU29
 180              		.loc 1 235 31 is_stmt 0 view .LVU30
 181 0000 8309     		lsrs	r3, r0, #6
 182 0002 03F18043 		add	r3, r3, #1073741824
 183 0006 03F50433 		add	r3, r3, #135168
 184 000a 1A68     		ldr	r2, [r3]
 185              		.loc 1 235 34 view .LVU31
 186 000c 00F01F00 		and	r0, r0, #31
 187              	.LVL9:
 188              		.loc 1 235 34 view .LVU32
 189 0010 0121     		movs	r1, #1
 190 0012 01FA00F0 		lsl	r0, r1, r0
 191              		.loc 1 235 31 view .LVU33
 192 0016 0243     		orrs	r2, r2, r0
 193 0018 1A60     		str	r2, [r3]
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 194              		.loc 1 236 1 view .LVU34
 195 001a 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE121:
 199              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 200              		.align	1
 201              		.global	rcu_periph_reset_disable
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	rcu_periph_reset_disable:
 208              	.LVL10:
 209              	.LFB122:
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 9


 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 210              		.loc 1 263 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 215              		.loc 1 264 5 view .LVU36
 216              		.loc 1 264 31 is_stmt 0 view .LVU37
 217 0000 8309     		lsrs	r3, r0, #6
 218 0002 03F18043 		add	r3, r3, #1073741824
 219 0006 03F50433 		add	r3, r3, #135168
 220 000a 1A68     		ldr	r2, [r3]
 221              		.loc 1 264 35 view .LVU38
 222 000c 00F01F00 		and	r0, r0, #31
 223              	.LVL11:
 224              		.loc 1 264 35 view .LVU39
 225 0010 0121     		movs	r1, #1
 226 0012 01FA00F0 		lsl	r0, r1, r0
 227              		.loc 1 264 31 view .LVU40
 228 0016 22EA0002 		bic	r2, r2, r0
 229 001a 1A60     		str	r2, [r3]
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 230              		.loc 1 265 1 view .LVU41
 231 001c 7047     		bx	lr
 232              		.cfi_endproc
 233              	.LFE122:
 235              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 236              		.align	1
 237              		.global	rcu_bkp_reset_enable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
 243              	rcu_bkp_reset_enable:
 244              	.LFB123:
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the BKP domain
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 245              		.loc 1 274 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 250              		.loc 1 275 5 view .LVU43
 251              		.loc 1 275 15 is_stmt 0 view .LVU44
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 10


 252 0000 024A     		ldr	r2, .L8
 253 0002 1368     		ldr	r3, [r2]
 254 0004 43F48033 		orr	r3, r3, #65536
 255 0008 1360     		str	r3, [r2]
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 256              		.loc 1 276 1 view .LVU45
 257 000a 7047     		bx	lr
 258              	.L9:
 259              		.align	2
 260              	.L8:
 261 000c 20100240 		.word	1073877024
 262              		.cfi_endproc
 263              	.LFE123:
 265              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 266              		.align	1
 267              		.global	rcu_bkp_reset_disable
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	rcu_bkp_reset_disable:
 274              	.LFB124:
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 275              		.loc 1 285 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 280              		.loc 1 286 5 view .LVU47
 281              		.loc 1 286 15 is_stmt 0 view .LVU48
 282 0000 024A     		ldr	r2, .L11
 283 0002 1368     		ldr	r3, [r2]
 284 0004 23F48033 		bic	r3, r3, #65536
 285 0008 1360     		str	r3, [r2]
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 286              		.loc 1 287 1 view .LVU49
 287 000a 7047     		bx	lr
 288              	.L12:
 289              		.align	2
 290              	.L11:
 291 000c 20100240 		.word	1073877024
 292              		.cfi_endproc
 293              	.LFE124:
 295              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 296              		.align	1
 297              		.global	rcu_system_clock_source_config
 298              		.syntax unified
 299              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 11


 300              		.thumb_func
 301              		.fpu fpv4-sp-d16
 303              	rcu_system_clock_source_config:
 304              	.LVL12:
 305              	.LFB125:
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the system clock source
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 306              		.loc 1 300 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 311              		.loc 1 301 5 view .LVU51
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 312              		.loc 1 303 5 view .LVU52
 313              		.loc 1 303 9 is_stmt 0 view .LVU53
 314 0000 034A     		ldr	r2, .L14
 315 0002 1368     		ldr	r3, [r2]
 316              	.LVL13:
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 317              		.loc 1 305 5 is_stmt 1 view .LVU54
 318              		.loc 1 305 9 is_stmt 0 view .LVU55
 319 0004 23F00303 		bic	r3, r3, #3
 320              	.LVL14:
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 321              		.loc 1 306 5 is_stmt 1 view .LVU56
 322              		.loc 1 306 21 is_stmt 0 view .LVU57
 323 0008 1843     		orrs	r0, r0, r3
 324              	.LVL15:
 325              		.loc 1 306 14 view .LVU58
 326 000a 1060     		str	r0, [r2]
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 327              		.loc 1 307 1 view .LVU59
 328 000c 7047     		bx	lr
 329              	.L15:
 330 000e 00BF     		.align	2
 331              	.L14:
 332 0010 04100240 		.word	1073876996
 333              		.cfi_endproc
 334              	.LFE125:
 336              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 337              		.align	1
 338              		.global	rcu_system_clock_source_get
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 12


 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu fpv4-sp-d16
 344              	rcu_system_clock_source_get:
 345              	.LFB126:
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock source
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 346              		.loc 1 319 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 351              		.loc 1 320 5 view .LVU61
 352              		.loc 1 320 22 is_stmt 0 view .LVU62
 353 0000 024B     		ldr	r3, .L17
 354 0002 1868     		ldr	r0, [r3]
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 355              		.loc 1 321 1 view .LVU63
 356 0004 00F00C00 		and	r0, r0, #12
 357 0008 7047     		bx	lr
 358              	.L18:
 359 000a 00BF     		.align	2
 360              	.L17:
 361 000c 04100240 		.word	1073876996
 362              		.cfi_endproc
 363              	.LFE126:
 365              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 366              		.align	1
 367              		.global	rcu_ahb_clock_config
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	rcu_ahb_clock_config:
 374              	.LVL16:
 375              	.LFB127:
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 13


 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 376              		.loc 1 332 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 381              		.loc 1 333 5 view .LVU65
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 382              		.loc 1 335 5 view .LVU66
 383              		.loc 1 335 9 is_stmt 0 view .LVU67
 384 0000 034A     		ldr	r2, .L20
 385 0002 1368     		ldr	r3, [r2]
 386              	.LVL17:
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 387              		.loc 1 338 5 is_stmt 1 view .LVU68
 388              		.loc 1 338 9 is_stmt 0 view .LVU69
 389 0004 23F0F003 		bic	r3, r3, #240
 390              	.LVL18:
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 391              		.loc 1 339 5 is_stmt 1 view .LVU70
 392              		.loc 1 339 21 is_stmt 0 view .LVU71
 393 0008 1843     		orrs	r0, r0, r3
 394              	.LVL19:
 395              		.loc 1 339 14 view .LVU72
 396 000a 1060     		str	r0, [r2]
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 397              		.loc 1 340 1 view .LVU73
 398 000c 7047     		bx	lr
 399              	.L21:
 400 000e 00BF     		.align	2
 401              	.L20:
 402 0010 04100240 		.word	1073876996
 403              		.cfi_endproc
 404              	.LFE127:
 406              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 407              		.align	1
 408              		.global	rcu_apb1_clock_config
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	rcu_apb1_clock_config:
 415              	.LVL20:
 416              	.LFB128:
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 14


 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 417              		.loc 1 355 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 422              		.loc 1 356 5 view .LVU75
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 423              		.loc 1 358 5 view .LVU76
 424              		.loc 1 358 9 is_stmt 0 view .LVU77
 425 0000 034A     		ldr	r2, .L23
 426 0002 1368     		ldr	r3, [r2]
 427              	.LVL21:
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 428              		.loc 1 361 5 is_stmt 1 view .LVU78
 429              		.loc 1 361 9 is_stmt 0 view .LVU79
 430 0004 23F4E063 		bic	r3, r3, #1792
 431              	.LVL22:
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 432              		.loc 1 362 5 is_stmt 1 view .LVU80
 433              		.loc 1 362 21 is_stmt 0 view .LVU81
 434 0008 1843     		orrs	r0, r0, r3
 435              	.LVL23:
 436              		.loc 1 362 14 view .LVU82
 437 000a 1060     		str	r0, [r2]
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 438              		.loc 1 363 1 view .LVU83
 439 000c 7047     		bx	lr
 440              	.L24:
 441 000e 00BF     		.align	2
 442              	.L23:
 443 0010 04100240 		.word	1073876996
 444              		.cfi_endproc
 445              	.LFE128:
 447              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 448              		.align	1
 449              		.global	rcu_apb2_clock_config
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu fpv4-sp-d16
 455              	rcu_apb2_clock_config:
 456              	.LVL24:
 457              	.LFB129:
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 15


 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 458              		.loc 1 378 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 463              		.loc 1 379 5 view .LVU85
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 464              		.loc 1 381 5 view .LVU86
 465              		.loc 1 381 9 is_stmt 0 view .LVU87
 466 0000 034A     		ldr	r2, .L26
 467 0002 1368     		ldr	r3, [r2]
 468              	.LVL25:
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 469              		.loc 1 384 5 is_stmt 1 view .LVU88
 470              		.loc 1 384 9 is_stmt 0 view .LVU89
 471 0004 23F46053 		bic	r3, r3, #14336
 472              	.LVL26:
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 473              		.loc 1 385 5 is_stmt 1 view .LVU90
 474              		.loc 1 385 21 is_stmt 0 view .LVU91
 475 0008 1843     		orrs	r0, r0, r3
 476              	.LVL27:
 477              		.loc 1 385 14 view .LVU92
 478 000a 1060     		str	r0, [r2]
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 479              		.loc 1 386 1 view .LVU93
 480 000c 7047     		bx	lr
 481              	.L27:
 482 000e 00BF     		.align	2
 483              	.L26:
 484 0010 04100240 		.word	1073876996
 485              		.cfi_endproc
 486              	.LFE129:
 488              		.section	.text.rcu_ckout0_config,"ax",%progbits
 489              		.align	1
 490              		.global	rcu_ckout0_config
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	rcu_ckout0_config:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 16


 497              	.LVL28:
 498              	.LFB130:
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 499              		.loc 1 405 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 504              		.loc 1 406 5 view .LVU95
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 505              		.loc 1 408 5 view .LVU96
 506              		.loc 1 408 9 is_stmt 0 view .LVU97
 507 0000 034A     		ldr	r2, .L29
 508 0002 1368     		ldr	r3, [r2]
 509              	.LVL29:
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 510              		.loc 1 411 5 is_stmt 1 view .LVU98
 511              		.loc 1 411 9 is_stmt 0 view .LVU99
 512 0004 23F0E063 		bic	r3, r3, #117440512
 513              	.LVL30:
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 514              		.loc 1 412 5 is_stmt 1 view .LVU100
 515              		.loc 1 412 21 is_stmt 0 view .LVU101
 516 0008 1843     		orrs	r0, r0, r3
 517              	.LVL31:
 518              		.loc 1 412 14 view .LVU102
 519 000a 1060     		str	r0, [r2]
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 520              		.loc 1 413 1 view .LVU103
 521 000c 7047     		bx	lr
 522              	.L30:
 523 000e 00BF     		.align	2
 524              	.L29:
 525 0010 04100240 		.word	1073876996
 526              		.cfi_endproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 17


 527              	.LFE130:
 529              		.section	.text.rcu_pll_config,"ax",%progbits
 530              		.align	1
 531              		.global	rcu_pll_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	rcu_pll_config:
 538              	.LVL32:
 539              	.LFB131:
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 540              		.loc 1 428 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 545              		.loc 1 429 5 view .LVU105
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 546              		.loc 1 431 5 view .LVU106
 547              		.loc 1 431 9 is_stmt 0 view .LVU107
 548 0000 044A     		ldr	r2, .L32
 549 0002 1368     		ldr	r3, [r2]
 550              	.LVL33:
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 551              		.loc 1 434 5 is_stmt 1 view .LVU108
 552              		.loc 1 434 9 is_stmt 0 view .LVU109
 553 0004 23F09043 		bic	r3, r3, #1207959552
 554              	.LVL34:
 555              		.loc 1 434 9 view .LVU110
 556 0008 23F47413 		bic	r3, r3, #3997696
 557              	.LVL35:
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 558              		.loc 1 435 5 is_stmt 1 view .LVU111
 559              		.loc 1 435 21 is_stmt 0 view .LVU112
 560 000c 0143     		orrs	r1, r1, r0
 561              	.LVL36:
 562              		.loc 1 435 9 view .LVU113
 563 000e 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 18


 564              	.LVL37:
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 565              		.loc 1 437 5 is_stmt 1 view .LVU114
 566              		.loc 1 437 14 is_stmt 0 view .LVU115
 567 0010 1360     		str	r3, [r2]
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 568              		.loc 1 438 1 view .LVU116
 569 0012 7047     		bx	lr
 570              	.L33:
 571              		.align	2
 572              	.L32:
 573 0014 04100240 		.word	1073876996
 574              		.cfi_endproc
 575              	.LFE131:
 577              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 578              		.align	1
 579              		.global	rcu_pllpresel_config
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 583              		.fpu fpv4-sp-d16
 585              	rcu_pllpresel_config:
 586              	.LVL38:
 587              	.LFB132:
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 588              		.loc 1 450 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 593              		.loc 1 451 5 view .LVU118
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 594              		.loc 1 453 5 view .LVU119
 595              		.loc 1 453 9 is_stmt 0 view .LVU120
 596 0000 034A     		ldr	r2, .L35
 597 0002 1368     		ldr	r3, [r2]
 598              	.LVL39:
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source preselection */
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 599              		.loc 1 456 5 is_stmt 1 view .LVU121
 600              		.loc 1 456 9 is_stmt 0 view .LVU122
 601 0004 23F08043 		bic	r3, r3, #1073741824
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 19


 602              	.LVL40:
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= pll_presel;
 603              		.loc 1 457 5 is_stmt 1 view .LVU123
 604              		.loc 1 457 9 is_stmt 0 view .LVU124
 605 0008 1843     		orrs	r0, r0, r3
 606              	.LVL41:
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 607              		.loc 1 459 5 is_stmt 1 view .LVU125
 608              		.loc 1 459 14 is_stmt 0 view .LVU126
 609 000a 1060     		str	r0, [r2]
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 610              		.loc 1 460 1 view .LVU127
 611 000c 7047     		bx	lr
 612              	.L36:
 613 000e 00BF     		.align	2
 614              	.L35:
 615 0010 2C100240 		.word	1073877036
 616              		.cfi_endproc
 617              	.LFE132:
 619              		.section	.text.rcu_predv0_config,"ax",%progbits
 620              		.align	1
 621              		.global	rcu_predv0_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 625              		.fpu fpv4-sp-d16
 627              	rcu_predv0_config:
 628              	.LVL42:
 629              	.LFB133:
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 630              		.loc 1 471 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 635              		.loc 1 472 5 view .LVU129
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 636              		.loc 1 474 5 view .LVU130
 637              		.loc 1 474 9 is_stmt 0 view .LVU131
 638 0000 054B     		ldr	r3, .L40
 639 0002 1B68     		ldr	r3, [r3]
 640              	.LVL43:
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 20


 641              		.loc 1 476 5 is_stmt 1 view .LVU132
 642              		.loc 1 476 9 is_stmt 0 view .LVU133
 643 0004 23F40033 		bic	r3, r3, #131072
 644              	.LVL44:
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 645              		.loc 1 477 5 is_stmt 1 view .LVU134
 646              		.loc 1 477 7 is_stmt 0 view .LVU135
 647 0008 0128     		cmp	r0, #1
 648 000a 02D0     		beq	.L39
 649              	.L38:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 650              		.loc 1 482 5 is_stmt 1 view .LVU136
 651              		.loc 1 482 14 is_stmt 0 view .LVU137
 652 000c 024A     		ldr	r2, .L40
 653 000e 1360     		str	r3, [r2]
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 654              		.loc 1 483 1 view .LVU138
 655 0010 7047     		bx	lr
 656              	.L39:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 657              		.loc 1 479 9 is_stmt 1 view .LVU139
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 658              		.loc 1 479 13 is_stmt 0 view .LVU140
 659 0012 43F40033 		orr	r3, r3, #131072
 660              	.LVL45:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 661              		.loc 1 479 13 view .LVU141
 662 0016 F9E7     		b	.L38
 663              	.L41:
 664              		.align	2
 665              	.L40:
 666 0018 04100240 		.word	1073876996
 667              		.cfi_endproc
 668              	.LFE133:
 670              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 671              		.align	1
 672              		.global	rcu_adc_clock_config
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 676              		.fpu fpv4-sp-d16
 678              	rcu_adc_clock_config:
 679              	.LVL46:
 680              	.LFB134:
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 21


 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= predv1_div;
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20)
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 22


 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB/5
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB/6
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB/10
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB/20
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 681              		.loc 1 578 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 686              		.loc 1 579 5 view .LVU143
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 687              		.loc 1 582 5 view .LVU144
 688              		.loc 1 582 10 is_stmt 0 view .LVU145
 689 0000 144B     		ldr	r3, .L48
 690 0002 1B68     		ldr	r3, [r3]
 691              	.LVL47:
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 692              		.loc 1 583 5 is_stmt 1 view .LVU146
 693              		.loc 1 583 10 is_stmt 0 view .LVU147
 694 0004 23F08053 		bic	r3, r3, #268435456
 695              	.LVL48:
 696              		.loc 1 583 10 view .LVU148
 697 0008 23F44043 		bic	r3, r3, #49152
 698              	.LVL49:
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 699              		.loc 1 584 5 is_stmt 1 view .LVU149
 700              		.loc 1 584 10 is_stmt 0 view .LVU150
 701 000c 124A     		ldr	r2, .L48+4
 702 000e 1268     		ldr	r2, [r2]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 23


 703              	.LVL50:
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 704              		.loc 1 585 5 is_stmt 1 view .LVU151
 705              		.loc 1 585 10 is_stmt 0 view .LVU152
 706 0010 22F00052 		bic	r2, r2, #536870912
 707              	.LVL51:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(adc_psc){
 708              		.loc 1 588 5 is_stmt 1 view .LVU153
 709 0014 0B28     		cmp	r0, #11
 710 0016 09D8     		bhi	.L43
 711 0018 DFE800F0 		tbb	[pc, r0]
 712              	.L45:
 713 001c 06       		.byte	(.L47-.L45)/2
 714 001d 06       		.byte	(.L47-.L45)/2
 715 001e 06       		.byte	(.L47-.L45)/2
 716 001f 06       		.byte	(.L47-.L45)/2
 717 0020 08       		.byte	(.L43-.L45)/2
 718 0021 0D       		.byte	(.L46-.L45)/2
 719 0022 08       		.byte	(.L43-.L45)/2
 720 0023 0D       		.byte	(.L46-.L45)/2
 721 0024 14       		.byte	(.L44-.L45)/2
 722 0025 14       		.byte	(.L44-.L45)/2
 723 0026 14       		.byte	(.L44-.L45)/2
 724 0027 14       		.byte	(.L44-.L45)/2
 725              		.p2align 1
 726              	.L47:
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 727              		.loc 1 593 13 view .LVU154
 728              		.loc 1 593 18 is_stmt 0 view .LVU155
 729 0028 43EA8033 		orr	r3, r3, r0, lsl #14
 730              	.LVL52:
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 731              		.loc 1 594 13 is_stmt 1 view .LVU156
 732              	.L43:
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         default:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 24


 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the register */
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 733              		.loc 1 616 5 view .LVU157
 734              		.loc 1 616 14 is_stmt 0 view .LVU158
 735 002c 0949     		ldr	r1, .L48
 736 002e 0B60     		str	r3, [r1]
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 737              		.loc 1 617 5 is_stmt 1 view .LVU159
 738              		.loc 1 617 14 is_stmt 0 view .LVU160
 739 0030 094B     		ldr	r3, .L48+4
 740              	.LVL53:
 741              		.loc 1 617 14 view .LVU161
 742 0032 1A60     		str	r2, [r3]
 743              	.LVL54:
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 744              		.loc 1 618 1 view .LVU162
 745 0034 7047     		bx	lr
 746              	.LVL55:
 747              	.L46:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 748              		.loc 1 598 13 is_stmt 1 view .LVU163
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 749              		.loc 1 599 13 view .LVU164
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 750              		.loc 1 599 31 is_stmt 0 view .LVU165
 751 0036 0949     		ldr	r1, .L48+8
 752 0038 01EA8030 		and	r0, r1, r0, lsl #14
 753              	.LVL56:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 754              		.loc 1 599 18 view .LVU166
 755 003c 0343     		orrs	r3, r3, r0
 756              	.LVL57:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 757              		.loc 1 599 18 view .LVU167
 758 003e 43F08053 		orr	r3, r3, #268435456
 759              	.LVL58:
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 760              		.loc 1 600 13 is_stmt 1 view .LVU168
 761 0042 F3E7     		b	.L43
 762              	.LVL59:
 763              	.L44:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 764              		.loc 1 606 13 view .LVU169
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 765              		.loc 1 607 13 view .LVU170
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 766              		.loc 1 607 30 is_stmt 0 view .LVU171
 767 0044 0649     		ldr	r1, .L48+12
 768 0046 01EA8030 		and	r0, r1, r0, lsl #14
 769              	.LVL60:
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 770              		.loc 1 607 18 view .LVU172
 771 004a 0343     		orrs	r3, r3, r0
 772              	.LVL61:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 25


 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 773              		.loc 1 608 13 is_stmt 1 view .LVU173
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 774              		.loc 1 608 18 is_stmt 0 view .LVU174
 775 004c 42F00052 		orr	r2, r2, #536870912
 776              	.LVL62:
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 777              		.loc 1 609 13 is_stmt 1 view .LVU175
 778 0050 ECE7     		b	.L43
 779              	.L49:
 780 0052 00BF     		.align	2
 781              	.L48:
 782 0054 04100240 		.word	1073876996
 783 0058 2C100240 		.word	1073877036
 784 005c 00C0FEFF 		.word	-81920
 785 0060 00C0FCFF 		.word	-212992
 786              		.cfi_endproc
 787              	.LFE134:
 789              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 790              		.align	1
 791              		.global	rcu_usb_clock_config
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 795              		.fpu fpv4-sp-d16
 797              	rcu_usb_clock_config:
 798              	.LVL63:
 799              	.LFB135:
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD/USBFS prescaler select CK_PLL/3
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD/USBFS prescaler select CK_PLL/3.5
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD/USBFS prescaler select CK_PLL/4
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 800              		.loc 1 635 1 view -0
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 805              		.loc 1 636 5 view .LVU177
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 806              		.loc 1 638 5 view .LVU178
 807              		.loc 1 638 9 is_stmt 0 view .LVU179
 808 0000 034A     		ldr	r2, .L51
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 26


 809 0002 1368     		ldr	r3, [r2]
 810              	.LVL64:
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 811              		.loc 1 642 5 is_stmt 1 view .LVU180
 812              		.loc 1 642 9 is_stmt 0 view .LVU181
 813 0004 23F44003 		bic	r3, r3, #12582912
 814              	.LVL65:
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 815              		.loc 1 647 5 is_stmt 1 view .LVU182
 816              		.loc 1 647 21 is_stmt 0 view .LVU183
 817 0008 1843     		orrs	r0, r0, r3
 818              	.LVL66:
 819              		.loc 1 647 14 view .LVU184
 820 000a 1060     		str	r0, [r2]
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 821              		.loc 1 648 1 view .LVU185
 822 000c 7047     		bx	lr
 823              	.L52:
 824 000e 00BF     		.align	2
 825              	.L51:
 826 0010 04100240 		.word	1073876996
 827              		.cfi_endproc
 828              	.LFE135:
 830              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 831              		.align	1
 832              		.global	rcu_rtc_clock_config
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 836              		.fpu fpv4-sp-d16
 838              	rcu_rtc_clock_config:
 839              	.LVL67:
 840              	.LFB136:
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 841              		.loc 1 662 1 is_stmt 1 view -0
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 27


 844              		@ frame_needed = 0, uses_anonymous_args = 0
 845              		@ link register save eliminated.
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 846              		.loc 1 663 5 view .LVU187
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
 847              		.loc 1 665 5 view .LVU188
 848              		.loc 1 665 9 is_stmt 0 view .LVU189
 849 0000 034A     		ldr	r2, .L54
 850 0002 1368     		ldr	r3, [r2]
 851              	.LVL68:
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 852              		.loc 1 667 5 is_stmt 1 view .LVU190
 853              		.loc 1 667 9 is_stmt 0 view .LVU191
 854 0004 23F44073 		bic	r3, r3, #768
 855              	.LVL69:
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 856              		.loc 1 668 5 is_stmt 1 view .LVU192
 857              		.loc 1 668 22 is_stmt 0 view .LVU193
 858 0008 1843     		orrs	r0, r0, r3
 859              	.LVL70:
 860              		.loc 1 668 15 view .LVU194
 861 000a 1060     		str	r0, [r2]
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 862              		.loc 1 669 1 view .LVU195
 863 000c 7047     		bx	lr
 864              	.L55:
 865 000e 00BF     		.align	2
 866              	.L54:
 867 0010 20100240 		.word	1073877024
 868              		.cfi_endproc
 869              	.LFE136:
 871              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 872              		.align	1
 873              		.global	rcu_ck48m_clock_config
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 877              		.fpu fpv4-sp-d16
 879              	rcu_ck48m_clock_config:
 880              	.LVL71:
 881              	.LFB137:
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 28


 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 882              		.loc 1 721 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              		@ link register save eliminated.
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 887              		.loc 1 722 5 view .LVU197
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 888              		.loc 1 724 5 view .LVU198
 889              		.loc 1 724 9 is_stmt 0 view .LVU199
 890 0000 034A     		ldr	r2, .L57
 891 0002 1368     		ldr	r3, [r2]
 892              	.LVL72:
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 893              		.loc 1 726 5 is_stmt 1 view .LVU200
 894              		.loc 1 726 9 is_stmt 0 view .LVU201
 895 0004 23F00103 		bic	r3, r3, #1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 29


 896              	.LVL73:
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 897              		.loc 1 727 5 is_stmt 1 view .LVU202
 898              		.loc 1 727 23 is_stmt 0 view .LVU203
 899 0008 1843     		orrs	r0, r0, r3
 900              	.LVL74:
 901              		.loc 1 727 16 view .LVU204
 902 000a 1060     		str	r0, [r2]
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 903              		.loc 1 728 1 view .LVU205
 904 000c 7047     		bx	lr
 905              	.L58:
 906 000e 00BF     		.align	2
 907              	.L57:
 908 0010 C0100240 		.word	1073877184
 909              		.cfi_endproc
 910              	.LFE137:
 912              		.section	.text.rcu_flag_get,"ax",%progbits
 913              		.align	1
 914              		.global	rcu_flag_get
 915              		.syntax unified
 916              		.thumb
 917              		.thumb_func
 918              		.fpu fpv4-sp-d16
 920              	rcu_flag_get:
 921              	.LVL75:
 922              	.LFB138:
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 923              		.loc 1 752 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu flag */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 30


 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 928              		.loc 1 754 5 view .LVU207
 929              		.loc 1 754 18 is_stmt 0 view .LVU208
 930 0000 8309     		lsrs	r3, r0, #6
 931 0002 03F18043 		add	r3, r3, #1073741824
 932 0006 03F50433 		add	r3, r3, #135168
 933 000a 1B68     		ldr	r3, [r3]
 934              		.loc 1 754 38 view .LVU209
 935 000c 00F01F00 		and	r0, r0, #31
 936              	.LVL76:
 937              		.loc 1 754 14 view .LVU210
 938 0010 23FA00F0 		lsr	r0, r3, r0
 939              		.loc 1 754 7 view .LVU211
 940 0014 10F0010F 		tst	r0, #1
 941 0018 01D0     		beq	.L61
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 942              		.loc 1 755 16 view .LVU212
 943 001a 0120     		movs	r0, #1
 944 001c 7047     		bx	lr
 945              	.L61:
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 946              		.loc 1 757 16 view .LVU213
 947 001e 0020     		movs	r0, #0
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 948              		.loc 1 759 1 view .LVU214
 949 0020 7047     		bx	lr
 950              		.cfi_endproc
 951              	.LFE138:
 953              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 954              		.align	1
 955              		.global	rcu_all_reset_flag_clear
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 959              		.fpu fpv4-sp-d16
 961              	rcu_all_reset_flag_clear:
 962              	.LFB139:
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear all the reset flag
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 963              		.loc 1 768 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 968              		.loc 1 769 5 view .LVU216
 969              		.loc 1 769 16 is_stmt 0 view .LVU217
 970 0000 024A     		ldr	r2, .L63
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 31


 971 0002 1368     		ldr	r3, [r2]
 972 0004 43F08073 		orr	r3, r3, #16777216
 973 0008 1360     		str	r3, [r2]
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 974              		.loc 1 770 1 view .LVU218
 975 000a 7047     		bx	lr
 976              	.L64:
 977              		.align	2
 978              	.L63:
 979 000c 24100240 		.word	1073877028
 980              		.cfi_endproc
 981              	.LFE139:
 983              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 984              		.align	1
 985              		.global	rcu_interrupt_flag_get
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 989              		.fpu fpv4-sp-d16
 991              	rcu_interrupt_flag_get:
 992              	.LVL77:
 993              	.LFB140:
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 994              		.loc 1 789 1 is_stmt 1 view -0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 0
 997              		@ frame_needed = 0, uses_anonymous_args = 0
 998              		@ link register save eliminated.
 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 999              		.loc 1 791 5 view .LVU220
 1000              		.loc 1 791 18 is_stmt 0 view .LVU221
 1001 0000 8309     		lsrs	r3, r0, #6
 1002 0002 03F18043 		add	r3, r3, #1073741824
 1003 0006 03F50433 		add	r3, r3, #135168
 1004 000a 1B68     		ldr	r3, [r3]
 1005              		.loc 1 791 42 view .LVU222
 1006 000c 00F01F00 		and	r0, r0, #31
 1007              	.LVL78:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 32


 1008              		.loc 1 791 14 view .LVU223
 1009 0010 23FA00F0 		lsr	r0, r3, r0
 1010              		.loc 1 791 7 view .LVU224
 1011 0014 10F0010F 		tst	r0, #1
 1012 0018 01D0     		beq	.L67
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 1013              		.loc 1 792 16 view .LVU225
 1014 001a 0120     		movs	r0, #1
 1015 001c 7047     		bx	lr
 1016              	.L67:
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 1017              		.loc 1 794 16 view .LVU226
 1018 001e 0020     		movs	r0, #0
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1019              		.loc 1 796 1 view .LVU227
 1020 0020 7047     		bx	lr
 1021              		.cfi_endproc
 1022              	.LFE140:
 1024              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1025              		.align	1
 1026              		.global	rcu_interrupt_flag_clear
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu fpv4-sp-d16
 1032              	rcu_interrupt_flag_clear:
 1033              	.LVL79:
 1034              	.LFB141:
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear the interrupt flags
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1035              		.loc 1 815 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 1040              		.loc 1 816 5 view .LVU229
 1041              		.loc 1 816 27 is_stmt 0 view .LVU230
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 33


 1042 0000 8309     		lsrs	r3, r0, #6
 1043 0002 03F18043 		add	r3, r3, #1073741824
 1044 0006 03F50433 		add	r3, r3, #135168
 1045 000a 1A68     		ldr	r2, [r3]
 1046              		.loc 1 816 30 view .LVU231
 1047 000c 00F01F00 		and	r0, r0, #31
 1048              	.LVL80:
 1049              		.loc 1 816 30 view .LVU232
 1050 0010 0121     		movs	r1, #1
 1051 0012 01FA00F0 		lsl	r0, r1, r0
 1052              		.loc 1 816 27 view .LVU233
 1053 0016 0243     		orrs	r2, r2, r0
 1054 0018 1A60     		str	r2, [r3]
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1055              		.loc 1 817 1 view .LVU234
 1056 001a 7047     		bx	lr
 1057              		.cfi_endproc
 1058              	.LFE141:
 1060              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1061              		.align	1
 1062              		.global	rcu_interrupt_enable
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1066              		.fpu fpv4-sp-d16
 1068              	rcu_interrupt_enable:
 1069              	.LVL81:
 1070              	.LFB142:
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1071              		.loc 1 835 1 is_stmt 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 0
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 1076              		.loc 1 836 5 view .LVU236
 1077              		.loc 1 836 28 is_stmt 0 view .LVU237
 1078 0000 8309     		lsrs	r3, r0, #6
 1079 0002 03F18043 		add	r3, r3, #1073741824
 1080 0006 03F50433 		add	r3, r3, #135168
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 34


 1081 000a 1A68     		ldr	r2, [r3]
 1082              		.loc 1 836 31 view .LVU238
 1083 000c 00F01F00 		and	r0, r0, #31
 1084              	.LVL82:
 1085              		.loc 1 836 31 view .LVU239
 1086 0010 0121     		movs	r1, #1
 1087 0012 01FA00F0 		lsl	r0, r1, r0
 1088              		.loc 1 836 28 view .LVU240
 1089 0016 0243     		orrs	r2, r2, r0
 1090 0018 1A60     		str	r2, [r3]
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1091              		.loc 1 837 1 view .LVU241
 1092 001a 7047     		bx	lr
 1093              		.cfi_endproc
 1094              	.LFE142:
 1096              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1097              		.align	1
 1098              		.global	rcu_interrupt_disable
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1102              		.fpu fpv4-sp-d16
 1104              	rcu_interrupt_disable:
 1105              	.LVL83:
 1106              	.LFB143:
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1107              		.loc 1 855 1 is_stmt 1 view -0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 0, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 1112              		.loc 1 856 5 view .LVU243
 1113              		.loc 1 856 28 is_stmt 0 view .LVU244
 1114 0000 8309     		lsrs	r3, r0, #6
 1115 0002 03F18043 		add	r3, r3, #1073741824
 1116 0006 03F50433 		add	r3, r3, #135168
 1117 000a 1A68     		ldr	r2, [r3]
 1118              		.loc 1 856 32 view .LVU245
 1119 000c 00F01F00 		and	r0, r0, #31
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 35


 1120              	.LVL84:
 1121              		.loc 1 856 32 view .LVU246
 1122 0010 0121     		movs	r1, #1
 1123 0012 01FA00F0 		lsl	r0, r1, r0
 1124              		.loc 1 856 28 view .LVU247
 1125 0016 22EA0002 		bic	r2, r2, r0
 1126 001a 1A60     		str	r2, [r3]
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1127              		.loc 1 857 1 view .LVU248
 1128 001c 7047     		bx	lr
 1129              		.cfi_endproc
 1130              	.LFE143:
 1132              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1133              		.align	1
 1134              		.global	rcu_lxtal_drive_capability_config
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1138              		.fpu fpv4-sp-d16
 1140              	rcu_lxtal_drive_capability_config:
 1141              	.LVL85:
 1142              	.LFB144:
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1143              		.loc 1 871 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1148              		.loc 1 872 5 view .LVU250
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 1149              		.loc 1 874 5 view .LVU251
 1150              		.loc 1 874 9 is_stmt 0 view .LVU252
 1151 0000 034A     		ldr	r2, .L72
 1152 0002 1368     		ldr	r3, [r2]
 1153              	.LVL86:
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1154              		.loc 1 877 5 is_stmt 1 view .LVU253
 1155              		.loc 1 877 9 is_stmt 0 view .LVU254
 1156 0004 23F01803 		bic	r3, r3, #24
 1157              	.LVL87:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 36


 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1158              		.loc 1 878 5 is_stmt 1 view .LVU255
 1159              		.loc 1 878 22 is_stmt 0 view .LVU256
 1160 0008 1843     		orrs	r0, r0, r3
 1161              	.LVL88:
 1162              		.loc 1 878 15 view .LVU257
 1163 000a 1060     		str	r0, [r2]
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1164              		.loc 1 879 1 view .LVU258
 1165 000c 7047     		bx	lr
 1166              	.L73:
 1167 000e 00BF     		.align	2
 1168              	.L72:
 1169 0010 20100240 		.word	1073877024
 1170              		.cfi_endproc
 1171              	.LFE144:
 1173              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1174              		.align	1
 1175              		.global	rcu_osci_stab_wait
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1179              		.fpu fpv4-sp-d16
 1181              	rcu_osci_stab_wait:
 1182              	.LVL89:
 1183              	.LFB145:
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1184              		.loc 1 897 1 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188              		.loc 1 897 1 is_stmt 0 view .LVU260
 1189 0000 10B5     		push	{r4, lr}
 1190              	.LCFI0:
 1191              		.cfi_def_cfa_offset 8
 1192              		.cfi_offset 4, -8
 1193              		.cfi_offset 14, -4
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1194              		.loc 1 898 5 is_stmt 1 view .LVU261
 1195              	.LVL90:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 37


 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1196              		.loc 1 899 5 view .LVU262
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1197              		.loc 1 900 5 view .LVU263
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1198              		.loc 1 902 5 view .LVU264
 1199 0002 1828     		cmp	r0, #24
 1200 0004 73D0     		beq	.L95
 1201 0006 0BD9     		bls	.L108
 1202 0008 B0F5106F 		cmp	r0, #2304
 1203 000c 5BD0     		beq	.L98
 1204 000e 43F21003 		movw	r3, #12304
 1205 0012 9842     		cmp	r0, r3
 1206 0014 43D0     		beq	.L99
 1207 0016 B0F5006F 		cmp	r0, #2048
 1208 001a 19D0     		beq	.L100
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1209              		.loc 1 899 15 is_stmt 0 view .LVU265
 1210 001c 0020     		movs	r0, #0
 1211              	.LVL91:
 1212              	.L79:
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait LXTAL stable */
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC8M stable */
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 38


 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC48M stable */
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC40K stable */
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL stable */
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL1 stable */
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL2 stable */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 39


 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return value */
1013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return reval;
 1213              		.loc 1 1013 5 is_stmt 1 view .LVU266
1014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1214              		.loc 1 1014 1 is_stmt 0 view .LVU267
 1215 001e 10BD     		pop	{r4, pc}
 1216              	.LVL92:
 1217              	.L108:
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1218              		.loc 1 902 5 view .LVU268
 1219 0020 58B3     		cbz	r0, .L96
 1220 0022 1028     		cmp	r0, #16
 1221 0024 0BD1     		bne	.L109
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1222              		.loc 1 900 16 view .LVU269
 1223 0026 0020     		movs	r0, #0
 1224              	.LVL93:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1225              		.loc 1 898 14 view .LVU270
 1226 0028 0446     		mov	r4, r0
 1227              	.LVL94:
 1228              	.L78:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1229              		.loc 1 905 14 view .LVU271
 1230 002a 50B9     		cbnz	r0, .L83
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1231              		.loc 1 905 36 discriminator 1 view .LVU272
 1232 002c 4FF6FF73 		movw	r3, #65535
 1233 0030 9C42     		cmp	r4, r3
 1234 0032 06D0     		beq	.L83
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1235              		.loc 1 906 13 is_stmt 1 view .LVU273
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1236              		.loc 1 906 25 is_stmt 0 view .LVU274
 1237 0034 1120     		movs	r0, #17
 1238              	.LVL95:
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1239              		.loc 1 906 25 view .LVU275
 1240 0036 FFF7FEFF 		bl	rcu_flag_get
 1241              	.LVL96:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 40


 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1242              		.loc 1 907 13 is_stmt 1 view .LVU276
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1243              		.loc 1 907 20 is_stmt 0 view .LVU277
 1244 003a 0134     		adds	r4, r4, #1
 1245              	.LVL97:
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1246              		.loc 1 907 20 view .LVU278
 1247 003c F5E7     		b	.L78
 1248              	.LVL98:
 1249              	.L109:
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1250              		.loc 1 899 15 view .LVU279
 1251 003e 0020     		movs	r0, #0
 1252              	.LVL99:
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1253              		.loc 1 899 15 view .LVU280
 1254 0040 EDE7     		b	.L79
 1255              	.LVL100:
 1256              	.L83:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1257              		.loc 1 911 9 is_stmt 1 view .LVU281
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1258              		.loc 1 911 21 is_stmt 0 view .LVU282
 1259 0042 1120     		movs	r0, #17
 1260              	.LVL101:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1261              		.loc 1 911 21 view .LVU283
 1262 0044 FFF7FEFF 		bl	rcu_flag_get
 1263              	.LVL102:
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1264              		.loc 1 911 11 view .LVU284
 1265 0048 0028     		cmp	r0, #0
 1266 004a E8D0     		beq	.L79
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1267              		.loc 1 912 19 view .LVU285
 1268 004c 0120     		movs	r0, #1
 1269 004e E6E7     		b	.L79
 1270              	.LVL103:
 1271              	.L100:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1272              		.loc 1 900 16 view .LVU286
 1273 0050 0020     		movs	r0, #0
 1274              	.LVL104:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1275              		.loc 1 898 14 view .LVU287
 1276 0052 0446     		mov	r4, r0
 1277              	.LVL105:
 1278              	.L82:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1279              		.loc 1 918 14 view .LVU288
 1280 0054 48B9     		cbnz	r0, .L85
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1281              		.loc 1 918 36 discriminator 1 view .LVU289
 1282 0056 6FF07C43 		mvn	r3, #-67108864
 1283 005a 9C42     		cmp	r4, r3
 1284 005c 05D0     		beq	.L85
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 41


 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1285              		.loc 1 919 13 is_stmt 1 view .LVU290
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1286              		.loc 1 919 25 is_stmt 0 view .LVU291
 1287 005e 40F60100 		movw	r0, #2049
 1288              	.LVL106:
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1289              		.loc 1 919 25 view .LVU292
 1290 0062 FFF7FEFF 		bl	rcu_flag_get
 1291              	.LVL107:
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1292              		.loc 1 920 13 is_stmt 1 view .LVU293
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1293              		.loc 1 920 20 is_stmt 0 view .LVU294
 1294 0066 0134     		adds	r4, r4, #1
 1295              	.LVL108:
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1296              		.loc 1 920 20 view .LVU295
 1297 0068 F4E7     		b	.L82
 1298              	.L85:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1299              		.loc 1 924 9 is_stmt 1 view .LVU296
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1300              		.loc 1 924 21 is_stmt 0 view .LVU297
 1301 006a 40F60100 		movw	r0, #2049
 1302              	.LVL109:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1303              		.loc 1 924 21 view .LVU298
 1304 006e FFF7FEFF 		bl	rcu_flag_get
 1305              	.LVL110:
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1306              		.loc 1 924 11 view .LVU299
 1307 0072 0028     		cmp	r0, #0
 1308 0074 D3D0     		beq	.L79
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1309              		.loc 1 925 19 view .LVU300
 1310 0076 0120     		movs	r0, #1
 1311 0078 D1E7     		b	.L79
 1312              	.LVL111:
 1313              	.L96:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1314              		.loc 1 900 16 view .LVU301
 1315 007a 0020     		movs	r0, #0
 1316              	.LVL112:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1317              		.loc 1 898 14 view .LVU302
 1318 007c 0446     		mov	r4, r0
 1319              	.LVL113:
 1320              	.L77:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1321              		.loc 1 931 14 view .LVU303
 1322 007e 38B9     		cbnz	r0, .L87
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1323              		.loc 1 931 36 discriminator 1 view .LVU304
 1324 0080 B4F5A06F 		cmp	r4, #1280
 1325 0084 04D0     		beq	.L87
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 42


 1326              		.loc 1 932 13 is_stmt 1 view .LVU305
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1327              		.loc 1 932 25 is_stmt 0 view .LVU306
 1328 0086 0120     		movs	r0, #1
 1329              	.LVL114:
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1330              		.loc 1 932 25 view .LVU307
 1331 0088 FFF7FEFF 		bl	rcu_flag_get
 1332              	.LVL115:
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1333              		.loc 1 933 13 is_stmt 1 view .LVU308
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1334              		.loc 1 933 20 is_stmt 0 view .LVU309
 1335 008c 0134     		adds	r4, r4, #1
 1336              	.LVL116:
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1337              		.loc 1 933 20 view .LVU310
 1338 008e F6E7     		b	.L77
 1339              	.L87:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1340              		.loc 1 937 9 is_stmt 1 view .LVU311
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1341              		.loc 1 937 21 is_stmt 0 view .LVU312
 1342 0090 0120     		movs	r0, #1
 1343              	.LVL117:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1344              		.loc 1 937 21 view .LVU313
 1345 0092 FFF7FEFF 		bl	rcu_flag_get
 1346              	.LVL118:
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1347              		.loc 1 937 11 view .LVU314
 1348 0096 0028     		cmp	r0, #0
 1349 0098 C1D0     		beq	.L79
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1350              		.loc 1 938 19 view .LVU315
 1351 009a 0120     		movs	r0, #1
 1352 009c BFE7     		b	.L79
 1353              	.LVL119:
 1354              	.L99:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1355              		.loc 1 900 16 view .LVU316
 1356 009e 0020     		movs	r0, #0
 1357              	.LVL120:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1358              		.loc 1 898 14 view .LVU317
 1359 00a0 0446     		mov	r4, r0
 1360              	.LVL121:
 1361              	.L81:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1362              		.loc 1 944 14 view .LVU318
 1363 00a2 40B9     		cbnz	r0, .L89
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1364              		.loc 1 944 36 discriminator 1 view .LVU319
 1365 00a4 1B4B     		ldr	r3, .L110
 1366 00a6 9C42     		cmp	r4, r3
 1367 00a8 05D0     		beq	.L89
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 43


 1368              		.loc 1 945 13 is_stmt 1 view .LVU320
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1369              		.loc 1 945 25 is_stmt 0 view .LVU321
 1370 00aa 43F21100 		movw	r0, #12305
 1371              	.LVL122:
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1372              		.loc 1 945 25 view .LVU322
 1373 00ae FFF7FEFF 		bl	rcu_flag_get
 1374              	.LVL123:
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1375              		.loc 1 946 13 is_stmt 1 view .LVU323
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1376              		.loc 1 946 20 is_stmt 0 view .LVU324
 1377 00b2 0134     		adds	r4, r4, #1
 1378              	.LVL124:
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1379              		.loc 1 946 20 view .LVU325
 1380 00b4 F5E7     		b	.L81
 1381              	.L89:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1382              		.loc 1 950 9 is_stmt 1 view .LVU326
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1383              		.loc 1 950 22 is_stmt 0 view .LVU327
 1384 00b6 43F21100 		movw	r0, #12305
 1385              	.LVL125:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1386              		.loc 1 950 22 view .LVU328
 1387 00ba FFF7FEFF 		bl	rcu_flag_get
 1388              	.LVL126:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1389              		.loc 1 950 12 view .LVU329
 1390 00be 0028     		cmp	r0, #0
 1391 00c0 ADD0     		beq	.L79
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1392              		.loc 1 951 19 view .LVU330
 1393 00c2 0120     		movs	r0, #1
 1394 00c4 ABE7     		b	.L79
 1395              	.LVL127:
 1396              	.L98:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1397              		.loc 1 900 16 view .LVU331
 1398 00c6 0020     		movs	r0, #0
 1399              	.LVL128:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1400              		.loc 1 898 14 view .LVU332
 1401 00c8 0446     		mov	r4, r0
 1402              	.LVL129:
 1403              	.L80:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1404              		.loc 1 957 14 view .LVU333
 1405 00ca 40B9     		cbnz	r0, .L91
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1406              		.loc 1 957 36 discriminator 1 view .LVU334
 1407 00cc 114B     		ldr	r3, .L110
 1408 00ce 9C42     		cmp	r4, r3
 1409 00d0 05D0     		beq	.L91
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 44


 1410              		.loc 1 958 13 is_stmt 1 view .LVU335
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1411              		.loc 1 958 25 is_stmt 0 view .LVU336
 1412 00d2 40F60110 		movw	r0, #2305
 1413              	.LVL130:
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1414              		.loc 1 958 25 view .LVU337
 1415 00d6 FFF7FEFF 		bl	rcu_flag_get
 1416              	.LVL131:
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1417              		.loc 1 959 13 is_stmt 1 view .LVU338
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1418              		.loc 1 959 20 is_stmt 0 view .LVU339
 1419 00da 0134     		adds	r4, r4, #1
 1420              	.LVL132:
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1421              		.loc 1 959 20 view .LVU340
 1422 00dc F5E7     		b	.L80
 1423              	.L91:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1424              		.loc 1 963 9 is_stmt 1 view .LVU341
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1425              		.loc 1 963 21 is_stmt 0 view .LVU342
 1426 00de 40F60110 		movw	r0, #2305
 1427              	.LVL133:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1428              		.loc 1 963 21 view .LVU343
 1429 00e2 FFF7FEFF 		bl	rcu_flag_get
 1430              	.LVL134:
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1431              		.loc 1 963 11 view .LVU344
 1432 00e6 0028     		cmp	r0, #0
 1433 00e8 99D0     		beq	.L79
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1434              		.loc 1 964 19 view .LVU345
 1435 00ea 0120     		movs	r0, #1
 1436 00ec 97E7     		b	.L79
 1437              	.LVL135:
 1438              	.L95:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 1439              		.loc 1 900 16 view .LVU346
 1440 00ee 0020     		movs	r0, #0
 1441              	.LVL136:
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1442              		.loc 1 898 14 view .LVU347
 1443 00f0 0446     		mov	r4, r0
 1444              	.LVL137:
 1445              	.L75:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1446              		.loc 1 970 14 view .LVU348
 1447 00f2 38B9     		cbnz	r0, .L93
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1448              		.loc 1 970 36 discriminator 1 view .LVU349
 1449 00f4 074B     		ldr	r3, .L110
 1450 00f6 9C42     		cmp	r4, r3
 1451 00f8 04D0     		beq	.L93
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 45


 1452              		.loc 1 971 13 is_stmt 1 view .LVU350
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1453              		.loc 1 971 25 is_stmt 0 view .LVU351
 1454 00fa 1920     		movs	r0, #25
 1455              	.LVL138:
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1456              		.loc 1 971 25 view .LVU352
 1457 00fc FFF7FEFF 		bl	rcu_flag_get
 1458              	.LVL139:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1459              		.loc 1 972 13 is_stmt 1 view .LVU353
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1460              		.loc 1 972 20 is_stmt 0 view .LVU354
 1461 0100 0134     		adds	r4, r4, #1
 1462              	.LVL140:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1463              		.loc 1 972 20 view .LVU355
 1464 0102 F6E7     		b	.L75
 1465              	.L93:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1466              		.loc 1 976 9 is_stmt 1 view .LVU356
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1467              		.loc 1 976 21 is_stmt 0 view .LVU357
 1468 0104 1920     		movs	r0, #25
 1469              	.LVL141:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1470              		.loc 1 976 21 view .LVU358
 1471 0106 FFF7FEFF 		bl	rcu_flag_get
 1472              	.LVL142:
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1473              		.loc 1 976 11 view .LVU359
 1474 010a 0028     		cmp	r0, #0
 1475 010c 87D0     		beq	.L79
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1476              		.loc 1 977 19 view .LVU360
 1477 010e 0120     		movs	r0, #1
 1478 0110 85E7     		b	.L79
 1479              	.L111:
 1480 0112 00BF     		.align	2
 1481              	.L110:
 1482 0114 FFFF0F00 		.word	1048575
 1483              		.cfi_endproc
 1484              	.LFE145:
 1486              		.section	.text.rcu_deinit,"ax",%progbits
 1487              		.align	1
 1488              		.global	rcu_deinit
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu fpv4-sp-d16
 1494              	rcu_deinit:
 1495              	.LFB116:
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
 1496              		.loc 1 69 1 is_stmt 1 view -0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 46


 1500 0000 10B5     		push	{r4, lr}
 1501              	.LCFI1:
 1502              		.cfi_def_cfa_offset 8
 1503              		.cfi_offset 4, -8
 1504              		.cfi_offset 14, -4
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1505              		.loc 1 71 5 view .LVU362
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1506              		.loc 1 71 13 is_stmt 0 view .LVU363
 1507 0002 1A4C     		ldr	r4, .L114
 1508 0004 2368     		ldr	r3, [r4]
 1509 0006 43F00103 		orr	r3, r3, #1
 1510 000a 2360     		str	r3, [r4]
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1511              		.loc 1 72 5 is_stmt 1 view .LVU364
 1512 000c 0020     		movs	r0, #0
 1513 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1514              	.LVL143:
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1515              		.loc 1 74 5 view .LVU365
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       
 1516              		.loc 1 74 14 is_stmt 0 view .LVU366
 1517 0012 174A     		ldr	r2, .L114+4
 1518 0014 1368     		ldr	r3, [r2]
 1519 0016 23F00303 		bic	r3, r3, #3
 1520 001a 1360     		str	r3, [r2]
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1521              		.loc 1 77 5 is_stmt 1 view .LVU367
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1522              		.loc 1 77 13 is_stmt 0 view .LVU368
 1523 001c 2368     		ldr	r3, [r4]
 1524 001e 23F08473 		bic	r3, r3, #17301504
 1525 0022 23F48033 		bic	r3, r3, #65536
 1526 0026 2360     		str	r3, [r4]
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1527              		.loc 1 78 5 is_stmt 1 view .LVU369
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1528              		.loc 1 78 13 is_stmt 0 view .LVU370
 1529 0028 2368     		ldr	r3, [r4]
 1530 002a 23F48023 		bic	r3, r3, #262144
 1531 002e 2360     		str	r3, [r4]
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1532              		.loc 1 82 5 is_stmt 1 view .LVU371
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1533              		.loc 1 82 14 is_stmt 0 view .LVU372
 1534 0030 1368     		ldr	r3, [r2]
 1535 0032 23F05F43 		bic	r3, r3, #-553648128
 1536 0036 23F47F03 		bic	r3, r3, #16711680
 1537 003a 23F47F43 		bic	r3, r3, #65280
 1538 003e 23F0F303 		bic	r3, r3, #243
 1539 0042 1360     		str	r3, [r2]
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1540              		.loc 1 91 5 is_stmt 1 view .LVU373
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1541              		.loc 1 91 13 is_stmt 0 view .LVU374
 1542 0044 2368     		ldr	r3, [r4]
 1543 0046 23F08473 		bic	r3, r3, #17301504
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 47


 1544 004a 23F48033 		bic	r3, r3, #65536
 1545 004e 2360     		str	r3, [r4]
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1546              		.loc 1 92 5 is_stmt 1 view .LVU375
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1547              		.loc 1 92 13 is_stmt 0 view .LVU376
 1548 0050 2368     		ldr	r3, [r4]
 1549 0052 23F48023 		bic	r3, r3, #262144
 1550 0056 2360     		str	r3, [r4]
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1551              		.loc 1 99 5 is_stmt 1 view .LVU377
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1552              		.loc 1 99 13 is_stmt 0 view .LVU378
 1553 0058 064B     		ldr	r3, .L114+8
 1554 005a 4FF41F02 		mov	r2, #10420224
 1555 005e 1A60     		str	r2, [r3]
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1556              		.loc 1 100 5 is_stmt 1 view .LVU379
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1557              		.loc 1 100 14 is_stmt 0 view .LVU380
 1558 0060 054A     		ldr	r2, .L114+12
 1559 0062 1368     		ldr	r3, [r2]
 1560 0064 23F0C043 		bic	r3, r3, #1610612736
 1561 0068 1360     		str	r3, [r2]
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1562              		.loc 1 107 1 view .LVU381
 1563 006a 10BD     		pop	{r4, pc}
 1564              	.L115:
 1565              		.align	2
 1566              	.L114:
 1567 006c 00100240 		.word	1073876992
 1568 0070 04100240 		.word	1073876996
 1569 0074 08100240 		.word	1073877000
 1570 0078 2C100240 		.word	1073877036
 1571              		.cfi_endproc
 1572              	.LFE116:
 1574              		.section	.text.rcu_osci_on,"ax",%progbits
 1575              		.align	1
 1576              		.global	rcu_osci_on
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1580              		.fpu fpv4-sp-d16
 1582              	rcu_osci_on:
 1583              	.LVL144:
 1584              	.LFB146:
1015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn on the oscillator
1018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 48


1026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
1032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1585              		.loc 1 1032 1 is_stmt 1 view -0
 1586              		.cfi_startproc
 1587              		@ args = 0, pretend = 0, frame = 0
 1588              		@ frame_needed = 0, uses_anonymous_args = 0
 1589              		@ link register save eliminated.
1033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1590              		.loc 1 1033 5 view .LVU383
 1591              		.loc 1 1033 23 is_stmt 0 view .LVU384
 1592 0000 8309     		lsrs	r3, r0, #6
 1593 0002 03F18043 		add	r3, r3, #1073741824
 1594 0006 03F50433 		add	r3, r3, #135168
 1595 000a 1A68     		ldr	r2, [r3]
 1596              		.loc 1 1033 26 view .LVU385
 1597 000c 00F01F00 		and	r0, r0, #31
 1598              	.LVL145:
 1599              		.loc 1 1033 26 view .LVU386
 1600 0010 0121     		movs	r1, #1
 1601 0012 01FA00F0 		lsl	r0, r1, r0
 1602              		.loc 1 1033 23 view .LVU387
 1603 0016 0243     		orrs	r2, r2, r0
 1604 0018 1A60     		str	r2, [r3]
1034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1605              		.loc 1 1034 1 view .LVU388
 1606 001a 7047     		bx	lr
 1607              		.cfi_endproc
 1608              	.LFE146:
 1610              		.section	.text.rcu_osci_off,"ax",%progbits
 1611              		.align	1
 1612              		.global	rcu_osci_off
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1616              		.fpu fpv4-sp-d16
 1618              	rcu_osci_off:
 1619              	.LVL146:
 1620              	.LFB147:
1035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn off the oscillator
1038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1043:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1044:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1045:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1046:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1047:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1048:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 49


1049:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1050:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1051:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
1052:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1621              		.loc 1 1052 1 is_stmt 1 view -0
 1622              		.cfi_startproc
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
1053:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1626              		.loc 1 1053 5 view .LVU390
 1627              		.loc 1 1053 23 is_stmt 0 view .LVU391
 1628 0000 8309     		lsrs	r3, r0, #6
 1629 0002 03F18043 		add	r3, r3, #1073741824
 1630 0006 03F50433 		add	r3, r3, #135168
 1631 000a 1A68     		ldr	r2, [r3]
 1632              		.loc 1 1053 27 view .LVU392
 1633 000c 00F01F00 		and	r0, r0, #31
 1634              	.LVL147:
 1635              		.loc 1 1053 27 view .LVU393
 1636 0010 0121     		movs	r1, #1
 1637 0012 01FA00F0 		lsl	r0, r1, r0
 1638              		.loc 1 1053 23 view .LVU394
 1639 0016 22EA0002 		bic	r2, r2, r0
 1640 001a 1A60     		str	r2, [r3]
1054:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1641              		.loc 1 1054 1 view .LVU395
 1642 001c 7047     		bx	lr
 1643              		.cfi_endproc
 1644              	.LFE147:
 1646              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1647              		.align	1
 1648              		.global	rcu_osci_bypass_mode_enable
 1649              		.syntax unified
 1650              		.thumb
 1651              		.thumb_func
 1652              		.fpu fpv4-sp-d16
 1654              	rcu_osci_bypass_mode_enable:
 1655              	.LVL148:
 1656              	.LFB148:
1055:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1056:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1057:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1058:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1059:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1060:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1061:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1062:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1063:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1064:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1065:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1066:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1657              		.loc 1 1066 1 is_stmt 1 view -0
 1658              		.cfi_startproc
 1659              		@ args = 0, pretend = 0, frame = 0
 1660              		@ frame_needed = 0, uses_anonymous_args = 0
 1661              		@ link register save eliminated.
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 50


1067:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1662              		.loc 1 1067 5 view .LVU397
1068:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1069:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1663              		.loc 1 1069 5 view .LVU398
 1664 0000 1028     		cmp	r0, #16
 1665 0002 03D0     		beq	.L119
 1666 0004 B0F5006F 		cmp	r0, #2048
 1667 0008 0AD0     		beq	.L120
 1668 000a 7047     		bx	lr
 1669              	.L119:
1070:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
1071:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1072:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1670              		.loc 1 1072 9 view .LVU399
 1671              		.loc 1 1072 13 is_stmt 0 view .LVU400
 1672 000c 094B     		ldr	r3, .L122
 1673 000e 1A68     		ldr	r2, [r3]
 1674              	.LVL149:
1073:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1675              		.loc 1 1073 9 is_stmt 1 view .LVU401
 1676              		.loc 1 1073 17 is_stmt 0 view .LVU402
 1677 0010 1968     		ldr	r1, [r3]
 1678 0012 21F48031 		bic	r1, r1, #65536
 1679 0016 1960     		str	r1, [r3]
1074:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1680              		.loc 1 1074 9 is_stmt 1 view .LVU403
 1681              		.loc 1 1074 24 is_stmt 0 view .LVU404
 1682 0018 42F48022 		orr	r2, r2, #262144
 1683              	.LVL150:
 1684              		.loc 1 1074 17 view .LVU405
 1685 001c 1A60     		str	r2, [r3]
1075:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1686              		.loc 1 1075 9 is_stmt 1 view .LVU406
 1687 001e 7047     		bx	lr
 1688              	.L120:
1076:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
1077:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1078:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1689              		.loc 1 1078 9 view .LVU407
 1690              		.loc 1 1078 13 is_stmt 0 view .LVU408
 1691 0020 054B     		ldr	r3, .L122+4
 1692 0022 1A68     		ldr	r2, [r3]
 1693              	.LVL151:
1079:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1694              		.loc 1 1079 9 is_stmt 1 view .LVU409
 1695              		.loc 1 1079 19 is_stmt 0 view .LVU410
 1696 0024 1968     		ldr	r1, [r3]
 1697 0026 21F00101 		bic	r1, r1, #1
 1698 002a 1960     		str	r1, [r3]
1080:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1699              		.loc 1 1080 9 is_stmt 1 view .LVU411
 1700              		.loc 1 1080 26 is_stmt 0 view .LVU412
 1701 002c 42F00402 		orr	r2, r2, #4
 1702              	.LVL152:
 1703              		.loc 1 1080 19 view .LVU413
 1704 0030 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 51


1081:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1705              		.loc 1 1081 9 is_stmt 1 view .LVU414
1082:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1083:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1084:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1085:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
1086:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1087:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1088:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1089:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1090:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1091:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1092:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1093:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1094:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1706              		.loc 1 1094 1 is_stmt 0 view .LVU415
 1707 0032 7047     		bx	lr
 1708              	.L123:
 1709              		.align	2
 1710              	.L122:
 1711 0034 00100240 		.word	1073876992
 1712 0038 20100240 		.word	1073877024
 1713              		.cfi_endproc
 1714              	.LFE148:
 1716              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1717              		.align	1
 1718              		.global	rcu_osci_bypass_mode_disable
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1722              		.fpu fpv4-sp-d16
 1724              	rcu_osci_bypass_mode_disable:
 1725              	.LVL153:
 1726              	.LFB149:
1095:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1096:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1097:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1098:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1099:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1727              		.loc 1 1106 1 is_stmt 1 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731              		@ link register save eliminated.
1107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1732              		.loc 1 1107 5 view .LVU417
1108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1733              		.loc 1 1109 5 view .LVU418
 1734 0000 1028     		cmp	r0, #16
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 52


 1735 0002 03D0     		beq	.L125
 1736 0004 B0F5006F 		cmp	r0, #2048
 1737 0008 0AD0     		beq	.L126
 1738 000a 7047     		bx	lr
 1739              	.L125:
1110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
1111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1740              		.loc 1 1112 9 view .LVU419
 1741              		.loc 1 1112 13 is_stmt 0 view .LVU420
 1742 000c 094B     		ldr	r3, .L128
 1743 000e 1A68     		ldr	r2, [r3]
 1744              	.LVL154:
1113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1745              		.loc 1 1113 9 is_stmt 1 view .LVU421
 1746              		.loc 1 1113 17 is_stmt 0 view .LVU422
 1747 0010 1968     		ldr	r1, [r3]
 1748 0012 21F48031 		bic	r1, r1, #65536
 1749 0016 1960     		str	r1, [r3]
1114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1750              		.loc 1 1114 9 is_stmt 1 view .LVU423
 1751              		.loc 1 1114 24 is_stmt 0 view .LVU424
 1752 0018 22F48022 		bic	r2, r2, #262144
 1753              	.LVL155:
 1754              		.loc 1 1114 17 view .LVU425
 1755 001c 1A60     		str	r2, [r3]
1115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1756              		.loc 1 1115 9 is_stmt 1 view .LVU426
 1757 001e 7047     		bx	lr
 1758              	.L126:
1116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
1117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1759              		.loc 1 1118 9 view .LVU427
 1760              		.loc 1 1118 13 is_stmt 0 view .LVU428
 1761 0020 054B     		ldr	r3, .L128+4
 1762 0022 1A68     		ldr	r2, [r3]
 1763              	.LVL156:
1119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1764              		.loc 1 1119 9 is_stmt 1 view .LVU429
 1765              		.loc 1 1119 19 is_stmt 0 view .LVU430
 1766 0024 1968     		ldr	r1, [r3]
 1767 0026 21F00101 		bic	r1, r1, #1
 1768 002a 1960     		str	r1, [r3]
1120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1769              		.loc 1 1120 9 is_stmt 1 view .LVU431
 1770              		.loc 1 1120 26 is_stmt 0 view .LVU432
 1771 002c 22F00402 		bic	r2, r2, #4
 1772              	.LVL157:
 1773              		.loc 1 1120 19 view .LVU433
 1774 0030 1A60     		str	r2, [r3]
1121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1775              		.loc 1 1121 9 is_stmt 1 view .LVU434
1122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 53


1126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1776              		.loc 1 1134 1 is_stmt 0 view .LVU435
 1777 0032 7047     		bx	lr
 1778              	.L129:
 1779              		.align	2
 1780              	.L128:
 1781 0034 00100240 		.word	1073876992
 1782 0038 20100240 		.word	1073877024
 1783              		.cfi_endproc
 1784              	.LFE149:
 1786              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1787              		.align	1
 1788              		.global	rcu_hxtal_clock_monitor_enable
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1792              		.fpu fpv4-sp-d16
 1794              	rcu_hxtal_clock_monitor_enable:
 1795              	.LFB150:
1135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1796              		.loc 1 1144 1 is_stmt 1 view -0
 1797              		.cfi_startproc
 1798              		@ args = 0, pretend = 0, frame = 0
 1799              		@ frame_needed = 0, uses_anonymous_args = 0
 1800              		@ link register save eliminated.
1145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1801              		.loc 1 1145 5 view .LVU437
 1802              		.loc 1 1145 13 is_stmt 0 view .LVU438
 1803 0000 024A     		ldr	r2, .L131
 1804 0002 1368     		ldr	r3, [r2]
 1805 0004 43F40023 		orr	r3, r3, #524288
 1806 0008 1360     		str	r3, [r2]
1146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1807              		.loc 1 1146 1 view .LVU439
 1808 000a 7047     		bx	lr
 1809              	.L132:
 1810              		.align	2
 1811              	.L131:
 1812 000c 00100240 		.word	1073876992
 1813              		.cfi_endproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 54


 1814              	.LFE150:
 1816              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1817              		.align	1
 1818              		.global	rcu_hxtal_clock_monitor_disable
 1819              		.syntax unified
 1820              		.thumb
 1821              		.thumb_func
 1822              		.fpu fpv4-sp-d16
 1824              	rcu_hxtal_clock_monitor_disable:
 1825              	.LFB151:
1147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1826              		.loc 1 1155 1 is_stmt 1 view -0
 1827              		.cfi_startproc
 1828              		@ args = 0, pretend = 0, frame = 0
 1829              		@ frame_needed = 0, uses_anonymous_args = 0
 1830              		@ link register save eliminated.
1156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1831              		.loc 1 1156 5 view .LVU441
 1832              		.loc 1 1156 13 is_stmt 0 view .LVU442
 1833 0000 024A     		ldr	r2, .L134
 1834 0002 1368     		ldr	r3, [r2]
 1835 0004 23F40023 		bic	r3, r3, #524288
 1836 0008 1360     		str	r3, [r2]
1157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1837              		.loc 1 1157 1 view .LVU443
 1838 000a 7047     		bx	lr
 1839              	.L135:
 1840              		.align	2
 1841              	.L134:
 1842 000c 00100240 		.word	1073876992
 1843              		.cfi_endproc
 1844              	.LFE151:
 1846              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1847              		.align	1
 1848              		.global	rcu_irc8m_adjust_value_set
 1849              		.syntax unified
 1850              		.thumb
 1851              		.thumb_func
 1852              		.fpu fpv4-sp-d16
 1854              	rcu_irc8m_adjust_value_set:
 1855              	.LVL158:
 1856              	.LFB152:
1158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 55


1165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1857              		.loc 1 1167 1 is_stmt 1 view -0
 1858              		.cfi_startproc
 1859              		@ args = 0, pretend = 0, frame = 0
 1860              		@ frame_needed = 0, uses_anonymous_args = 0
 1861              		@ link register save eliminated.
1168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1862              		.loc 1 1168 5 view .LVU445
1169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CTL;
 1863              		.loc 1 1170 5 view .LVU446
 1864              		.loc 1 1170 9 is_stmt 0 view .LVU447
 1865 0000 044A     		ldr	r2, .L137
 1866 0002 1368     		ldr	r3, [r2]
 1867              	.LVL159:
1171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1868              		.loc 1 1172 5 is_stmt 1 view .LVU448
 1869              		.loc 1 1172 9 is_stmt 0 view .LVU449
 1870 0004 23F0F803 		bic	r3, r3, #248
 1871              	.LVL160:
1173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 1872              		.loc 1 1173 5 is_stmt 1 view .LVU450
 1873              		.loc 1 1173 62 is_stmt 0 view .LVU451
 1874 0008 C000     		lsls	r0, r0, #3
 1875              	.LVL161:
 1876              		.loc 1 1173 62 view .LVU452
 1877 000a C0B2     		uxtb	r0, r0
 1878              		.loc 1 1173 20 view .LVU453
 1879 000c 1843     		orrs	r0, r0, r3
 1880              		.loc 1 1173 13 view .LVU454
 1881 000e 1060     		str	r0, [r2]
1174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1882              		.loc 1 1174 1 view .LVU455
 1883 0010 7047     		bx	lr
 1884              	.L138:
 1885 0012 00BF     		.align	2
 1886              	.L137:
 1887 0014 00100240 		.word	1073876992
 1888              		.cfi_endproc
 1889              	.LFE152:
 1891              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1892              		.align	1
 1893              		.global	rcu_deepsleep_voltage_set
 1894              		.syntax unified
 1895              		.thumb
 1896              		.thumb_func
 1897              		.fpu fpv4-sp-d16
 1899              	rcu_deepsleep_voltage_set:
 1900              	.LVL162:
 1901              	.LFB153:
1175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 56


1179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
1183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_7: the core voltage is 0.7V
1184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {    
 1902              		.loc 1 1188 1 is_stmt 1 view -0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 0
 1905              		@ frame_needed = 0, uses_anonymous_args = 0
 1906              		@ link register save eliminated.
1189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1907              		.loc 1 1189 5 view .LVU457
 1908              		.loc 1 1189 11 is_stmt 0 view .LVU458
 1909 0000 00F00700 		and	r0, r0, #7
 1910              	.LVL163:
1190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 1911              		.loc 1 1190 5 is_stmt 1 view .LVU459
 1912              		.loc 1 1190 13 is_stmt 0 view .LVU460
 1913 0004 014B     		ldr	r3, .L140
 1914 0006 1860     		str	r0, [r3]
1191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1915              		.loc 1 1191 1 view .LVU461
 1916 0008 7047     		bx	lr
 1917              	.L141:
 1918 000a 00BF     		.align	2
 1919              	.L140:
 1920 000c 34100240 		.word	1073877044
 1921              		.cfi_endproc
 1922              	.LFE153:
 1924              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1925              		.align	1
 1926              		.global	rcu_clock_freq_get
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1930              		.fpu fpv4-sp-d16
 1932              	rcu_clock_freq_get:
 1933              	.LVL164:
 1934              	.LFB154:
1192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 57


1205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1935              		.loc 1 1205 1 is_stmt 1 view -0
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 32
 1938              		@ frame_needed = 0, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
 1940              		.loc 1 1205 1 is_stmt 0 view .LVU463
 1941 0000 30B4     		push	{r4, r5}
 1942              	.LCFI2:
 1943              		.cfi_def_cfa_offset 8
 1944              		.cfi_offset 4, -8
 1945              		.cfi_offset 5, -4
 1946 0002 88B0     		sub	sp, sp, #32
 1947              	.LCFI3:
 1948              		.cfi_def_cfa_offset 40
 1949 0004 0546     		mov	r5, r0
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1950              		.loc 1 1206 5 is_stmt 1 view .LVU464
 1951              	.LVL165:
1207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1952              		.loc 1 1207 5 view .LVU465
1208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1953              		.loc 1 1208 5 view .LVU466
1209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1954              		.loc 1 1214 5 view .LVU467
 1955              		.loc 1 1214 13 is_stmt 0 view .LVU468
 1956 0006 3B4C     		ldr	r4, .L162
 1957 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1958              	.LVL166:
 1959              		.loc 1 1214 13 view .LVU469
 1960 000c 0DF1200C 		add	ip, sp, #32
 1961 0010 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
1215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1962              		.loc 1 1215 5 is_stmt 1 view .LVU470
 1963              		.loc 1 1215 13 is_stmt 0 view .LVU471
 1964 0014 02AB     		add	r3, sp, #8
 1965 0016 1034     		adds	r4, r4, #16
 1966 0018 94E80300 		ldm	r4, {r0, r1}
 1967 001c 83E80300 		stm	r3, {r0, r1}
1216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1968              		.loc 1 1216 5 is_stmt 1 view .LVU472
 1969              		.loc 1 1216 13 is_stmt 0 view .LVU473
 1970 0020 6B46     		mov	r3, sp
 1971 0022 83E80300 		stm	r3, {r0, r1}
1217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1972              		.loc 1 1218 5 is_stmt 1 view .LVU474
 1973              		.loc 1 1218 11 is_stmt 0 view .LVU475
 1974 0026 344B     		ldr	r3, .L162+4
 1975 0028 1B68     		ldr	r3, [r3]
 1976              		.loc 1 1218 9 view .LVU476
 1977 002a C3F38103 		ubfx	r3, r3, #2, #2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 58


 1978              	.LVL167:
1219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(sws){
 1979              		.loc 1 1219 5 is_stmt 1 view .LVU477
 1980 002e 022B     		cmp	r3, #2
 1981 0030 22D0     		beq	.L161
1220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_IRC8M:
1222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1982              		.loc 1 1222 20 is_stmt 0 view .LVU478
 1983 0032 3248     		ldr	r0, .L162+8
 1984              	.LVL168:
 1985              	.L143:
1223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_HXTAL:
1226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_PLL:
1230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
1234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
1238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
1241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
1247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
1250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
1252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* source clock use PLL1 */
1254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 if(17U == pll1mf){
1258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                     pll1mf = 20U;
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 }
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = (ck_src/predv1)*pll1mf;
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src /= predv0;
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 59


1268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL multiplication factor */
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(pllmf < 15U){
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
1282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf = 63U;
1284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(15U == pllmf){
1288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
1289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1986              		.loc 1 1300 5 is_stmt 1 view .LVU479
 1987              		.loc 1 1300 11 is_stmt 0 view .LVU480
 1988 0034 3049     		ldr	r1, .L162+4
 1989 0036 0B68     		ldr	r3, [r1]
 1990              		.loc 1 1300 9 view .LVU481
 1991 0038 C3F30313 		ubfx	r3, r3, #4, #4
 1992              	.LVL169:
1301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
 1993              		.loc 1 1301 5 is_stmt 1 view .LVU482
 1994              		.loc 1 1301 22 is_stmt 0 view .LVU483
 1995 003c 08AA     		add	r2, sp, #32
 1996 003e 1344     		add	r3, r3, r2
 1997              	.LVL170:
 1998              		.loc 1 1301 22 view .LVU484
 1999 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 2000              	.LVL171:
1302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2001              		.loc 1 1302 5 is_stmt 1 view .LVU485
 2002              		.loc 1 1302 14 is_stmt 0 view .LVU486
 2003 0044 20FA02F2 		lsr	r2, r0, r2
 2004              	.LVL172:
1303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 60


 2005              		.loc 1 1305 5 is_stmt 1 view .LVU487
 2006              		.loc 1 1305 11 is_stmt 0 view .LVU488
 2007 0048 0B68     		ldr	r3, [r1]
 2008              	.LVL173:
 2009              		.loc 1 1305 9 view .LVU489
 2010 004a C3F30223 		ubfx	r3, r3, #8, #3
 2011              	.LVL174:
1306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 2012              		.loc 1 1306 5 is_stmt 1 view .LVU490
 2013              		.loc 1 1306 23 is_stmt 0 view .LVU491
 2014 004e 08AC     		add	r4, sp, #32
 2015 0050 2344     		add	r3, r3, r4
 2016              	.LVL175:
 2017              		.loc 1 1306 23 view .LVU492
 2018 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 2019              	.LVL176:
1307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2020              		.loc 1 1307 5 is_stmt 1 view .LVU493
 2021              		.loc 1 1307 15 is_stmt 0 view .LVU494
 2022 0056 22FA03F4 		lsr	r4, r2, r3
 2023              	.LVL177:
1308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2024              		.loc 1 1310 5 is_stmt 1 view .LVU495
 2025              		.loc 1 1310 11 is_stmt 0 view .LVU496
 2026 005a 0B68     		ldr	r3, [r1]
 2027              	.LVL178:
 2028              		.loc 1 1310 9 view .LVU497
 2029 005c C3F3C223 		ubfx	r3, r3, #11, #3
 2030              	.LVL179:
1311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 2031              		.loc 1 1311 5 is_stmt 1 view .LVU498
 2032              		.loc 1 1311 23 is_stmt 0 view .LVU499
 2033 0060 08A9     		add	r1, sp, #32
 2034 0062 0B44     		add	r3, r3, r1
 2035              	.LVL180:
 2036              		.loc 1 1311 23 view .LVU500
 2037 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 2038              	.LVL181:
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2039              		.loc 1 1312 5 is_stmt 1 view .LVU501
 2040              		.loc 1 1312 15 is_stmt 0 view .LVU502
 2041 0068 22FA03F3 		lsr	r3, r2, r3
 2042              	.LVL182:
1313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return the clocks frequency */
1315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(clock){
 2043              		.loc 1 1315 5 is_stmt 1 view .LVU503
 2044 006c 032D     		cmp	r5, #3
 2045 006e 37D8     		bhi	.L150
 2046 0070 DFE805F0 		tbb	[pc, r5]
 2047              	.L152:
 2048 0074 39       		.byte	(.L142-.L152)/2
 2049 0075 38       		.byte	(.L154-.L152)/2
 2050 0076 3C       		.byte	(.L153-.L152)/2
 2051 0077 3E       		.byte	(.L151-.L152)/2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 61


 2052              	.LVL183:
 2053              		.p2align 1
 2054              	.L161:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2055              		.loc 1 1231 9 view .LVU504
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2056              		.loc 1 1231 19 is_stmt 0 view .LVU505
 2057 0078 1F4B     		ldr	r3, .L162+4
 2058              	.LVL184:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 2059              		.loc 1 1231 19 view .LVU506
 2060 007a 1B68     		ldr	r3, [r3]
 2061              	.LVL185:
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2062              		.loc 1 1233 9 is_stmt 1 view .LVU507
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 2063              		.loc 1 1233 11 is_stmt 0 view .LVU508
 2064 007c 13F4803F 		tst	r3, #65536
 2065 0080 0ED0     		beq	.L157
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2066              		.loc 1 1235 13 is_stmt 1 view .LVU509
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2067              		.loc 1 1235 26 is_stmt 0 view .LVU510
 2068 0082 1F4B     		ldr	r3, .L162+12
 2069              	.LVL186:
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2070              		.loc 1 1235 26 view .LVU511
 2071 0084 1B68     		ldr	r3, [r3]
 2072              	.LVL187:
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 2073              		.loc 1 1237 13 is_stmt 1 view .LVU512
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 2074              		.loc 1 1237 15 is_stmt 0 view .LVU513
 2075 0086 13F0804F 		tst	r3, #1073741824
 2076 008a 07D1     		bne	.L158
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
 2077              		.loc 1 1239 24 view .LVU514
 2078 008c 1B48     		ldr	r0, .L162+8
 2079              	.L145:
 2080              	.LVL188:
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2081              		.loc 1 1246 13 is_stmt 1 view .LVU515
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2082              		.loc 1 1246 26 is_stmt 0 view .LVU516
 2083 008e 1A4B     		ldr	r3, .L162+4
 2084              	.LVL189:
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2085              		.loc 1 1246 26 view .LVU517
 2086 0090 1B68     		ldr	r3, [r3]
 2087              	.LVL190:
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 2088              		.loc 1 1248 13 is_stmt 1 view .LVU518
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src /= 2U;
 2089              		.loc 1 1248 15 is_stmt 0 view .LVU519
 2090 0092 13F4003F 		tst	r3, #131072
 2091 0096 04D0     		beq	.L144
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 62


 2092              		.loc 1 1249 17 is_stmt 1 view .LVU520
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2093              		.loc 1 1249 24 is_stmt 0 view .LVU521
 2094 0098 4008     		lsrs	r0, r0, #1
 2095              	.LVL191:
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2096              		.loc 1 1249 24 view .LVU522
 2097 009a 02E0     		b	.L144
 2098              	.LVL192:
 2099              	.L158:
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2100              		.loc 1 1242 24 view .LVU523
 2101 009c 1948     		ldr	r0, .L162+16
 2102 009e F6E7     		b	.L145
 2103              	.LVL193:
 2104              	.L157:
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2105              		.loc 1 1267 20 view .LVU524
 2106 00a0 1948     		ldr	r0, .L162+20
 2107              	.LVL194:
 2108              	.L144:
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2109              		.loc 1 1271 9 is_stmt 1 view .LVU525
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2110              		.loc 1 1271 17 is_stmt 0 view .LVU526
 2111 00a2 154A     		ldr	r2, .L162+4
 2112 00a4 1368     		ldr	r3, [r2]
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2113              		.loc 1 1271 15 view .LVU527
 2114 00a6 C3F38343 		ubfx	r3, r3, #18, #4
 2115              	.LVL195:
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2116              		.loc 1 1272 9 is_stmt 1 view .LVU528
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2117              		.loc 1 1272 13 is_stmt 0 view .LVU529
 2118 00aa 1268     		ldr	r2, [r2]
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2119              		.loc 1 1272 11 view .LVU530
 2120 00ac 12F0006F 		tst	r2, #134217728
 2121 00b0 01D0     		beq	.L146
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2122              		.loc 1 1273 13 is_stmt 1 view .LVU531
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2123              		.loc 1 1273 19 is_stmt 0 view .LVU532
 2124 00b2 43F01003 		orr	r3, r3, #16
 2125              	.LVL196:
 2126              	.L146:
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2127              		.loc 1 1275 9 is_stmt 1 view .LVU533
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2128              		.loc 1 1275 13 is_stmt 0 view .LVU534
 2129 00b6 104A     		ldr	r2, .L162+4
 2130 00b8 1268     		ldr	r2, [r2]
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2131              		.loc 1 1275 11 view .LVU535
 2132 00ba 12F0804F 		tst	r2, #1073741824
 2133 00be 01D0     		beq	.L147
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 63


1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2134              		.loc 1 1276 13 is_stmt 1 view .LVU536
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2135              		.loc 1 1276 19 is_stmt 0 view .LVU537
 2136 00c0 43F02003 		orr	r3, r3, #32
 2137              	.LVL197:
 2138              	.L147:
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2139              		.loc 1 1278 9 is_stmt 1 view .LVU538
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2140              		.loc 1 1278 11 is_stmt 0 view .LVU539
 2141 00c4 0E2B     		cmp	r3, #14
 2142 00c6 03D8     		bhi	.L148
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2143              		.loc 1 1279 13 is_stmt 1 view .LVU540
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2144              		.loc 1 1279 19 is_stmt 0 view .LVU541
 2145 00c8 0233     		adds	r3, r3, #2
 2146              	.LVL198:
 2147              	.L149:
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2148              		.loc 1 1285 9 is_stmt 1 view .LVU542
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2149              		.loc 1 1285 20 is_stmt 0 view .LVU543
 2150 00ca 00FB03F0 		mul	r0, r0, r3
 2151              	.LVL199:
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 2152              		.loc 1 1292 9 is_stmt 1 view .LVU544
 2153 00ce B1E7     		b	.L143
 2154              	.LVL200:
 2155              	.L148:
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2156              		.loc 1 1280 15 view .LVU545
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2157              		.loc 1 1280 33 is_stmt 0 view .LVU546
 2158 00d0 A3F10F02 		sub	r2, r3, #15
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2159              		.loc 1 1280 17 view .LVU547
 2160 00d4 2F2A     		cmp	r2, #47
 2161 00d6 01D8     		bhi	.L159
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2162              		.loc 1 1281 13 is_stmt 1 view .LVU548
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2163              		.loc 1 1281 19 is_stmt 0 view .LVU549
 2164 00d8 0133     		adds	r3, r3, #1
 2165              	.LVL201:
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2166              		.loc 1 1281 19 view .LVU550
 2167 00da F6E7     		b	.L149
 2168              	.L159:
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2169              		.loc 1 1283 19 view .LVU551
 2170 00dc 3F23     		movs	r3, #63
 2171              	.LVL202:
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2172              		.loc 1 1283 19 view .LVU552
 2173 00de F4E7     		b	.L149
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 64


 2174              	.LVL203:
 2175              	.L150:
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2176              		.loc 1 1206 19 view .LVU553
 2177 00e0 0020     		movs	r0, #0
 2178              	.LVL204:
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2179              		.loc 1 1206 19 view .LVU554
 2180 00e2 00E0     		b	.L142
 2181              	.LVL205:
 2182              	.L154:
1316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_SYS:
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = cksys_freq;
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_AHB:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 2183              		.loc 1 1320 9 is_stmt 1 view .LVU555
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2184              		.loc 1 1321 9 view .LVU556
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2185              		.loc 1 1320 17 is_stmt 0 view .LVU557
 2186 00e4 1046     		mov	r0, r2
 2187              	.LVL206:
 2188              	.L142:
1322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB1:
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb1_freq;
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb2_freq;
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return ck_freq;
1332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2189              		.loc 1 1332 1 view .LVU558
 2190 00e6 08B0     		add	sp, sp, #32
 2191              	.LCFI4:
 2192              		.cfi_remember_state
 2193              		.cfi_def_cfa_offset 8
 2194              		@ sp needed
 2195 00e8 30BC     		pop	{r4, r5}
 2196              	.LCFI5:
 2197              		.cfi_restore 5
 2198              		.cfi_restore 4
 2199              		.cfi_def_cfa_offset 0
 2200              	.LVL207:
 2201              		.loc 1 1332 1 view .LVU559
 2202 00ea 7047     		bx	lr
 2203              	.LVL208:
 2204              	.L153:
 2205              	.LCFI6:
 2206              		.cfi_restore_state
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2207              		.loc 1 1323 9 is_stmt 1 view .LVU560
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2208              		.loc 1 1324 9 view .LVU561
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 65


1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2209              		.loc 1 1323 17 is_stmt 0 view .LVU562
 2210 00ec 2046     		mov	r0, r4
 2211              	.LVL209:
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2212              		.loc 1 1324 9 view .LVU563
 2213 00ee FAE7     		b	.L142
 2214              	.LVL210:
 2215              	.L151:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2216              		.loc 1 1326 9 is_stmt 1 view .LVU564
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 2217              		.loc 1 1327 9 view .LVU565
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2218              		.loc 1 1326 17 is_stmt 0 view .LVU566
 2219 00f0 1846     		mov	r0, r3
 2220              	.LVL211:
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2221              		.loc 1 1331 5 is_stmt 1 view .LVU567
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2222              		.loc 1 1331 12 is_stmt 0 view .LVU568
 2223 00f2 F8E7     		b	.L142
 2224              	.L163:
 2225              		.align	2
 2226              	.L162:
 2227 00f4 00000000 		.word	.LANCHOR0
 2228 00f8 04100240 		.word	1073876996
 2229 00fc 00127A00 		.word	8000000
 2230 0100 2C100240 		.word	1073877036
 2231 0104 006CDC02 		.word	48000000
 2232 0108 00093D00 		.word	4000000
 2233              		.cfi_endproc
 2234              	.LFE154:
 2236              		.section	.rodata
 2237              		.align	2
 2238              		.set	.LANCHOR0,. + 0
 2239              	.LC0:
 2240 0000 00       		.byte	0
 2241 0001 00       		.byte	0
 2242 0002 00       		.byte	0
 2243 0003 00       		.byte	0
 2244 0004 00       		.byte	0
 2245 0005 00       		.byte	0
 2246 0006 00       		.byte	0
 2247 0007 00       		.byte	0
 2248 0008 01       		.byte	1
 2249 0009 02       		.byte	2
 2250 000a 03       		.byte	3
 2251 000b 04       		.byte	4
 2252 000c 06       		.byte	6
 2253 000d 07       		.byte	7
 2254 000e 08       		.byte	8
 2255 000f 09       		.byte	9
 2256              	.LC1:
 2257 0010 00       		.byte	0
 2258 0011 00       		.byte	0
 2259 0012 00       		.byte	0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 66


 2260 0013 00       		.byte	0
 2261 0014 01       		.byte	1
 2262 0015 02       		.byte	2
 2263 0016 03       		.byte	3
 2264 0017 04       		.byte	4
 2265              		.text
 2266              	.Letext0:
 2267              		.file 2 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 2268              		.file 3 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 2269              		.file 4 "Drivers/CMSIS/core_cm4.h"
 2270              		.file 5 "Drivers/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2271              		.file 6 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2272              		.file 7 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_rcu.c
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:18     .text.rcu_periph_clock_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:26     .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:56     .text.rcu_periph_clock_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:63     .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:92     .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:99     .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:128    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:135    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:164    .text.rcu_periph_reset_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:171    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:200    .text.rcu_periph_reset_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:207    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:236    .text.rcu_bkp_reset_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:243    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:261    .text.rcu_bkp_reset_enable:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:266    .text.rcu_bkp_reset_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:273    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:291    .text.rcu_bkp_reset_disable:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:296    .text.rcu_system_clock_source_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:303    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:332    .text.rcu_system_clock_source_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:337    .text.rcu_system_clock_source_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:344    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:361    .text.rcu_system_clock_source_get:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:366    .text.rcu_ahb_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:373    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:402    .text.rcu_ahb_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:407    .text.rcu_apb1_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:414    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:443    .text.rcu_apb1_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:448    .text.rcu_apb2_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:455    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:484    .text.rcu_apb2_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:489    .text.rcu_ckout0_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:496    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:525    .text.rcu_ckout0_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:530    .text.rcu_pll_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:537    .text.rcu_pll_config:0000000000000000 rcu_pll_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:573    .text.rcu_pll_config:0000000000000014 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:578    .text.rcu_pllpresel_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:585    .text.rcu_pllpresel_config:0000000000000000 rcu_pllpresel_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:615    .text.rcu_pllpresel_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:620    .text.rcu_predv0_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:627    .text.rcu_predv0_config:0000000000000000 rcu_predv0_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:666    .text.rcu_predv0_config:0000000000000018 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:671    .text.rcu_adc_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:678    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:713    .text.rcu_adc_clock_config:000000000000001c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:725    .text.rcu_adc_clock_config:0000000000000028 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:782    .text.rcu_adc_clock_config:0000000000000054 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:790    .text.rcu_usb_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:797    .text.rcu_usb_clock_config:0000000000000000 rcu_usb_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:826    .text.rcu_usb_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:831    .text.rcu_rtc_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:838    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
ARM GAS  C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s 			page 68


C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:867    .text.rcu_rtc_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:872    .text.rcu_ck48m_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:879    .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:908    .text.rcu_ck48m_clock_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:913    .text.rcu_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:920    .text.rcu_flag_get:0000000000000000 rcu_flag_get
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:954    .text.rcu_all_reset_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:961    .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:979    .text.rcu_all_reset_flag_clear:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:984    .text.rcu_interrupt_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:991    .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1025   .text.rcu_interrupt_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1032   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1061   .text.rcu_interrupt_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1068   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1097   .text.rcu_interrupt_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1104   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1133   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1140   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1169   .text.rcu_lxtal_drive_capability_config:0000000000000010 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1174   .text.rcu_osci_stab_wait:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1181   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1482   .text.rcu_osci_stab_wait:0000000000000114 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1487   .text.rcu_deinit:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1494   .text.rcu_deinit:0000000000000000 rcu_deinit
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1567   .text.rcu_deinit:000000000000006c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1575   .text.rcu_osci_on:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1582   .text.rcu_osci_on:0000000000000000 rcu_osci_on
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1611   .text.rcu_osci_off:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1618   .text.rcu_osci_off:0000000000000000 rcu_osci_off
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1647   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1654   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1711   .text.rcu_osci_bypass_mode_enable:0000000000000034 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1717   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1724   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1781   .text.rcu_osci_bypass_mode_disable:0000000000000034 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1787   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1794   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1812   .text.rcu_hxtal_clock_monitor_enable:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1817   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1824   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1842   .text.rcu_hxtal_clock_monitor_disable:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1847   .text.rcu_irc8m_adjust_value_set:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1854   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1887   .text.rcu_irc8m_adjust_value_set:0000000000000014 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1892   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1899   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1920   .text.rcu_deepsleep_voltage_set:000000000000000c $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1925   .text.rcu_clock_freq_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:1932   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:2048   .text.rcu_clock_freq_get:0000000000000074 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:2053   .text.rcu_clock_freq_get:0000000000000078 $t
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:2227   .text.rcu_clock_freq_get:00000000000000f4 $d
C:\Users\Prog\AppData\Local\Temp\cci8LBc4.s:2237   .rodata:0000000000000000 $d

NO UNDEFINED SYMBOLS
