#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 09:44:18 2021
# Process ID: 15564
# Current directory: C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15816 C:\Users\zacht\Documents\- School\COEN 4710 - Computer Hardware\Projects\Project 2\project_2a\project_2_1.xpr
# Log file: C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/vivado.log
# Journal file: C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a'
INFO: [Project 1-313] Project file moved from 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2_1' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/zacht/Desktop/PROJECT_2_FILES/register_file.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/register_file_tb.vhd', nor could it be found using path 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2_1/register_file_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.469 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files {{C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sources_1/new/register_file.vhd}} -to_files C:/Users/zacht/Desktop/PROJECT_2_FILES/register_file.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/zacht/Desktop/PROJECT_2_FILES/register_file.vhd' with file 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sources_1/new/register_file.vhd'.
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sim_1/new/register_file_tb.vhd}} -to_files {{C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/register_file_tb.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/register_file_tb.vhd' with file 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sim_1/new/register_file_tb.vhd'.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TEST_REGISTER_FILE' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TEST_REGISTER_FILE_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.srcs/sim_1/new/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST_REGISTER_FILE'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.sim/sim_1/behav/xsim'
"xelab -wto 06d00344affc40638e74db54f94a4b93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_REGISTER_FILE_behav xil_defaultlib.TEST_REGISTER_FILE -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 06d00344affc40638e74db54f94a4b93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_REGISTER_FILE_behav xil_defaultlib.TEST_REGISTER_FILE -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture my_test of entity xil_defaultlib.test_register_file
Built simulation snapshot TEST_REGISTER_FILE_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zacht/Documents/- School/COEN 4710 - Computer Hardware/Projects/Project 2/project_2a/project_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_REGISTER_FILE_behav -key {Behavioral:sim_1:Functional:TEST_REGISTER_FILE} -tclbatch {TEST_REGISTER_FILE.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TEST_REGISTER_FILE.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_REGISTER_FILE_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 09:47:00 2021...
