C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX5.v {2 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX5.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module MUX5
** Warning: C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX5.v(21): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	MUX5

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Sign_Extend.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Sign_Extend.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module Signed_Extend

Top level modules:
	Signed_Extend

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Adder.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Adder.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Registers.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Registers.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module Registers

Top level modules:
	Registers

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/testbench.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/testbench.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module TestBench

Top level modules:
	TestBench

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/ALU_Control.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/ALU_Control.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module ALU_Control

Top level modules:
	ALU_Control

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Instruction_Memory.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Instruction_Memory.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module Instruction_Memory

Top level modules:
	Instruction_Memory

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX32.v {2 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX32.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module MUX32
** Warning: C:/Users/silvernegi/Documents/GitHub/CA_Project_1/MUX32.v(21): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	MUX32

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Control.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/Control.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module Control

Top level modules:
	Control

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/ALU.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/ALU.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/silvernegi/Documents/GitHub/CA_Project_1/PC.v {1 {vlog -work work -stats=none C:/Users/silvernegi/Documents/GitHub/CA_Project_1/PC.v
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module PC

Top level modules:
	PC

} {} {}}
