[{"DBLP title": "Enabling Massive Multi-Threading with Fast Hashing.", "DBLP authors": ["Alberto Scionti", "Somnath Mazumdar", "St\u00e9phane Zuckerman"], "year": 2018, "MAG papers": [{"PaperId": 2609435066, "PaperTitle": "enabling massive multi threading with fast hashing", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"michigan technological university": 1.0, "university of siena": 1.0, "istituto superiore mario boella": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling Superscalar Processor Memory-Level Parallelism.", "DBLP authors": ["Sam Van den Steen", "Lieven Eeckhout"], "year": 2018, "MAG papers": [{"PaperId": 2611592534, "PaperTitle": "modeling superscalar processor memory level parallelism", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Birkhoff-Von Neumann Switch Based on Greedy Scheduling.", "DBLP authors": ["Srdjan Durkovic", "Zoran Cica"], "year": 2018, "MAG papers": [{"PaperId": 2617071925, "PaperTitle": "birkhoff von neumann switch based on greedy scheduling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of belgrade": 2.0}}], "source": "ES"}, {"DBLP title": "TLB Shootdown Mitigation for Low-Power Many-Core Servers with L1 Virtual Caches.", "DBLP authors": ["Binh Pham", "Derek Hower", "Abhishek Bhattacharjee", "Trey Cain"], "year": 2018, "MAG papers": [{"PaperId": 2624264757, "PaperTitle": "tlb shootdown mitigation for low power many core servers with l1 virtual caches", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"qualcomm": 2.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerator for Sparse Machine Learning.", "DBLP authors": ["Leonid Yavits", "Ran Ginosar"], "year": 2018, "MAG papers": [{"PaperId": 2626052469, "PaperTitle": "accelerator for sparse machine learning", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "CF-TUNE: Collaborative Filtering Auto-Tuning for Energy Efficient Many-Core Processors.", "DBLP authors": ["Eleftherios-Iordanis Christoforidis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2018, "MAG papers": [{"PaperId": 2656977806, "PaperTitle": "cf tune collaborative filtering auto tuning for energy efficient many core processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Generalized Pipeline Cellular Array in Quantum-Dot Cellular Automata.", "DBLP authors": ["Amjad F. Almatrood", "Harpreet Singh"], "year": 2018, "MAG papers": [{"PaperId": 2639859611, "PaperTitle": "design of generalized pipeline cellular array in quantum dot cellular automata", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"wayne state university": 2.0}}], "source": "ES"}, {"DBLP title": "CMA: A Reconfigurable Complex Matching Accelerator for Wire-Speed Network Intrusion Detection.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2018, "MAG papers": [{"PaperId": 2724304603, "PaperTitle": "cma a reconfigurable complex matching accelerator for wire speed network intrusion detection", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "SimpleSSD: Modeling Solid State Drives for Holistic System Simulation.", "DBLP authors": ["Myoungsoo Jung", "Jie Zhang", "Ahmed H. M. O. Abulila", "Miryeong Kwon", "Narges Shahidi", "John Shalf", "Nam Sung Kim", "Mahmut T. Kandemir"], "year": 2018, "MAG papers": [{"PaperId": 3100306998, "PaperTitle": "simplessd modeling solid state drives for holistic system simulation", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"yonsei university": 3.0, "university of illinois at urbana champaign": 2.0, "pennsylvania state university": 2.0, "lawrence berkeley national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient In-Memory Processing Using Spintronics.", "DBLP authors": ["Zamshed I. Chowdhury", "Jonathan D. Harms", "S. Karen Khatamifard", "Masoud Zabihi", "Yang Lv", "Andrew Lyle", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu", "Jianping Wang"], "year": 2018, "MAG papers": [{"PaperId": 2756167909, "PaperTitle": "efficient in memory processing using spintronics", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of minnesota": 9.0}}], "source": "ES"}, {"DBLP title": "A Scalable HW-Based Inline Deduplication for SSD Arrays.", "DBLP authors": ["Mohammadamin Ajdari", "Pyeongsu Park", "Dongup Kwon", "Joonsung Kim", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2754499276, "PaperTitle": "a scalable hw based inline deduplication for ssd arrays", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pohang university of science and technology": 1.0, "seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Flow-Based Simulation Methodology.", "DBLP authors": ["Morteza Hoseinzadeh"], "year": 2018, "MAG papers": [{"PaperId": 2760103833, "PaperTitle": "flow based simulation methodology", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-Stage CPI Stacks.", "DBLP authors": ["Stijn Eyerman", "Wim Heirman", "Kristof Du Bois", "Ibrahim Hur"], "year": 2018, "MAG papers": [{"PaperId": 2761598581, "PaperTitle": "multi stage cpi stacks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Leveraging Hardware Caches for Memoization.", "DBLP authors": ["Guowei Zhang", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2762390662, "PaperTitle": "leveraging hardware caches for memoization", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Cache Replacement Policy Based on Expected Hit Count.", "DBLP authors": ["Armin Vakil-Ghahani", "Sara Mahdizadeh-Shahri", "Mohammad-Reza Lotfi-Namin", "Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2765430931, "PaperTitle": "cache replacement policy based on expected hit count", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"sharif university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Sensing CPU Voltage Noise Through Electromagnetic Emanations.", "DBLP authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "year": 2018, "MAG papers": [{"PaperId": 2766790167, "PaperTitle": "sensing cpu voltage noise through electromagnetic emanations", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of cyprus": 3.0}}], "source": "ES"}, {"DBLP title": "Partitioning Compute Units in CNN Acceleration for Statistical Memory Traffic Shaping.", "DBLP authors": ["Daejin Jung", "Sunjung Lee", "Wonjong Rhee", "Jung Ho Ahn"], "year": 2018, "MAG papers": [{"PaperId": 2770297025, "PaperTitle": "partitioning compute units in cnn acceleration for statistical memory traffic shaping", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 4.0}}, {"PaperId": 3125106681, "PaperTitle": "partitioning compute units in cnn acceleration for statistical memory traffic shaping", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "The EH Model: Analytical Exploration of Energy-Harvesting Architectures.", "DBLP authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Natalie D. Enright Jerger"], "year": 2018, "MAG papers": [{"PaperId": 2769715556, "PaperTitle": "the eh model analytical exploration of energy harvesting architectures", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "SSD Performance Modeling Using Bottleneck Analysis.", "DBLP authors": ["Jihun Kim", "Joonsung Kim", "Pyeongsu Park", "Jong Kim", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2774342683, "PaperTitle": "ssd performance modeling using bottleneck analysis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 2.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "MNCaRT: An Open-Source, Multi-Architecture Automata-Processing Research and Execution Ecosystem.", "DBLP authors": ["Kevin Angstadt", "Jack Wadden", "Vinh Dang", "Ted Xie", "Dan Kramp", "Westley Weimer", "Mircea Stan", "Kevin Skadron"], "year": 2018, "MAG papers": [{"PaperId": 2772969855, "PaperTitle": "mncart an open source multi architecture automata processing research and execution ecosystem", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of virginia": 6.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs.", "DBLP authors": ["Hao Zheng", "Ahmed Louri"], "year": 2018, "MAG papers": [{"PaperId": 2773528081, "PaperTitle": "ez pass an energy performance efficient power gating router architecture for scalable nocs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"george washington university": 2.0}}], "source": "ES"}, {"DBLP title": "Nile: A Programmable Monitoring Coprocessor.", "DBLP authors": ["Leila Delshadtehrani", "Schuyler Eldridge", "Sadullah Canakci", "Manuel Egele", "Ajay Joshi"], "year": 2018, "MAG papers": [{"PaperId": 2780057871, "PaperTitle": "nile a programmable monitoring coprocessor", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"boston university": 5.0}}], "source": "ES"}, {"DBLP title": "TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering.", "DBLP authors": ["Eojin Lee", "Sukhan Lee", "G. Edward Suh", "Jung Ho Ahn"], "year": 2018, "MAG papers": [{"PaperId": 2778822934, "PaperTitle": "twice time window counter based row refresh to prevent row hammering", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"cornell university": 1.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "LEO: Low Overhead Encryption ORAM for Non-Volatile Memories.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2790296218, "PaperTitle": "leo low overhead encryption oram for non volatile memories", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Core Reliability: Leveraging Hardware Transactional Memory.", "DBLP authors": ["Sang Wook Stephen Do", "Michel Dubois"], "year": 2018, "MAG papers": [{"PaperId": 2783743911, "PaperTitle": "core reliability leveraging hardware transactional memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions.", "DBLP authors": ["Manolis Kaliorakis", "Athanasios Chatzidimitriou", "George Papadimitriou", "Dimitris Gizopoulos"], "year": 2018, "MAG papers": [{"PaperId": 2789388689, "PaperTitle": "statistical analysis of multicore cpus operation in scaled voltage conditions", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "An Alternative Analytical Approach to Associative Processing.", "DBLP authors": ["Soroosh Khoram", "Yue Zha", "Jing Li"], "year": 2018, "MAG papers": [{"PaperId": 2781560667, "PaperTitle": "an alternative analytical approach to associative processing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "On Memory System Design for Stochastic Computing.", "DBLP authors": ["S. Karen Khatamifard", "M. Hassan Najafi", "Ali Ghoreyshi", "Ulya R. Karpuzcu", "David J. Lilja"], "year": 2018, "MAG papers": [{"PaperId": 3103791884, "PaperTitle": "on memory system design for stochastic computing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of minnesota": 5.0}}], "source": "ES"}, {"DBLP title": "TERMinator Suite: Benchmarking Privacy-Preserving Architectures.", "DBLP authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2018, "MAG papers": [{"PaperId": 2792498333, "PaperTitle": "terminator suite benchmarking privacy preserving architectures", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"new york university": 2.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "CompressPoints: An Evaluation Methodology for Compressed Memory Systems.", "DBLP authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "year": 2018, "MAG papers": [{"PaperId": 2794974613, "PaperTitle": "compresspoints an evaluation methodology for compressed memory systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at austin": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Zebra Refresh: Value Transformation for Zero-Aware DRAM Refresh Reduction.", "DBLP authors": ["Seikwon Kim", "Wonsang Kwak", "Changdae Kim", "Jaehyuk Huh"], "year": 2018, "MAG papers": [{"PaperId": 2796218717, "PaperTitle": "zebra refresh value transformation for zero aware dram refresh reduction", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "A Case for Memory-Centric HPC System Architecture for Training Deep Neural Networks.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2018, "MAG papers": [{"PaperId": 2796360442, "PaperTitle": "a case for memory centric hpc system architecture for training deep neural networks", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"pohang university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Bit-Level Load Balancing: A New Technique for Improving the Write Throughput of Deeply Scaled STT-MRAM.", "DBLP authors": ["Engin Ipek", "Florian Longnos", "Shihai Xiao", "Wei Yang"], "year": 2018, "MAG papers": [{"PaperId": 2795130521, "PaperTitle": "bit level load balancing a new technique for improving the write throughput of deeply scaled stt mram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huawei": 3.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Decoupled MapReduce for Shared-Memory Multi-Core Architectures.", "DBLP authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2018, "MAG papers": [{"PaperId": 2803022844, "PaperTitle": "decoupled mapreduce for shared memory multi core architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution.", "DBLP authors": ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Shouyi Yin", "Shaojun Wei"], "year": 2018, "MAG papers": [{"PaperId": 2799463862, "PaperTitle": "breaking the synchronization bottleneck with reconfigurable transactional execution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Vertical Writes: Closing the Throughput Gap between Deeply Scaled STT-MRAM and DRAM.", "DBLP authors": ["Engin Ipek", "Florian Longnos", "Shihai Xiao", "Wei Yang"], "year": 2018, "MAG papers": [{"PaperId": 2795295572, "PaperTitle": "vertical writes closing the throughput gap between deeply scaled stt mram and dram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 1.0, "huawei": 3.0}}], "source": "ES"}, {"DBLP title": "The Architectural Implications of Cloud Microservices.", "DBLP authors": ["Yu Gan", "Christina Delimitrou"], "year": 2018, "MAG papers": [{"PaperId": 2803197428, "PaperTitle": "the architectural implications of cloud microservices", "Year": 2018, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Distributed Memory Integrity Trees.", "DBLP authors": ["Ofir Shwartz", "Yitzhak Birk"], "year": 2018, "MAG papers": [{"PaperId": 2795610500, "PaperTitle": "distributed memory integrity trees", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "RETROFIT: Fault-Aware Wear Leveling.", "DBLP authors": ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "MAG papers": [{"PaperId": 2804549791, "PaperTitle": "retrofit fault aware wear leveling", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 3.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging Approximation to Improve Datacenter Resource Efficiency.", "DBLP authors": ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"], "year": 2018, "MAG papers": [{"PaperId": 2964002943, "PaperTitle": "leveraging approximation to improve datacenter resource efficiency", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors.", "DBLP authors": ["Laith M. AlBarakat", "Paul V. Gratz", "Daniel A. Jim\u00e9nez"], "year": 2018, "MAG papers": [{"PaperId": 2808346252, "PaperTitle": "mtb fetch multithreading aware hardware prefetching for chip multiprocessors", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "MPU-BWM: Accelerating Sequence Alignment.", "DBLP authors": ["Thiruvengadam Vijayaraghavan", "Amit Rajesh", "Karthikeyan Sankaralingam"], "year": 2018, "MAG papers": [{"PaperId": 2808768830, "PaperTitle": "mpu bwm accelerating sequence alignment", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "RPPM: Rapid Performance Prediction of Multithreaded Applications on Multicore Hardware.", "DBLP authors": ["Sander De Pestel", "Sam Van den Steen", "Shoaib Akram", "Lieven Eeckhout"], "year": 2018, "MAG papers": [{"PaperId": 2809701377, "PaperTitle": "rppm rapid performance prediction of multithreaded applications on multicore hardware", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "KSM: Online Application-Level Performance Slowdown Prediction for Spatial Multitasking GPGPU.", "DBLP authors": ["Wenyi Zhao", "Quan Chen", "Minyi Guo"], "year": 2018, "MAG papers": [{"PaperId": 2811206245, "PaperTitle": "ksm online application level performance slowdown prediction for spatial multitasking gpgpu", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "ARSENAL: Architecture for Secure Non-Volatile Memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2891342672, "PaperTitle": "arsenal architecture for secure non volatile memories", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads.", "DBLP authors": ["Abanti Basak", "Xing Hu", "Shuangchen Li", "Sang Min Oh", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2889685820, "PaperTitle": "exploring core and cache hierarchy bottlenecks in graph processing workloads", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 5.0}}], "source": "ES"}, {"DBLP title": "A New Class of Covert Channels Exploiting Power Management Vulnerabilities.", "DBLP authors": ["S. Karen Khatamifard", "Longfei Wang", "Sel\u00e7uk K\u00f6se", "Ulya R. Karpuzcu"], "year": 2018, "MAG papers": [{"PaperId": 2884716042, "PaperTitle": "a new class of covert channels exploiting power management vulnerabilities", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of minnesota": 2.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance.", "DBLP authors": ["Sushant Kondguli", "Michael Huang"], "year": 2018, "MAG papers": [{"PaperId": 2884931373, "PaperTitle": "bootstrapping using smt hardware to improve single thread performance", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Counter Advance for Reliable Encryption in Phase Change Memory.", "DBLP authors": ["Donald Kline Jr.", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "MAG papers": [{"PaperId": 2900606310, "PaperTitle": "counter advance for reliable encryption in phase change memory", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "ReDRAM: A Reconfigurable DRAM Cache for GPGPUs.", "DBLP authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam"], "year": 2018, "MAG papers": [{"PaperId": 2901309973, "PaperTitle": "redram a reconfigurable dram cache for gpgpus", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology madras": 1.0, "indian institute of technology bhubaneswar": 3.0}}], "source": "ES"}, {"DBLP title": "VMOR: Microarchitectural Support for Operand Access in an Interpreter.", "DBLP authors": ["Susumu Mashimo", "Ryota Shioya", "Koji Inoue"], "year": 2018, "MAG papers": [{"PaperId": 2888745262, "PaperTitle": "vmor microarchitectural support for operand access in an interpreter", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nagoya university": 1.0, "kyushu university": 2.0}}], "source": "ES"}, {"DBLP title": "Semi-Coherent DMA: An Alternative I/O Coherency Management for Embedded Systems.", "DBLP authors": ["Seungwon Min", "Mohammad Alian", "Wen-Mei Hwu", "Nam Sung Kim"], "year": 2018, "MAG papers": [{"PaperId": 2901646529, "PaperTitle": "semi coherent dma an alternative i o coherency management for embedded systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Neda: Supporting Direct Inter-Core Neighbor Data Exchange in GPUs.", "DBLP authors": ["Negin Nematollahi", "Mohammad Sadrosadati", "Hajar Falahati", "Marzieh Barkhordar", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2895553128, "PaperTitle": "neda supporting direct inter core neighbor data exchange in gpus", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications.", "DBLP authors": ["Hamza Omar", "Halit Dogan", "Brian Kahne", "Omer Khan"], "year": 2018, "MAG papers": [{"PaperId": 2894813318, "PaperTitle": "multicore resource isolation for deterministic resilient and secure concurrent execution of safety critical applications", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of connecticut": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs.", "DBLP authors": ["Farzaneh Zokaee", "Hamid R. Zarandi", "Lei Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2870561134, "PaperTitle": "aligner a process in memory architecture for short read alignment in rerams", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indiana university": 2.0, "amirkabir university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing.", "DBLP authors": ["Qian Lou", "Lei Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2900664819, "PaperTitle": "brawl a spintronics based portable basecalling in memory architecture for nanopore genome sequencing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university": 2.0}}], "source": "ES"}, {"DBLP title": "Amoeba: An Autonomous Backup and Recovery SSD for Ransomware Attack Defense.", "DBLP authors": ["Donghyun Min", "DongGyu Park", "Jinwoo Ahn", "Ryan Walker", "Junghee Lee", "Sungyong Park", "Youngjae Kim"], "year": 2018, "MAG papers": [{"PaperId": 2902458612, "PaperTitle": "amoeba an autonomous backup and recovery ssd for ransomware attack defense", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sogang university": 5.0, "university of texas at san antonio": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Bandwidth PCM-Based Memory System for Highly Available IP Routing Table Lookup.", "DBLP authors": ["Chinam Kim", "Hyukjun Lee"], "year": 2018, "MAG papers": [{"PaperId": 2902167538, "PaperTitle": "a high bandwidth pcm based memory system for highly available ip routing table lookup", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sogang university": 2.0}}], "source": "ES"}]