//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_256x26m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/07/10, 18:32:18" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_7_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_25_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 26 ;
        bit_from : 25 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_256x26m4s ) {
    memory () {
        type : ram ;
        address_width : 8 ;
        word_width : 26 ;
    }
    functional_peak_current : 43009.700000;
    area : 1749.456720 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3130901, 0.3130995, 0.3131090, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3130901, 0.3130995, 0.3131090, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3130901, 0.3130995, 0.3131090, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3130901, 0.3130995, 0.3131090, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_25_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[25:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1865076, 0.1963431, 0.2068836, 0.2272828, 0.2680461",\
              "0.1908324, 0.2006679, 0.2112084, 0.2316076, 0.2723709",\
              "0.1930415, 0.2028770, 0.2134175, 0.2338167, 0.2745800",\
              "0.1941655, 0.2040010, 0.2145415, 0.2349407, 0.2757040",\
              "0.1895966, 0.1994321, 0.2099726, 0.2303718, 0.2711351"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1865076, 0.1963431, 0.2068836, 0.2272828, 0.2680461",\
              "0.1908324, 0.2006679, 0.2112084, 0.2316076, 0.2723709",\
              "0.1930415, 0.2028770, 0.2134175, 0.2338167, 0.2745800",\
              "0.1941655, 0.2040010, 0.2145415, 0.2349407, 0.2757040",\
              "0.1895966, 0.1994321, 0.2099726, 0.2303718, 0.2711351"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2289705, 0.2391303, 0.2502089, 0.2731230, 0.3177585",\
              "0.2340021, 0.2441619, 0.2552405, 0.2781546, 0.3227901",\
              "0.2367878, 0.2469476, 0.2580261, 0.2809403, 0.3255758",\
              "0.2376215, 0.2477813, 0.2588598, 0.2817740, 0.3264095",\
              "0.2376320, 0.2477918, 0.2588703, 0.2817845, 0.3264200"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2289705, 0.2391303, 0.2502089, 0.2731230, 0.3177585",\
              "0.2340021, 0.2441619, 0.2552405, 0.2781546, 0.3227901",\
              "0.2367878, 0.2469476, 0.2580261, 0.2809403, 0.3255758",\
              "0.2376215, 0.2477813, 0.2588598, 0.2817740, 0.3264095",\
              "0.2376320, 0.2477918, 0.2588703, 0.2817845, 0.3264200"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457774, 0.0618414, 0.0795065, 0.1118935, 0.1723095" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457774, 0.0618414, 0.0795065, 0.1118935, 0.1723095" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0457774, 0.0618414, 0.0795065, 0.1118935, 0.1723095" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0457774, 0.0618414, 0.0795065, 0.1118935, 0.1723095" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0743835, 0.0795915, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1244104, 0.1313730, 0.1359615, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3478779, 0.3478884, 0.3478989, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.988350" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109484" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.955160" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111538" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.714600" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111645" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.834880" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111592" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923767, 0.0979792, 0.1032541, 0.1103302, 0.1209985",\
              "0.0923476, 0.0979501, 0.1032249, 0.1103011, 0.1209694",\
              "0.0922405, 0.0978429, 0.1031178, 0.1101940, 0.1208623",\
              "0.0918806, 0.0974831, 0.1027580, 0.1098341, 0.1205025",\
              "0.0915145, 0.0971170, 0.1023919, 0.1094681, 0.1201364"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923767, 0.0979792, 0.1032541, 0.1103302, 0.1209985",\
              "0.0923476, 0.0979501, 0.1032249, 0.1103011, 0.1209694",\
              "0.0922405, 0.0978429, 0.1031178, 0.1101940, 0.1208623",\
              "0.0918806, 0.0974831, 0.1027580, 0.1098341, 0.1205025",\
              "0.0915145, 0.0971170, 0.1023919, 0.1094681, 0.1201364"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605423, 0.0565883, 0.0533593, 0.0496543, 0.0442033",\
              "0.0669413, 0.0629873, 0.0597583, 0.0560533, 0.0506023",\
              "0.0712223, 0.0672683, 0.0640393, 0.0603343, 0.0548833",\
              "0.0766283, 0.0726743, 0.0694453, 0.0657403, 0.0602893",\
              "0.0825493, 0.0785953, 0.0753663, 0.0716613, 0.0662103"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605423, 0.0565883, 0.0533593, 0.0496543, 0.0442033",\
              "0.0669413, 0.0629873, 0.0597583, 0.0560533, 0.0506023",\
              "0.0712223, 0.0672683, 0.0640393, 0.0603343, 0.0548833",\
              "0.0766283, 0.0726743, 0.0694453, 0.0657403, 0.0602893",\
              "0.0825493, 0.0785953, 0.0753663, 0.0716613, 0.0662103"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815439, 0.0880886, 0.0945959, 0.1043937, 0.1184161",\
              "0.0815782, 0.0881229, 0.0946302, 0.1044281, 0.1184504",\
              "0.0814316, 0.0879763, 0.0944836, 0.1042814, 0.1183037",\
              "0.0808606, 0.0874053, 0.0939126, 0.1037105, 0.1177328",\
              "0.0799569, 0.0865016, 0.0930089, 0.1028067, 0.1168290"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0815439, 0.0880886, 0.0945959, 0.1043937, 0.1184161",\
              "0.0815782, 0.0881229, 0.0946302, 0.1044281, 0.1184504",\
              "0.0814316, 0.0879763, 0.0944836, 0.1042814, 0.1183037",\
              "0.0808606, 0.0874053, 0.0939126, 0.1037105, 0.1177328",\
              "0.0799569, 0.0865016, 0.0930089, 0.1028067, 0.1168290"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659974, 0.0623914, 0.0604644, 0.0576494, 0.0558194",\
              "0.0724664, 0.0688604, 0.0669334, 0.0641184, 0.0622884",\
              "0.0762094, 0.0726034, 0.0706764, 0.0678614, 0.0660314",\
              "0.0784544, 0.0748484, 0.0729214, 0.0701064, 0.0682764",\
              "0.0739384, 0.0703324, 0.0684054, 0.0655904, 0.0637604"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0659974, 0.0623914, 0.0604644, 0.0576494, 0.0558194",\
              "0.0724664, 0.0688604, 0.0669334, 0.0641184, 0.0622884",\
              "0.0762094, 0.0726034, 0.0706764, 0.0678614, 0.0660314",\
              "0.0784544, 0.0748484, 0.0729214, 0.0701064, 0.0682764",\
              "0.0739384, 0.0703324, 0.0684054, 0.0655904, 0.0637604"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_7_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[7:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675896, 0.0723715, 0.0761935, 0.0831459, 0.0939162",\
              "0.0676208, 0.0724027, 0.0762247, 0.0831771, 0.0939474",\
              "0.0674263, 0.0722083, 0.0760302, 0.0829827, 0.0937529",\
              "0.0669136, 0.0716955, 0.0755175, 0.0824699, 0.0932402",\
              "0.0660036, 0.0707855, 0.0746075, 0.0815599, 0.0923302"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675896, 0.0723715, 0.0761935, 0.0831459, 0.0939162",\
              "0.0676208, 0.0724027, 0.0762247, 0.0831771, 0.0939474",\
              "0.0674263, 0.0722083, 0.0760302, 0.0829827, 0.0937529",\
              "0.0669136, 0.0716955, 0.0755175, 0.0824699, 0.0932402",\
              "0.0660036, 0.0707855, 0.0746075, 0.0815599, 0.0923302"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0747618, 0.0717048, 0.0697908, 0.0664498, 0.0636348",\
              "0.0810388, 0.0779818, 0.0760678, 0.0727268, 0.0699118",\
              "0.0848688, 0.0818118, 0.0798978, 0.0765568, 0.0737418",\
              "0.0871518, 0.0840948, 0.0821808, 0.0788398, 0.0760248",\
              "0.0827788, 0.0797218, 0.0778078, 0.0744668, 0.0716518"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0747618, 0.0717048, 0.0697908, 0.0664498, 0.0636348",\
              "0.0810388, 0.0779818, 0.0760678, 0.0727268, 0.0699118",\
              "0.0848688, 0.0818118, 0.0798978, 0.0765568, 0.0737418",\
              "0.0871518, 0.0840948, 0.0821808, 0.0788398, 0.0760248",\
              "0.0827788, 0.0797218, 0.0778078, 0.0744668, 0.0716518"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_25_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[25:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0476569, 0.0538220, 0.0597729, 0.0695447, 0.0849440",\
              "0.0428136, 0.0489787, 0.0549296, 0.0647014, 0.0801007",\
              "0.0414637, 0.0476288, 0.0535797, 0.0633515, 0.0787508",\
              "0.0455790, 0.0517441, 0.0576950, 0.0674668, 0.0828661",\
              "0.0682655, 0.0744306, 0.0803815, 0.0901533, 0.1055526"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0476569, 0.0538220, 0.0597729, 0.0695447, 0.0849440",\
              "0.0428136, 0.0489787, 0.0549296, 0.0647014, 0.0801007",\
              "0.0414637, 0.0476288, 0.0535797, 0.0633515, 0.0787508",\
              "0.0455790, 0.0517441, 0.0576950, 0.0674668, 0.0828661",\
              "0.0682655, 0.0744306, 0.0803815, 0.0901533, 0.1055526"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0724775, 0.0783295, 0.0871995, 0.1078435, 0.1529765",\
              "0.0888165, 0.0946685, 0.1035385, 0.1241825, 0.1693155",\
              "0.1054095, 0.1112615, 0.1201315, 0.1407755, 0.1859085",\
              "0.1310385, 0.1368905, 0.1457605, 0.1664045, 0.2115375",\
              "0.1664715, 0.1723235, 0.1811935, 0.2018375, 0.2469705"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0724775, 0.0783295, 0.0871995, 0.1078435, 0.1529765",\
              "0.0888165, 0.0946685, 0.1035385, 0.1241825, 0.1693155",\
              "0.1054095, 0.1112615, 0.1201315, 0.1407755, 0.1859085",\
              "0.1310385, 0.1368905, 0.1457605, 0.1664045, 0.2115375",\
              "0.1664715, 0.1723235, 0.1811935, 0.2018375, 0.2469705"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_25_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[25:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0476569, 0.0538220, 0.0597729, 0.0695447, 0.0849440",\
              "0.0428136, 0.0489787, 0.0549296, 0.0647014, 0.0801007",\
              "0.0414637, 0.0476288, 0.0535797, 0.0633515, 0.0787508",\
              "0.0455790, 0.0517441, 0.0576950, 0.0674668, 0.0828661",\
              "0.0682655, 0.0744306, 0.0803815, 0.0901533, 0.1055526"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0476569, 0.0538220, 0.0597729, 0.0695447, 0.0849440",\
              "0.0428136, 0.0489787, 0.0549296, 0.0647014, 0.0801007",\
              "0.0414637, 0.0476288, 0.0535797, 0.0633515, 0.0787508",\
              "0.0455790, 0.0517441, 0.0576950, 0.0674668, 0.0828661",\
              "0.0682655, 0.0744306, 0.0803815, 0.0901533, 0.1055526"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0723948, 0.0782468, 0.0871168, 0.1077608, 0.1528938",\
              "0.0887338, 0.0945858, 0.1034558, 0.1240998, 0.1692328",\
              "0.1053268, 0.1111788, 0.1200488, 0.1406928, 0.1858258",\
              "0.1309558, 0.1368078, 0.1456778, 0.1663218, 0.2114548",\
              "0.1663888, 0.1722408, 0.1811108, 0.2017548, 0.2468878"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0723948, 0.0782468, 0.0871168, 0.1077608, 0.1528938",\
              "0.0887338, 0.0945858, 0.1034558, 0.1240998, 0.1692328",\
              "0.1053268, 0.1111788, 0.1200488, 0.1406928, 0.1858258",\
              "0.1309558, 0.1368078, 0.1456778, 0.1663218, 0.2114548",\
              "0.1663888, 0.1722408, 0.1811108, 0.2017548, 0.2468878"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.707870 ;
    }
}
}
