#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x191a520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x191a6b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19245e0 .functor NOT 1, L_0x194e6b0, C4<0>, C4<0>, C4<0>;
L_0x194e410 .functor XOR 1, L_0x194e2b0, L_0x194e370, C4<0>, C4<0>;
L_0x194e5a0 .functor XOR 1, L_0x194e410, L_0x194e4d0, C4<0>, C4<0>;
v0x194abd0_0 .net *"_ivl_10", 0 0, L_0x194e4d0;  1 drivers
v0x194acd0_0 .net *"_ivl_12", 0 0, L_0x194e5a0;  1 drivers
v0x194adb0_0 .net *"_ivl_2", 0 0, L_0x194c930;  1 drivers
v0x194ae70_0 .net *"_ivl_4", 0 0, L_0x194e2b0;  1 drivers
v0x194af50_0 .net *"_ivl_6", 0 0, L_0x194e370;  1 drivers
v0x194b080_0 .net *"_ivl_8", 0 0, L_0x194e410;  1 drivers
v0x194b160_0 .net "a", 0 0, v0x1947c50_0;  1 drivers
v0x194b200_0 .net "b", 0 0, v0x1947cf0_0;  1 drivers
v0x194b2a0_0 .net "c", 0 0, v0x1947d90_0;  1 drivers
v0x194b340_0 .var "clk", 0 0;
v0x194b3e0_0 .net "d", 0 0, v0x1947ed0_0;  1 drivers
v0x194b480_0 .net "q_dut", 0 0, L_0x194e150;  1 drivers
v0x194b520_0 .net "q_ref", 0 0, L_0x1906ea0;  1 drivers
v0x194b5c0_0 .var/2u "stats1", 159 0;
v0x194b660_0 .var/2u "strobe", 0 0;
v0x194b700_0 .net "tb_match", 0 0, L_0x194e6b0;  1 drivers
v0x194b7c0_0 .net "tb_mismatch", 0 0, L_0x19245e0;  1 drivers
v0x194b880_0 .net "wavedrom_enable", 0 0, v0x1947fc0_0;  1 drivers
v0x194b920_0 .net "wavedrom_title", 511 0, v0x1948060_0;  1 drivers
L_0x194c930 .concat [ 1 0 0 0], L_0x1906ea0;
L_0x194e2b0 .concat [ 1 0 0 0], L_0x1906ea0;
L_0x194e370 .concat [ 1 0 0 0], L_0x194e150;
L_0x194e4d0 .concat [ 1 0 0 0], L_0x1906ea0;
L_0x194e6b0 .cmp/eeq 1, L_0x194c930, L_0x194e5a0;
S_0x191a840 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x191a6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1906ea0 .functor OR 1, v0x1947d90_0, v0x1947cf0_0, C4<0>, C4<0>;
v0x1924850_0 .net "a", 0 0, v0x1947c50_0;  alias, 1 drivers
v0x19248f0_0 .net "b", 0 0, v0x1947cf0_0;  alias, 1 drivers
v0x1906ff0_0 .net "c", 0 0, v0x1947d90_0;  alias, 1 drivers
v0x1907090_0 .net "d", 0 0, v0x1947ed0_0;  alias, 1 drivers
v0x1947250_0 .net "q", 0 0, L_0x1906ea0;  alias, 1 drivers
S_0x1947400 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x191a6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1947c50_0 .var "a", 0 0;
v0x1947cf0_0 .var "b", 0 0;
v0x1947d90_0 .var "c", 0 0;
v0x1947e30_0 .net "clk", 0 0, v0x194b340_0;  1 drivers
v0x1947ed0_0 .var "d", 0 0;
v0x1947fc0_0 .var "wavedrom_enable", 0 0;
v0x1948060_0 .var "wavedrom_title", 511 0;
E_0x1915680/0 .event negedge, v0x1947e30_0;
E_0x1915680/1 .event posedge, v0x1947e30_0;
E_0x1915680 .event/or E_0x1915680/0, E_0x1915680/1;
E_0x19158d0 .event posedge, v0x1947e30_0;
E_0x18ff9f0 .event negedge, v0x1947e30_0;
S_0x1947750 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1947400;
 .timescale -12 -12;
v0x1947950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1947a50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1947400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19481c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x191a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x191afa0 .functor NOT 1, v0x1947c50_0, C4<0>, C4<0>, C4<0>;
L_0x1924650 .functor NOT 1, v0x1947cf0_0, C4<0>, C4<0>, C4<0>;
L_0x194bbd0 .functor AND 1, L_0x191afa0, L_0x1924650, C4<1>, C4<1>;
L_0x194bc70 .functor NOT 1, v0x1947d90_0, C4<0>, C4<0>, C4<0>;
L_0x194bd10 .functor AND 1, L_0x194bbd0, L_0x194bc70, C4<1>, C4<1>;
L_0x194bdd0 .functor NOT 1, v0x1947ed0_0, C4<0>, C4<0>, C4<0>;
L_0x194bf10 .functor AND 1, L_0x194bd10, L_0x194bdd0, C4<1>, C4<1>;
L_0x194bfd0 .functor NOT 1, v0x1947c50_0, C4<0>, C4<0>, C4<0>;
L_0x194c090 .functor NOT 1, v0x1947cf0_0, C4<0>, C4<0>, C4<0>;
L_0x194c100 .functor AND 1, L_0x194bfd0, L_0x194c090, C4<1>, C4<1>;
L_0x194c270 .functor NOT 1, v0x1947d90_0, C4<0>, C4<0>, C4<0>;
L_0x194c2e0 .functor AND 1, L_0x194c100, L_0x194c270, C4<1>, C4<1>;
L_0x194c410 .functor AND 1, L_0x194c2e0, v0x1947ed0_0, C4<1>, C4<1>;
L_0x194c4d0 .functor OR 1, L_0x194bf10, L_0x194c410, C4<0>, C4<0>;
L_0x194c3a0 .functor NOT 1, v0x1947c50_0, C4<0>, C4<0>, C4<0>;
L_0x194c660 .functor NOT 1, v0x1947cf0_0, C4<0>, C4<0>, C4<0>;
L_0x194c760 .functor AND 1, L_0x194c3a0, L_0x194c660, C4<1>, C4<1>;
L_0x194c870 .functor AND 1, L_0x194c760, v0x1947d90_0, C4<1>, C4<1>;
L_0x194c9d0 .functor NOT 1, v0x1947ed0_0, C4<0>, C4<0>, C4<0>;
L_0x194ca40 .functor AND 1, L_0x194c870, L_0x194c9d0, C4<1>, C4<1>;
L_0x194cc00 .functor OR 1, L_0x194c4d0, L_0x194ca40, C4<0>, C4<0>;
L_0x194cd10 .functor NOT 1, v0x1947c50_0, C4<0>, C4<0>, C4<0>;
L_0x194ce40 .functor AND 1, L_0x194cd10, v0x1947cf0_0, C4<1>, C4<1>;
L_0x194d010 .functor NOT 1, v0x1947d90_0, C4<0>, C4<0>, C4<0>;
L_0x194d260 .functor AND 1, L_0x194ce40, L_0x194d010, C4<1>, C4<1>;
L_0x194d370 .functor NOT 1, v0x1947ed0_0, C4<0>, C4<0>, C4<0>;
L_0x194d4c0 .functor AND 1, L_0x194d260, L_0x194d370, C4<1>, C4<1>;
L_0x194d5d0 .functor OR 1, L_0x194cc00, L_0x194d4c0, C4<0>, C4<0>;
L_0x194d7d0 .functor NOT 1, v0x1947cf0_0, C4<0>, C4<0>, C4<0>;
L_0x194d840 .functor AND 1, v0x1947c50_0, L_0x194d7d0, C4<1>, C4<1>;
L_0x194db10 .functor NOT 1, v0x1947d90_0, C4<0>, C4<0>, C4<0>;
L_0x194db80 .functor AND 1, L_0x194d840, L_0x194db10, C4<1>, C4<1>;
L_0x194dda0 .functor NOT 1, v0x1947ed0_0, C4<0>, C4<0>, C4<0>;
L_0x194df20 .functor AND 1, L_0x194db80, L_0x194dda0, C4<1>, C4<1>;
L_0x194e150 .functor OR 1, L_0x194d5d0, L_0x194df20, C4<0>, C4<0>;
v0x19484b0_0 .net *"_ivl_0", 0 0, L_0x191afa0;  1 drivers
v0x1948590_0 .net *"_ivl_10", 0 0, L_0x194bdd0;  1 drivers
v0x1948670_0 .net *"_ivl_12", 0 0, L_0x194bf10;  1 drivers
v0x1948760_0 .net *"_ivl_14", 0 0, L_0x194bfd0;  1 drivers
v0x1948840_0 .net *"_ivl_16", 0 0, L_0x194c090;  1 drivers
v0x1948970_0 .net *"_ivl_18", 0 0, L_0x194c100;  1 drivers
v0x1948a50_0 .net *"_ivl_2", 0 0, L_0x1924650;  1 drivers
v0x1948b30_0 .net *"_ivl_20", 0 0, L_0x194c270;  1 drivers
v0x1948c10_0 .net *"_ivl_22", 0 0, L_0x194c2e0;  1 drivers
v0x1948cf0_0 .net *"_ivl_24", 0 0, L_0x194c410;  1 drivers
v0x1948dd0_0 .net *"_ivl_26", 0 0, L_0x194c4d0;  1 drivers
v0x1948eb0_0 .net *"_ivl_28", 0 0, L_0x194c3a0;  1 drivers
v0x1948f90_0 .net *"_ivl_30", 0 0, L_0x194c660;  1 drivers
v0x1949070_0 .net *"_ivl_32", 0 0, L_0x194c760;  1 drivers
v0x1949150_0 .net *"_ivl_34", 0 0, L_0x194c870;  1 drivers
v0x1949230_0 .net *"_ivl_36", 0 0, L_0x194c9d0;  1 drivers
v0x1949310_0 .net *"_ivl_38", 0 0, L_0x194ca40;  1 drivers
v0x19493f0_0 .net *"_ivl_4", 0 0, L_0x194bbd0;  1 drivers
v0x19494d0_0 .net *"_ivl_40", 0 0, L_0x194cc00;  1 drivers
v0x19495b0_0 .net *"_ivl_42", 0 0, L_0x194cd10;  1 drivers
v0x1949690_0 .net *"_ivl_44", 0 0, L_0x194ce40;  1 drivers
v0x1949770_0 .net *"_ivl_46", 0 0, L_0x194d010;  1 drivers
v0x1949850_0 .net *"_ivl_48", 0 0, L_0x194d260;  1 drivers
v0x1949930_0 .net *"_ivl_50", 0 0, L_0x194d370;  1 drivers
v0x1949a10_0 .net *"_ivl_52", 0 0, L_0x194d4c0;  1 drivers
v0x1949af0_0 .net *"_ivl_54", 0 0, L_0x194d5d0;  1 drivers
v0x1949bd0_0 .net *"_ivl_56", 0 0, L_0x194d7d0;  1 drivers
v0x1949cb0_0 .net *"_ivl_58", 0 0, L_0x194d840;  1 drivers
v0x1949d90_0 .net *"_ivl_6", 0 0, L_0x194bc70;  1 drivers
v0x1949e70_0 .net *"_ivl_60", 0 0, L_0x194db10;  1 drivers
v0x1949f50_0 .net *"_ivl_62", 0 0, L_0x194db80;  1 drivers
v0x194a030_0 .net *"_ivl_64", 0 0, L_0x194dda0;  1 drivers
v0x194a110_0 .net *"_ivl_66", 0 0, L_0x194df20;  1 drivers
v0x194a400_0 .net *"_ivl_8", 0 0, L_0x194bd10;  1 drivers
v0x194a4e0_0 .net "a", 0 0, v0x1947c50_0;  alias, 1 drivers
v0x194a580_0 .net "b", 0 0, v0x1947cf0_0;  alias, 1 drivers
v0x194a670_0 .net "c", 0 0, v0x1947d90_0;  alias, 1 drivers
v0x194a760_0 .net "d", 0 0, v0x1947ed0_0;  alias, 1 drivers
v0x194a850_0 .net "q", 0 0, L_0x194e150;  alias, 1 drivers
S_0x194a9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x191a6b0;
 .timescale -12 -12;
E_0x1915420 .event anyedge, v0x194b660_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x194b660_0;
    %nor/r;
    %assign/vec4 v0x194b660_0, 0;
    %wait E_0x1915420;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1947400;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1947ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947cf0_0, 0;
    %assign/vec4 v0x1947c50_0, 0;
    %wait E_0x18ff9f0;
    %wait E_0x19158d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1947ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947cf0_0, 0;
    %assign/vec4 v0x1947c50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1915680;
    %load/vec4 v0x1947c50_0;
    %load/vec4 v0x1947cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1947d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1947ed0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1947ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947cf0_0, 0;
    %assign/vec4 v0x1947c50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1947a50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1915680;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1947ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1947cf0_0, 0;
    %assign/vec4 v0x1947c50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x191a6b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x194b340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x194b660_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x191a6b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x194b340_0;
    %inv;
    %store/vec4 v0x194b340_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x191a6b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1947e30_0, v0x194b7c0_0, v0x194b160_0, v0x194b200_0, v0x194b2a0_0, v0x194b3e0_0, v0x194b520_0, v0x194b480_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x191a6b0;
T_7 ;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x191a6b0;
T_8 ;
    %wait E_0x1915680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x194b5c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x194b5c0_0, 4, 32;
    %load/vec4 v0x194b700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x194b5c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x194b5c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x194b5c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x194b520_0;
    %load/vec4 v0x194b520_0;
    %load/vec4 v0x194b480_0;
    %xor;
    %load/vec4 v0x194b520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x194b5c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x194b5c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x194b5c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit4/iter0/response0/top_module.sv";
