# system info system_0 on 2021.10.26.15:11:55
system_info:
name,value
DEVICE,5CGXFC7C7F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1635279082
#
#
# Files generated for system_0 on 2021.10.26.15:11:55
files:
filepath,kind,attributes,module,is_top
simulation/system_0.v,VERILOG,,system_0,true
simulation/submodules/AUDIO_DAC_FIFO.v,VERILOG,,AUDIO_DAC_FIFO,false
simulation/submodules/FIFO_16_256.v,VERILOG,,AUDIO_DAC_FIFO,false
simulation/submodules/system_0_SD_CLK.v,VERILOG,,system_0_SD_CLK,false
simulation/submodules/system_0_SD_CMD.v,VERILOG,,system_0_SD_CMD,false
simulation/submodules/SEG7_LUT_8.v,VERILOG,,SEG7_LUT_8,false
simulation/submodules/SEG7_LUT.v,VERILOG,,SEG7_LUT_8,false
simulation/submodules/system_0_button_pio.v,VERILOG,,system_0_button_pio,false
simulation/submodules/system_0_cfi_flash_0.v,VERILOG,,system_0_cfi_flash_0,false
simulation/submodules/system_0_epcs_controller.v,VERILOG,,system_0_epcs_controller,false
simulation/submodules/system_0_epcs_controller_boot_rom.hex,HEX,,system_0_epcs_controller,false
simulation/submodules/system_0_jtag_uart_0.v,VERILOG,,system_0_jtag_uart_0,false
simulation/submodules/system_0_led_green.v,VERILOG,,system_0_led_green,false
simulation/submodules/system_0_led_red.v,VERILOG,,system_0_led_red,false
simulation/submodules/system_0_nios2_qsys_0.v,VERILOG,,system_0_nios2_qsys_0,false
simulation/submodules/system_0_sdram_0.v,VERILOG,,system_0_sdram_0,false
simulation/submodules/system_0_sdram_0_test_component.v,VERILOG,,system_0_sdram_0,false
simulation/submodules/SRAM_16Bit_512K.v,VERILOG,,SRAM_16Bit_512K,false
simulation/submodules/system_0_switch_pio.v,VERILOG,,system_0_switch_pio,false
simulation/submodules/system_0_timer_0.v,VERILOG,,system_0_timer_0,false
simulation/submodules/system_0_tri_state_bridge_0_bridge_0.sv,SYSTEM_VERILOG,,system_0_tri_state_bridge_0_bridge_0,false
simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0.v,VERILOG,,system_0_tri_state_bridge_0_pinSharer_0,false
simulation/submodules/system_0_uart_0.v,VERILOG,,system_0_uart_0,false
simulation/submodules/system_0_mm_interconnect_0.v,VERILOG,,system_0_mm_interconnect_0,false
simulation/submodules/system_0_irq_mapper.sv,SYSTEM_VERILOG,,system_0_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_tristate_controller_translator.sv,SYSTEM_VERILOG,,altera_tristate_controller_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_tristate_controller_aggregator.sv,SYSTEM_VERILOG,,altera_tristate_controller_aggregator,false
simulation/submodules/system_0_nios2_qsys_0_cpu.sdc,SDC,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu.vo,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_bht_ram.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_dc_tag_ram.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ic_tag_ram.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_mult_cell.v,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_nios2_qsys_0_cpu_test_bench.v,VERILOG,,system_0_nios2_qsys_0_cpu,false
simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv,SYSTEM_VERILOG,,system_0_tri_state_bridge_0_pinSharer_0_pin_sharer,false
simulation/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv,SYSTEM_VERILOG,,system_0_tri_state_bridge_0_pinSharer_0_arbiter,false
simulation/submodules/altera_merlin_std_arbitrator_core.sv,SYSTEM_VERILOG,,system_0_tri_state_bridge_0_pinSharer_0_arbiter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/system_0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router,false
simulation/submodules/system_0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router_001,false
simulation/submodules/system_0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router_002,false
simulation/submodules/system_0_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router_004,false
simulation/submodules/system_0_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router_006,false
simulation/submodules/system_0_mm_interconnect_0_router_019.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_router_019,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/system_0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_demux,false
simulation/submodules/system_0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/system_0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/system_0_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/system_0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_demux,false
simulation/submodules/system_0_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/system_0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/system_0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_002.v,VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter_002,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_017.v,VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter_017,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0,false
simulation/submodules/system_0_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv,SYSTEM_VERILOG,,system_0_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_0.Audio_0,AUDIO_DAC_FIFO
system_0.SD_CLK,system_0_SD_CLK
system_0.SD_CMD,system_0_SD_CMD
system_0.SD_DAT,system_0_SD_CMD
system_0.SEG7_Display,SEG7_LUT_8
system_0.button_pio,system_0_button_pio
system_0.cfi_flash_0,system_0_cfi_flash_0
system_0.cfi_flash_0.tdt,altera_tristate_controller_translator
system_0.cfi_flash_0.slave_translator,altera_merlin_slave_translator
system_0.cfi_flash_0.tda,altera_tristate_controller_aggregator
system_0.epcs_controller,system_0_epcs_controller
system_0.jtag_uart_0,system_0_jtag_uart_0
system_0.led_green,system_0_led_green
system_0.led_red,system_0_led_red
system_0.nios2_qsys_0,system_0_nios2_qsys_0
system_0.nios2_qsys_0.cpu,system_0_nios2_qsys_0_cpu
system_0.sdram_0,system_0_sdram_0
system_0.sram_16bit_512k_0,SRAM_16Bit_512K
system_0.switch_pio,system_0_switch_pio
system_0.timer_0,system_0_timer_0
system_0.timer_1,system_0_timer_0
system_0.tri_state_bridge_0_bridge_0,system_0_tri_state_bridge_0_bridge_0
system_0.tri_state_bridge_0_pinSharer_0,system_0_tri_state_bridge_0_pinSharer_0
system_0.tri_state_bridge_0_pinSharer_0.pin_sharer,system_0_tri_state_bridge_0_pinSharer_0_pin_sharer
system_0.tri_state_bridge_0_pinSharer_0.arbiter,system_0_tri_state_bridge_0_pinSharer_0_arbiter
system_0.uart_0,system_0_uart_0
system_0.mm_interconnect_0,system_0_mm_interconnect_0
system_0.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
system_0.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
system_0.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.SEG7_Display_avalon_slave_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.Audio_0_avalon_slave_0_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.epcs_controller_epcs_control_port_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.led_green_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.led_red_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.SD_CLK_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.SD_CMD_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.SD_DAT_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.switch_pio_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.button_pio_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.timer_1_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.uart_0_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.sdram_0_s1_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.cfi_flash_0_uas_translator,altera_merlin_slave_translator
system_0.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
system_0.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
system_0.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.SEG7_Display_avalon_slave_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.Audio_0_avalon_slave_0_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.epcs_controller_epcs_control_port_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.led_green_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.led_red_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.SD_CLK_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.SD_CMD_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.SD_DAT_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.switch_pio_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.button_pio_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.timer_1_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.uart_0_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.sdram_0_s1_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.cfi_flash_0_uas_agent,altera_merlin_slave_agent
system_0.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.SEG7_Display_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.Audio_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.epcs_controller_epcs_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.led_green_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.led_red_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.SD_CLK_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.SD_CMD_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.SD_DAT_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.switch_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.button_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.timer_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.uart_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.sdram_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.sdram_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.cfi_flash_0_uas_agent_rsp_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.cfi_flash_0_uas_agent_rdata_fifo,altera_avalon_sc_fifo
system_0.mm_interconnect_0.router,system_0_mm_interconnect_0_router
system_0.mm_interconnect_0.router_001,system_0_mm_interconnect_0_router_001
system_0.mm_interconnect_0.router_002,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_003,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_005,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_008,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_009,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_010,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_011,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_012,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_013,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_014,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_015,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_016,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_017,system_0_mm_interconnect_0_router_002
system_0.mm_interconnect_0.router_004,system_0_mm_interconnect_0_router_004
system_0.mm_interconnect_0.router_018,system_0_mm_interconnect_0_router_004
system_0.mm_interconnect_0.router_006,system_0_mm_interconnect_0_router_006
system_0.mm_interconnect_0.router_007,system_0_mm_interconnect_0_router_006
system_0.mm_interconnect_0.router_019,system_0_mm_interconnect_0_router_019
system_0.mm_interconnect_0.nios2_qsys_0_data_master_limiter,altera_merlin_traffic_limiter
system_0.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
system_0.mm_interconnect_0.sdram_0_s1_burst_adapter,altera_merlin_burst_adapter
system_0.mm_interconnect_0.cfi_flash_0_uas_burst_adapter,altera_merlin_burst_adapter
system_0.mm_interconnect_0.cmd_demux,system_0_mm_interconnect_0_cmd_demux
system_0.mm_interconnect_0.cmd_demux_001,system_0_mm_interconnect_0_cmd_demux_001
system_0.mm_interconnect_0.cmd_mux,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_001,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_003,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_006,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_007,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_008,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_009,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_010,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_011,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_012,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_013,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_014,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_015,system_0_mm_interconnect_0_cmd_mux
system_0.mm_interconnect_0.cmd_mux_002,system_0_mm_interconnect_0_cmd_mux_002
system_0.mm_interconnect_0.cmd_mux_004,system_0_mm_interconnect_0_cmd_mux_002
system_0.mm_interconnect_0.cmd_mux_005,system_0_mm_interconnect_0_cmd_mux_002
system_0.mm_interconnect_0.cmd_mux_016,system_0_mm_interconnect_0_cmd_mux_002
system_0.mm_interconnect_0.cmd_mux_017,system_0_mm_interconnect_0_cmd_mux_002
system_0.mm_interconnect_0.rsp_demux,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_001,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_003,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_006,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_007,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_008,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_009,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_010,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_011,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_012,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_013,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_014,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_015,system_0_mm_interconnect_0_rsp_demux
system_0.mm_interconnect_0.rsp_demux_002,system_0_mm_interconnect_0_rsp_demux_002
system_0.mm_interconnect_0.rsp_demux_004,system_0_mm_interconnect_0_rsp_demux_002
system_0.mm_interconnect_0.rsp_demux_005,system_0_mm_interconnect_0_rsp_demux_002
system_0.mm_interconnect_0.rsp_demux_016,system_0_mm_interconnect_0_rsp_demux_002
system_0.mm_interconnect_0.rsp_demux_017,system_0_mm_interconnect_0_rsp_demux_002
system_0.mm_interconnect_0.rsp_mux,system_0_mm_interconnect_0_rsp_mux
system_0.mm_interconnect_0.rsp_mux_001,system_0_mm_interconnect_0_rsp_mux_001
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.sdram_0_s1_rsp_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.cfi_flash_0_uas_rsp_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.sram_16bit_512k_0_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.sdram_0_s1_cmd_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.cfi_flash_0_uas_cmd_width_adapter,altera_merlin_width_adapter
system_0.mm_interconnect_0.avalon_st_adapter,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_001,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_003,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_004,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_005,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_006,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_007,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_008,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_009,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_010,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_011,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_012,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_013,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_014,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_015,system_0_mm_interconnect_0_avalon_st_adapter
system_0.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_002,system_0_mm_interconnect_0_avalon_st_adapter_002
system_0.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_016,system_0_mm_interconnect_0_avalon_st_adapter_002
system_0.mm_interconnect_0.avalon_st_adapter_016.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
system_0.mm_interconnect_0.avalon_st_adapter_017,system_0_mm_interconnect_0_avalon_st_adapter_017
system_0.mm_interconnect_0.avalon_st_adapter_017.error_adapter_0,system_0_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0
system_0.irq_mapper,system_0_irq_mapper
system_0.rst_controller,altera_reset_controller
