
../repos/coreutils/src/nl:     file format elf32-littlearm


Disassembly of section .init:

00011188 <.init>:
   11188:	push	{r3, lr}
   1118c:	bl	114fc <__assert_fail@plt+0x48>
   11190:	pop	{r3, pc}

Disassembly of section .plt:

00011194 <pthread_mutex_unlock@plt-0x14>:
   11194:	push	{lr}		; (str lr, [sp, #-4]!)
   11198:	ldr	lr, [pc, #4]	; 111a4 <pthread_mutex_unlock@plt-0x4>
   1119c:	add	lr, pc, lr
   111a0:	ldr	pc, [lr, #8]!
   111a4:	andeq	r9, r2, ip, asr lr

000111a8 <pthread_mutex_unlock@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #167936	; 0x29000
   111b0:	ldr	pc, [ip, #3676]!	; 0xe5c

000111b4 <calloc@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #167936	; 0x29000
   111bc:	ldr	pc, [ip, #3668]!	; 0xe54

000111c0 <fputs_unlocked@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #167936	; 0x29000
   111c8:	ldr	pc, [ip, #3660]!	; 0xe4c

000111cc <wctype@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #167936	; 0x29000
   111d4:	ldr	pc, [ip, #3652]!	; 0xe44

000111d8 <raise@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #167936	; 0x29000
   111e0:	ldr	pc, [ip, #3644]!	; 0xe3c

000111e4 <wcrtomb@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #167936	; 0x29000
   111ec:	ldr	pc, [ip, #3636]!	; 0xe34

000111f0 <iswctype@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #167936	; 0x29000
   111f8:	ldr	pc, [ip, #3628]!	; 0xe2c

000111fc <strcmp@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #167936	; 0x29000
   11204:	ldr	pc, [ip, #3620]!	; 0xe24

00011208 <posix_fadvise64@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #167936	; 0x29000
   11210:	ldr	pc, [ip, #3612]!	; 0xe1c

00011214 <pthread_mutex_destroy@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #167936	; 0x29000
   1121c:	ldr	pc, [ip, #3604]!	; 0xe14

00011220 <fflush@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #167936	; 0x29000
   11228:	ldr	pc, [ip, #3596]!	; 0xe0c

0001122c <memmove@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #167936	; 0x29000
   11234:	ldr	pc, [ip, #3588]!	; 0xe04

00011238 <free@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #167936	; 0x29000
   11240:	ldr	pc, [ip, #3580]!	; 0xdfc

00011244 <pthread_mutex_lock@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #167936	; 0x29000
   1124c:	ldr	pc, [ip, #3572]!	; 0xdf4

00011250 <_exit@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #167936	; 0x29000
   11258:	ldr	pc, [ip, #3564]!	; 0xdec

0001125c <memcpy@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #167936	; 0x29000
   11264:	ldr	pc, [ip, #3556]!	; 0xde4

00011268 <pthread_mutex_init@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #167936	; 0x29000
   11270:	ldr	pc, [ip, #3548]!	; 0xddc

00011274 <towlower@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #167936	; 0x29000
   1127c:	ldr	pc, [ip, #3540]!	; 0xdd4

00011280 <mbsinit@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #167936	; 0x29000
   11288:	ldr	pc, [ip, #3532]!	; 0xdcc

0001128c <fwrite_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #167936	; 0x29000
   11294:	ldr	pc, [ip, #3524]!	; 0xdc4

00011298 <memcmp@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #167936	; 0x29000
   112a0:	ldr	pc, [ip, #3516]!	; 0xdbc

000112a4 <stpcpy@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #167936	; 0x29000
   112ac:	ldr	pc, [ip, #3508]!	; 0xdb4

000112b0 <dcgettext@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #167936	; 0x29000
   112b8:	ldr	pc, [ip, #3500]!	; 0xdac

000112bc <realloc@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #167936	; 0x29000
   112c4:	ldr	pc, [ip, #3492]!	; 0xda4

000112c8 <textdomain@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #167936	; 0x29000
   112d0:	ldr	pc, [ip, #3484]!	; 0xd9c

000112d4 <iswprint@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #167936	; 0x29000
   112dc:	ldr	pc, [ip, #3476]!	; 0xd94

000112e0 <fwrite@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #167936	; 0x29000
   112e8:	ldr	pc, [ip, #3468]!	; 0xd8c

000112ec <lseek64@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #167936	; 0x29000
   112f4:	ldr	pc, [ip, #3460]!	; 0xd84

000112f8 <__ctype_get_mb_cur_max@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #167936	; 0x29000
   11300:	ldr	pc, [ip, #3452]!	; 0xd7c

00011304 <__fpending@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #167936	; 0x29000
   1130c:	ldr	pc, [ip, #3444]!	; 0xd74

00011310 <mbrtowc@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #167936	; 0x29000
   11318:	ldr	pc, [ip, #3436]!	; 0xd6c

0001131c <error@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #167936	; 0x29000
   11324:	ldr	pc, [ip, #3428]!	; 0xd64

00011328 <malloc@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #167936	; 0x29000
   11330:	ldr	pc, [ip, #3420]!	; 0xd5c

00011334 <__libc_start_main@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #167936	; 0x29000
   1133c:	ldr	pc, [ip, #3412]!	; 0xd54

00011340 <__freading@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #167936	; 0x29000
   11348:	ldr	pc, [ip, #3404]!	; 0xd4c

0001134c <__ctype_tolower_loc@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #167936	; 0x29000
   11354:	ldr	pc, [ip, #3396]!	; 0xd44

00011358 <__ctype_toupper_loc@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #167936	; 0x29000
   11360:	ldr	pc, [ip, #3388]!	; 0xd3c

00011364 <__gmon_start__@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #167936	; 0x29000
   1136c:	ldr	pc, [ip, #3380]!	; 0xd34

00011370 <getopt_long@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #167936	; 0x29000
   11378:	ldr	pc, [ip, #3372]!	; 0xd2c

0001137c <__ctype_b_loc@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #167936	; 0x29000
   11384:	ldr	pc, [ip, #3364]!	; 0xd24

00011388 <exit@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #167936	; 0x29000
   11390:	ldr	pc, [ip, #3356]!	; 0xd1c

00011394 <strlen@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #167936	; 0x29000
   1139c:	ldr	pc, [ip, #3348]!	; 0xd14

000113a0 <strchr@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #167936	; 0x29000
   113a8:	ldr	pc, [ip, #3340]!	; 0xd0c

000113ac <__errno_location@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #167936	; 0x29000
   113b4:	ldr	pc, [ip, #3332]!	; 0xd04

000113b8 <iswalnum@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #167936	; 0x29000
   113c0:	ldr	pc, [ip, #3324]!	; 0xcfc

000113c4 <__cxa_atexit@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #167936	; 0x29000
   113cc:	ldr	pc, [ip, #3316]!	; 0xcf4

000113d0 <memset@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #167936	; 0x29000
   113d8:	ldr	pc, [ip, #3308]!	; 0xcec

000113dc <btowc@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #167936	; 0x29000
   113e4:	ldr	pc, [ip, #3300]!	; 0xce4

000113e8 <__printf_chk@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #167936	; 0x29000
   113f0:	ldr	pc, [ip, #3292]!	; 0xcdc

000113f4 <fileno@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #167936	; 0x29000
   113fc:	ldr	pc, [ip, #3284]!	; 0xcd4

00011400 <__fprintf_chk@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #167936	; 0x29000
   11408:	ldr	pc, [ip, #3276]!	; 0xccc

0001140c <fclose@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #167936	; 0x29000
   11414:	ldr	pc, [ip, #3268]!	; 0xcc4

00011418 <fseeko64@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #167936	; 0x29000
   11420:	ldr	pc, [ip, #3260]!	; 0xcbc

00011424 <__uflow@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #167936	; 0x29000
   1142c:	ldr	pc, [ip, #3252]!	; 0xcb4

00011430 <__overflow@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #167936	; 0x29000
   11438:	ldr	pc, [ip, #3244]!	; 0xcac

0001143c <setlocale@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #167936	; 0x29000
   11444:	ldr	pc, [ip, #3236]!	; 0xca4

00011448 <strrchr@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #167936	; 0x29000
   11450:	ldr	pc, [ip, #3228]!	; 0xc9c

00011454 <nl_langinfo@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #167936	; 0x29000
   1145c:	ldr	pc, [ip, #3220]!	; 0xc94

00011460 <clearerr_unlocked@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #167936	; 0x29000
   11468:	ldr	pc, [ip, #3212]!	; 0xc8c

0001146c <__strtoll_internal@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #167936	; 0x29000
   11474:	ldr	pc, [ip, #3204]!	; 0xc84

00011478 <fopen64@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #167936	; 0x29000
   11480:	ldr	pc, [ip, #3196]!	; 0xc7c

00011484 <bindtextdomain@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #167936	; 0x29000
   1148c:	ldr	pc, [ip, #3188]!	; 0xc74

00011490 <towupper@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #167936	; 0x29000
   11498:	ldr	pc, [ip, #3180]!	; 0xc6c

0001149c <strncmp@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #167936	; 0x29000
   114a4:	ldr	pc, [ip, #3172]!	; 0xc64

000114a8 <abort@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #167936	; 0x29000
   114b0:	ldr	pc, [ip, #3164]!	; 0xc5c

000114b4 <__assert_fail@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #167936	; 0x29000
   114bc:	ldr	pc, [ip, #3156]!	; 0xc54

Disassembly of section .text:

000114c0 <.text>:
   114c0:	mov	fp, #0
   114c4:	mov	lr, #0
   114c8:	pop	{r1}		; (ldr r1, [sp], #4)
   114cc:	mov	r2, sp
   114d0:	push	{r2}		; (str r2, [sp, #-4]!)
   114d4:	push	{r0}		; (str r0, [sp, #-4]!)
   114d8:	ldr	ip, [pc, #16]	; 114f0 <__assert_fail@plt+0x3c>
   114dc:	push	{ip}		; (str ip, [sp, #-4]!)
   114e0:	ldr	r0, [pc, #12]	; 114f4 <__assert_fail@plt+0x40>
   114e4:	ldr	r3, [pc, #12]	; 114f8 <__assert_fail@plt+0x44>
   114e8:	bl	11334 <__libc_start_main@plt>
   114ec:	bl	114a8 <abort@plt>
   114f0:	andeq	r8, r2, r4, lsr #26
   114f4:	ldrdeq	r1, [r1], -r4
   114f8:	andeq	r8, r2, r4, asr #25
   114fc:	ldr	r3, [pc, #20]	; 11518 <__assert_fail@plt+0x64>
   11500:	ldr	r2, [pc, #20]	; 1151c <__assert_fail@plt+0x68>
   11504:	add	r3, pc, r3
   11508:	ldr	r2, [r3, r2]
   1150c:	cmp	r2, #0
   11510:	bxeq	lr
   11514:	b	11364 <__gmon_start__@plt>
   11518:	strdeq	r9, [r2], -r4
   1151c:	andeq	r0, r0, r4, lsl r1
   11520:	ldr	r0, [pc, #24]	; 11540 <__assert_fail@plt+0x8c>
   11524:	ldr	r3, [pc, #24]	; 11544 <__assert_fail@plt+0x90>
   11528:	cmp	r3, r0
   1152c:	bxeq	lr
   11530:	ldr	r3, [pc, #16]	; 11548 <__assert_fail@plt+0x94>
   11534:	cmp	r3, #0
   11538:	bxeq	lr
   1153c:	bx	r3
   11540:	andeq	fp, r3, r8, lsr #3
   11544:	andeq	fp, r3, r8, lsr #3
   11548:	andeq	r0, r0, r0
   1154c:	ldr	r0, [pc, #36]	; 11578 <__assert_fail@plt+0xc4>
   11550:	ldr	r1, [pc, #36]	; 1157c <__assert_fail@plt+0xc8>
   11554:	sub	r1, r1, r0
   11558:	asr	r1, r1, #2
   1155c:	add	r1, r1, r1, lsr #31
   11560:	asrs	r1, r1, #1
   11564:	bxeq	lr
   11568:	ldr	r3, [pc, #16]	; 11580 <__assert_fail@plt+0xcc>
   1156c:	cmp	r3, #0
   11570:	bxeq	lr
   11574:	bx	r3
   11578:	andeq	fp, r3, r8, lsr #3
   1157c:	andeq	fp, r3, r8, lsr #3
   11580:	andeq	r0, r0, r0
   11584:	push	{r4, lr}
   11588:	ldr	r4, [pc, #24]	; 115a8 <__assert_fail@plt+0xf4>
   1158c:	ldrb	r3, [r4]
   11590:	cmp	r3, #0
   11594:	popne	{r4, pc}
   11598:	bl	11520 <__assert_fail@plt+0x6c>
   1159c:	mov	r3, #1
   115a0:	strb	r3, [r4]
   115a4:	pop	{r4, pc}
   115a8:	andeq	fp, r3, ip, asr #3
   115ac:	b	1154c <__assert_fail@plt+0x98>
   115b0:	push	{fp, lr}
   115b4:	mov	fp, sp
   115b8:	sub	sp, sp, #56	; 0x38
   115bc:	mov	r4, r0
   115c0:	cmp	r0, #0
   115c4:	bne	11890 <__assert_fail@plt+0x3dc>
   115c8:	movw	r1, #36211	; 0x8d73
   115cc:	mov	r0, #0
   115d0:	mov	r2, #5
   115d4:	movt	r1, #2
   115d8:	bl	112b0 <dcgettext@plt>
   115dc:	mov	r1, r0
   115e0:	movw	r0, #46472	; 0xb588
   115e4:	movt	r0, #3
   115e8:	ldr	r2, [r0]
   115ec:	mov	r0, #1
   115f0:	bl	113e8 <__printf_chk@plt>
   115f4:	movw	r1, #36244	; 0x8d94
   115f8:	mov	r0, #0
   115fc:	mov	r2, #5
   11600:	movt	r1, #2
   11604:	bl	112b0 <dcgettext@plt>
   11608:	movw	r7, #45508	; 0xb1c4
   1160c:	movt	r7, #3
   11610:	ldr	r1, [r7]
   11614:	bl	111c0 <fputs_unlocked@plt>
   11618:	movw	r1, #38238	; 0x955e
   1161c:	mov	r0, #0
   11620:	mov	r2, #5
   11624:	movt	r1, #2
   11628:	bl	112b0 <dcgettext@plt>
   1162c:	ldr	r1, [r7]
   11630:	bl	111c0 <fputs_unlocked@plt>
   11634:	movw	r1, #38294	; 0x9596
   11638:	mov	r0, #0
   1163c:	mov	r2, #5
   11640:	movt	r1, #2
   11644:	bl	112b0 <dcgettext@plt>
   11648:	ldr	r1, [r7]
   1164c:	bl	111c0 <fputs_unlocked@plt>
   11650:	movw	r1, #36306	; 0x8dd2
   11654:	mov	r0, #0
   11658:	mov	r2, #5
   1165c:	movt	r1, #2
   11660:	bl	112b0 <dcgettext@plt>
   11664:	ldr	r1, [r7]
   11668:	bl	111c0 <fputs_unlocked@plt>
   1166c:	movw	r1, #36516	; 0x8ea4
   11670:	mov	r0, #0
   11674:	mov	r2, #5
   11678:	movt	r1, #2
   1167c:	bl	112b0 <dcgettext@plt>
   11680:	ldr	r1, [r7]
   11684:	bl	111c0 <fputs_unlocked@plt>
   11688:	movw	r1, #36959	; 0x905f
   1168c:	mov	r0, #0
   11690:	mov	r2, #5
   11694:	movt	r1, #2
   11698:	bl	112b0 <dcgettext@plt>
   1169c:	ldr	r1, [r7]
   116a0:	bl	111c0 <fputs_unlocked@plt>
   116a4:	movw	r1, #37102	; 0x90ee
   116a8:	mov	r0, #0
   116ac:	mov	r2, #5
   116b0:	movt	r1, #2
   116b4:	bl	112b0 <dcgettext@plt>
   116b8:	ldr	r1, [r7]
   116bc:	bl	111c0 <fputs_unlocked@plt>
   116c0:	movw	r1, #37147	; 0x911b
   116c4:	mov	r0, #0
   116c8:	mov	r2, #5
   116cc:	movt	r1, #2
   116d0:	bl	112b0 <dcgettext@plt>
   116d4:	ldr	r1, [r7]
   116d8:	bl	111c0 <fputs_unlocked@plt>
   116dc:	movw	r1, #37201	; 0x9151
   116e0:	mov	r0, #0
   116e4:	mov	r2, #5
   116e8:	movt	r1, #2
   116ec:	bl	112b0 <dcgettext@plt>
   116f0:	ldr	r1, [r7]
   116f4:	bl	111c0 <fputs_unlocked@plt>
   116f8:	movw	r1, #37524	; 0x9294
   116fc:	mov	r0, #0
   11700:	mov	r2, #5
   11704:	movt	r1, #2
   11708:	bl	112b0 <dcgettext@plt>
   1170c:	ldr	r1, [r7]
   11710:	bl	111c0 <fputs_unlocked@plt>
   11714:	movw	r1, #37726	; 0x935e
   11718:	mov	r0, #0
   1171c:	mov	r2, #5
   11720:	movt	r1, #2
   11724:	bl	112b0 <dcgettext@plt>
   11728:	ldr	r1, [r7]
   1172c:	bl	111c0 <fputs_unlocked@plt>
   11730:	movw	r0, #39184	; 0x9910
   11734:	mov	r2, #48	; 0x30
   11738:	mov	r6, sp
   1173c:	movw	r5, #37873	; 0x93f1
   11740:	movt	r0, #2
   11744:	movt	r5, #2
   11748:	add	r1, r0, #32
   1174c:	add	r3, r0, #16
   11750:	vld1.64	{d18-d19}, [r0], r2
   11754:	vld1.64	{d16-d17}, [r1]
   11758:	vld1.64	{d20-d21}, [r3]
   1175c:	add	r1, r6, #32
   11760:	vldr	d22, [r0]
   11764:	add	r0, r6, #16
   11768:	vst1.64	{d16-d17}, [r1]
   1176c:	movw	r1, #38369	; 0x95e1
   11770:	vst1.64	{d20-d21}, [r0]
   11774:	mov	r0, r6
   11778:	vst1.64	{d18-d19}, [r0], r2
   1177c:	movt	r1, #2
   11780:	vstr	d22, [r0]
   11784:	mov	r0, r5
   11788:	bl	111fc <strcmp@plt>
   1178c:	cmp	r0, #0
   11790:	ldrne	r1, [r6, #8]!
   11794:	cmpne	r1, #0
   11798:	bne	11784 <__assert_fail@plt+0x2d0>
   1179c:	ldr	r6, [r6, #4]
   117a0:	movw	r1, #38464	; 0x9640
   117a4:	mov	r0, #0
   117a8:	mov	r2, #5
   117ac:	movt	r1, #2
   117b0:	bl	112b0 <dcgettext@plt>
   117b4:	movw	r2, #38194	; 0x9532
   117b8:	movw	r3, #38487	; 0x9657
   117bc:	mov	r1, r0
   117c0:	mov	r0, #1
   117c4:	movt	r2, #2
   117c8:	movt	r3, #2
   117cc:	bl	113e8 <__printf_chk@plt>
   117d0:	cmp	r6, #0
   117d4:	mov	r0, #5
   117d8:	mov	r1, #0
   117dc:	moveq	r6, r5
   117e0:	bl	1143c <setlocale@plt>
   117e4:	cmp	r0, #0
   117e8:	beq	11820 <__assert_fail@plt+0x36c>
   117ec:	movw	r1, #38527	; 0x967f
   117f0:	mov	r2, #3
   117f4:	movt	r1, #2
   117f8:	bl	1149c <strncmp@plt>
   117fc:	cmp	r0, #0
   11800:	beq	11820 <__assert_fail@plt+0x36c>
   11804:	movw	r1, #38531	; 0x9683
   11808:	mov	r0, #0
   1180c:	mov	r2, #5
   11810:	movt	r1, #2
   11814:	bl	112b0 <dcgettext@plt>
   11818:	ldr	r1, [r7]
   1181c:	bl	111c0 <fputs_unlocked@plt>
   11820:	movw	r1, #38602	; 0x96ca
   11824:	mov	r0, #0
   11828:	mov	r2, #5
   1182c:	movt	r1, #2
   11830:	bl	112b0 <dcgettext@plt>
   11834:	movw	r2, #38487	; 0x9657
   11838:	mov	r1, r0
   1183c:	mov	r0, #1
   11840:	mov	r3, r5
   11844:	movt	r2, #2
   11848:	bl	113e8 <__printf_chk@plt>
   1184c:	movw	r1, #38629	; 0x96e5
   11850:	mov	r0, #0
   11854:	mov	r2, #5
   11858:	movt	r1, #2
   1185c:	bl	112b0 <dcgettext@plt>
   11860:	movw	r3, #38870	; 0x97d6
   11864:	mov	r1, r0
   11868:	movw	r0, #38397	; 0x95fd
   1186c:	cmp	r6, r5
   11870:	mov	r2, r6
   11874:	movt	r0, #2
   11878:	movt	r3, #2
   1187c:	moveq	r3, r0
   11880:	mov	r0, #1
   11884:	bl	113e8 <__printf_chk@plt>
   11888:	mov	r0, r4
   1188c:	bl	11388 <exit@plt>
   11890:	movw	r0, #45496	; 0xb1b8
   11894:	movw	r1, #36172	; 0x8d4c
   11898:	mov	r2, #5
   1189c:	movt	r0, #3
   118a0:	movt	r1, #2
   118a4:	ldr	r5, [r0]
   118a8:	mov	r0, #0
   118ac:	bl	112b0 <dcgettext@plt>
   118b0:	mov	r2, r0
   118b4:	movw	r0, #46472	; 0xb588
   118b8:	mov	r1, #1
   118bc:	movt	r0, #3
   118c0:	ldr	r3, [r0]
   118c4:	mov	r0, r5
   118c8:	bl	11400 <__fprintf_chk@plt>
   118cc:	mov	r0, r4
   118d0:	bl	11388 <exit@plt>
   118d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118d8:	add	fp, sp, #28
   118dc:	sub	sp, sp, #20
   118e0:	mov	r5, r0
   118e4:	ldr	r0, [r1]
   118e8:	mov	r9, r1
   118ec:	bl	12e18 <__assert_fail@plt+0x1964>
   118f0:	movw	r1, #38870	; 0x97d6
   118f4:	mov	r0, #6
   118f8:	movt	r1, #2
   118fc:	bl	1143c <setlocale@plt>
   11900:	movw	r6, #38198	; 0x9536
   11904:	movw	r1, #37876	; 0x93f4
   11908:	movt	r6, #2
   1190c:	movt	r1, #2
   11910:	mov	r0, r6
   11914:	bl	11484 <bindtextdomain@plt>
   11918:	mov	r0, r6
   1191c:	bl	112c8 <textdomain@plt>
   11920:	movw	r0, #10596	; 0x2964
   11924:	movt	r0, #1
   11928:	bl	28d28 <__assert_fail@plt+0x17874>
   1192c:	movw	r0, #45520	; 0xb1d0
   11930:	movw	r7, #37900	; 0x940c
   11934:	mov	r1, #0
   11938:	mov	r4, #0
   1193c:	mov	r6, #1
   11940:	movt	r0, #3
   11944:	movt	r7, #2
   11948:	strb	r1, [r0]
   1194c:	b	11958 <__assert_fail@plt+0x4a4>
   11950:	strd	r0, [r2]
   11954:	mov	r6, sl
   11958:	movw	r3, #38928	; 0x9810
   1195c:	mov	r0, r5
   11960:	mov	r1, r9
   11964:	mov	r2, r7
   11968:	mov	sl, r6
   1196c:	str	r4, [sp]
   11970:	movt	r3, #2
   11974:	bl	11370 <getopt_long@plt>
   11978:	add	r0, r0, #3
   1197c:	mov	r6, #0
   11980:	cmp	r0, #122	; 0x7a
   11984:	bhi	11958 <__assert_fail@plt+0x4a4>
   11988:	add	r1, pc, #4
   1198c:	mov	r6, #0
   11990:	ldr	pc, [r1, r0, lsl #2]
   11994:	andeq	r2, r1, r4, lsl #3
   11998:	ldrdeq	r2, [r1], -r8
   1199c:	andeq	r1, r1, ip, lsr #31
   119a0:	andeq	r1, r1, r8, asr r9
   119a4:	andeq	r1, r1, r8, asr r9
   119a8:	andeq	r1, r1, r8, asr r9
   119ac:	andeq	r1, r1, r8, asr r9
   119b0:	andeq	r1, r1, r8, asr r9
   119b4:	andeq	r1, r1, r8, asr r9
   119b8:	andeq	r1, r1, r8, asr r9
   119bc:	andeq	r1, r1, r8, asr r9
   119c0:	andeq	r1, r1, r8, asr r9
   119c4:	andeq	r1, r1, r8, asr r9
   119c8:	andeq	r1, r1, r8, asr r9
   119cc:	andeq	r1, r1, r8, asr r9
   119d0:	andeq	r1, r1, r8, asr r9
   119d4:	andeq	r1, r1, r8, asr r9
   119d8:	andeq	r1, r1, r8, asr r9
   119dc:	andeq	r1, r1, r8, asr r9
   119e0:	andeq	r1, r1, r8, asr r9
   119e4:	andeq	r1, r1, r8, asr r9
   119e8:	andeq	r1, r1, r8, asr r9
   119ec:	andeq	r1, r1, r8, asr r9
   119f0:	andeq	r1, r1, r8, asr r9
   119f4:	andeq	r1, r1, r8, asr r9
   119f8:	andeq	r1, r1, r8, asr r9
   119fc:	andeq	r1, r1, r8, asr r9
   11a00:	andeq	r1, r1, r8, asr r9
   11a04:	andeq	r1, r1, r8, asr r9
   11a08:	andeq	r1, r1, r8, asr r9
   11a0c:	andeq	r1, r1, r8, asr r9
   11a10:	andeq	r1, r1, r8, asr r9
   11a14:	andeq	r1, r1, r8, asr r9
   11a18:	andeq	r1, r1, r8, asr r9
   11a1c:	andeq	r1, r1, r8, asr r9
   11a20:	andeq	r1, r1, r8, asr r9
   11a24:	andeq	r1, r1, r8, asr r9
   11a28:	andeq	r1, r1, r8, asr r9
   11a2c:	andeq	r1, r1, r8, asr r9
   11a30:	andeq	r1, r1, r8, asr r9
   11a34:	andeq	r1, r1, r8, asr r9
   11a38:	andeq	r1, r1, r8, asr r9
   11a3c:	andeq	r1, r1, r8, asr r9
   11a40:	andeq	r1, r1, r8, asr r9
   11a44:	andeq	r1, r1, r8, asr r9
   11a48:	andeq	r1, r1, r8, asr r9
   11a4c:	andeq	r1, r1, r8, asr r9
   11a50:	andeq	r1, r1, r8, asr r9
   11a54:	andeq	r1, r1, r8, asr r9
   11a58:	andeq	r1, r1, r8, asr r9
   11a5c:	andeq	r1, r1, r8, asr r9
   11a60:	andeq	r1, r1, r8, asr r9
   11a64:	andeq	r1, r1, r8, asr r9
   11a68:	andeq	r1, r1, r8, asr r9
   11a6c:	andeq	r1, r1, r8, asr r9
   11a70:	andeq	r1, r1, r8, asr r9
   11a74:	andeq	r1, r1, r8, asr r9
   11a78:	andeq	r1, r1, r8, asr r9
   11a7c:	andeq	r1, r1, r8, asr r9
   11a80:	andeq	r1, r1, r8, asr r9
   11a84:	andeq	r1, r1, r8, asr r9
   11a88:	andeq	r1, r1, r8, asr r9
   11a8c:	andeq	r1, r1, r8, asr r9
   11a90:	andeq	r1, r1, r8, asr r9
   11a94:	andeq	r1, r1, r8, asr r9
   11a98:	andeq	r1, r1, r8, asr r9
   11a9c:	andeq	r1, r1, r8, asr r9
   11aa0:	andeq	r1, r1, r8, asr r9
   11aa4:	andeq	r1, r1, r8, asr r9
   11aa8:	andeq	r1, r1, r8, asr r9
   11aac:	andeq	r1, r1, r8, asr r9
   11ab0:	andeq	r1, r1, r8, asr r9
   11ab4:	andeq	r1, r1, r8, asr r9
   11ab8:	andeq	r1, r1, r8, asr r9
   11abc:	andeq	r1, r1, r8, asr r9
   11ac0:	andeq	r1, r1, r8, asr r9
   11ac4:	andeq	r1, r1, r8, asr r9
   11ac8:	andeq	r1, r1, r8, asr r9
   11acc:	andeq	r1, r1, r8, asr r9
   11ad0:	andeq	r1, r1, r8, asr r9
   11ad4:	andeq	r1, r1, r8, asr r9
   11ad8:	andeq	r1, r1, r8, asr r9
   11adc:	andeq	r1, r1, r8, asr r9
   11ae0:	andeq	r1, r1, r8, asr r9
   11ae4:	andeq	r1, r1, r8, asr r9
   11ae8:	andeq	r1, r1, r8, asr r9
   11aec:	andeq	r1, r1, r8, asr r9
   11af0:	andeq	r1, r1, r8, asr r9
   11af4:	andeq	r1, r1, r8, asr r9
   11af8:	andeq	r1, r1, r8, asr r9
   11afc:	andeq	r1, r1, r8, asr r9
   11b00:	andeq	r1, r1, r8, asr r9
   11b04:	andeq	r1, r1, r8, asr r9
   11b08:	andeq	r1, r1, r8, asr r9
   11b0c:	andeq	r1, r1, r8, asr r9
   11b10:	andeq	r1, r1, r8, asr r9
   11b14:	andeq	r1, r1, r8, asr r9
   11b18:	andeq	r1, r1, r8, asr r9
   11b1c:	andeq	r1, r1, r8, asr r9
   11b20:	andeq	r1, r1, r8, asr r9
   11b24:	andeq	r1, r1, r8, asr r9
   11b28:	andeq	r1, r1, r0, lsl #23
   11b2c:	andeq	r1, r1, r8, asr r9
   11b30:	strdeq	r1, [r1], -r8
   11b34:	andeq	r1, r1, r8, asr r9
   11b38:	andeq	r1, r1, r4, ror #28
   11b3c:	andeq	r1, r1, r8, asr r9
   11b40:	andeq	r1, r1, ip, lsr sp
   11b44:	andeq	r1, r1, ip, ror #24
   11b48:	andeq	r1, r1, r8, asr r9
   11b4c:	andeq	r1, r1, r8, asr r9
   11b50:	ldrdeq	r1, [r1], -r4
   11b54:	andeq	r1, r1, r8, asr r9
   11b58:	ldrdeq	r1, [r1], -r4
   11b5c:	andeq	r1, r1, r8, asr r9
   11b60:	andeq	r1, r1, r8, ror sp
   11b64:	andeq	r1, r1, r8, asr r9
   11b68:	andeq	r1, r1, r8, asr r9
   11b6c:			; <UNDEFINED> instruction: 0x00011bbc
   11b70:	andeq	r1, r1, r8, asr r9
   11b74:	andeq	r1, r1, r8, asr r9
   11b78:	muleq	r1, r0, sp
   11b7c:	ldrdeq	r1, [r1], -r8
   11b80:	movw	r0, #45348	; 0xb124
   11b84:	movw	r1, #45812	; 0xb2f4
   11b88:	movw	r2, #45844	; 0xb314
   11b8c:	movt	r0, #3
   11b90:	movt	r1, #3
   11b94:	movt	r2, #3
   11b98:	bl	12200 <__assert_fail@plt+0xd4c>
   11b9c:	cmp	r0, #0
   11ba0:	mov	r6, sl
   11ba4:	bne	11958 <__assert_fail@plt+0x4a4>
   11ba8:	movw	r1, #37957	; 0x9445
   11bac:	mov	r6, #0
   11bb0:	mov	r0, #0
   11bb4:	movt	r1, #2
   11bb8:	b	11e9c <__assert_fail@plt+0x9e8>
   11bbc:	movw	r0, #45512	; 0xb1c8
   11bc0:	movw	r1, #45384	; 0xb148
   11bc4:	movt	r0, #3
   11bc8:	movt	r1, #3
   11bcc:	ldr	r0, [r0]
   11bd0:	b	11f40 <__assert_fail@plt+0xa8c>
   11bd4:	movw	r0, #45512	; 0xb1c8
   11bd8:	movw	r1, #38151	; 0x9507
   11bdc:	movt	r0, #3
   11be0:	movt	r1, #2
   11be4:	ldr	r7, [r0]
   11be8:	mov	r0, r7
   11bec:	bl	111fc <strcmp@plt>
   11bf0:	cmp	r0, #0
   11bf4:	beq	11f60 <__assert_fail@plt+0xaac>
   11bf8:	movw	r1, #38154	; 0x950a
   11bfc:	mov	r0, r7
   11c00:	movt	r1, #2
   11c04:	bl	111fc <strcmp@plt>
   11c08:	cmp	r0, #0
   11c0c:	beq	11f74 <__assert_fail@plt+0xac0>
   11c10:	movw	r1, #38157	; 0x950d
   11c14:	mov	r0, r7
   11c18:	movt	r1, #2
   11c1c:	bl	111fc <strcmp@plt>
   11c20:	cmp	r0, #0
   11c24:	beq	11f88 <__assert_fail@plt+0xad4>
   11c28:	movw	r1, #38160	; 0x9510
   11c2c:	mov	r0, #0
   11c30:	mov	r2, #5
   11c34:	mov	r6, #0
   11c38:	movt	r1, #2
   11c3c:	bl	112b0 <dcgettext@plt>
   11c40:	mov	r7, r0
   11c44:	movw	r0, #45512	; 0xb1c8
   11c48:	movt	r0, #3
   11c4c:	ldr	r0, [r0]
   11c50:	bl	14a4c <__assert_fail@plt+0x3598>
   11c54:	mov	r3, r0
   11c58:	mov	r0, #0
   11c5c:	mov	r1, #0
   11c60:	mov	r2, r7
   11c64:	bl	1131c <error@plt>
   11c68:	b	11fa0 <__assert_fail@plt+0xaec>
   11c6c:	movw	r0, #45512	; 0xb1c8
   11c70:	movw	r1, #38054	; 0x94a6
   11c74:	mov	r2, #5
   11c78:	movt	r0, #3
   11c7c:	movt	r1, #2
   11c80:	ldr	r7, [r0]
   11c84:	mov	r0, #0
   11c88:	bl	112b0 <dcgettext@plt>
   11c8c:	mvn	r1, #0
   11c90:	str	r0, [sp, #12]
   11c94:	mov	r0, r7
   11c98:	movw	r7, #37900	; 0x940c
   11c9c:	mov	r2, #0
   11ca0:	mov	r3, #-2147483648	; 0x80000000
   11ca4:	str	r4, [sp, #16]
   11ca8:	str	r1, [sp]
   11cac:	mvn	r1, #-2147483648	; 0x80000000
   11cb0:	movt	r7, #2
   11cb4:	str	r1, [sp, #4]
   11cb8:	movw	r1, #38870	; 0x97d6
   11cbc:	movt	r1, #2
   11cc0:	str	r1, [sp, #8]
   11cc4:	bl	26d3c <__assert_fail@plt+0x15888>
   11cc8:	movw	r2, #45368	; 0xb138
   11ccc:	movt	r2, #3
   11cd0:	b	11950 <__assert_fail@plt+0x49c>
   11cd4:	movw	r0, #45512	; 0xb1c8
   11cd8:	movw	r1, #38084	; 0x94c4
   11cdc:	mov	r2, #5
   11ce0:	movt	r0, #3
   11ce4:	movt	r1, #2
   11ce8:	ldr	r7, [r0]
   11cec:	mov	r0, #0
   11cf0:	bl	112b0 <dcgettext@plt>
   11cf4:	mvn	r1, #0
   11cf8:	str	r0, [sp, #12]
   11cfc:	mov	r0, r7
   11d00:	movw	r7, #37900	; 0x940c
   11d04:	mov	r2, #1
   11d08:	mov	r3, #0
   11d0c:	str	r4, [sp, #16]
   11d10:	str	r1, [sp]
   11d14:	mvn	r1, #-2147483648	; 0x80000000
   11d18:	movt	r7, #2
   11d1c:	str	r1, [sp, #4]
   11d20:	movw	r1, #38870	; 0x97d6
   11d24:	movt	r1, #2
   11d28:	str	r1, [sp, #8]
   11d2c:	bl	26d3c <__assert_fail@plt+0x15888>
   11d30:	movw	r2, #45376	; 0xb140
   11d34:	movt	r2, #3
   11d38:	b	11950 <__assert_fail@plt+0x49c>
   11d3c:	movw	r0, #45344	; 0xb120
   11d40:	movw	r1, #45524	; 0xb1d4
   11d44:	movw	r2, #45556	; 0xb1f4
   11d48:	movt	r0, #3
   11d4c:	movt	r1, #3
   11d50:	movt	r2, #3
   11d54:	bl	12200 <__assert_fail@plt+0xd4c>
   11d58:	cmp	r0, #0
   11d5c:	mov	r6, sl
   11d60:	bne	11958 <__assert_fail@plt+0x4a4>
   11d64:	movw	r1, #37922	; 0x9422
   11d68:	mov	r6, #0
   11d6c:	mov	r0, #0
   11d70:	movt	r1, #2
   11d74:	b	11e9c <__assert_fail@plt+0x9e8>
   11d78:	movw	r1, #46388	; 0xb534
   11d7c:	mov	r0, #1
   11d80:	mov	r6, sl
   11d84:	movt	r1, #3
   11d88:	strb	r0, [r1]
   11d8c:	b	11958 <__assert_fail@plt+0x4a4>
   11d90:	movw	r0, #45512	; 0xb1c8
   11d94:	movw	r1, #38025	; 0x9489
   11d98:	mov	r2, #5
   11d9c:	movt	r0, #3
   11da0:	movt	r1, #2
   11da4:	ldr	r7, [r0]
   11da8:	mov	r0, #0
   11dac:	bl	112b0 <dcgettext@plt>
   11db0:	mvn	r1, #0
   11db4:	str	r0, [sp, #12]
   11db8:	mov	r0, r7
   11dbc:	movw	r7, #37900	; 0x940c
   11dc0:	mov	r2, #0
   11dc4:	mov	r3, #-2147483648	; 0x80000000
   11dc8:	str	r4, [sp, #16]
   11dcc:	str	r1, [sp]
   11dd0:	mvn	r1, #-2147483648	; 0x80000000
   11dd4:	movt	r7, #2
   11dd8:	str	r1, [sp, #4]
   11ddc:	movw	r1, #38870	; 0x97d6
   11de0:	movt	r1, #2
   11de4:	str	r1, [sp, #8]
   11de8:	bl	26d3c <__assert_fail@plt+0x15888>
   11dec:	movw	r2, #45360	; 0xb130
   11df0:	movt	r2, #3
   11df4:	b	11950 <__assert_fail@plt+0x49c>
   11df8:	movw	r0, #45512	; 0xb1c8
   11dfc:	movt	r0, #3
   11e00:	ldr	r8, [r0]
   11e04:	mov	r0, r8
   11e08:	bl	11394 <strlen@plt>
   11e0c:	sub	r0, r0, #1
   11e10:	cmp	r0, #1
   11e14:	bhi	11f4c <__assert_fail@plt+0xa98>
   11e18:	ldrb	r0, [r8]
   11e1c:	mov	r6, sl
   11e20:	cmp	r0, #0
   11e24:	beq	11958 <__assert_fail@plt+0x4a4>
   11e28:	movw	r0, #45396	; 0xb154
   11e2c:	movw	r2, #45512	; 0xb1c8
   11e30:	movt	r0, #3
   11e34:	movt	r2, #3
   11e38:	ldr	r0, [r0]
   11e3c:	add	r1, r8, #1
   11e40:	str	r1, [r2]
   11e44:	ldrb	r1, [r8]
   11e48:	strb	r1, [r0], #1
   11e4c:	ldr	r8, [r2]
   11e50:	ldrb	r1, [r8]
   11e54:	cmp	r1, #0
   11e58:	bne	11e3c <__assert_fail@plt+0x988>
   11e5c:	mov	r6, sl
   11e60:	b	11958 <__assert_fail@plt+0x4a4>
   11e64:	movw	r0, #45352	; 0xb128
   11e68:	movw	r1, #46100	; 0xb414
   11e6c:	movw	r2, #46132	; 0xb434
   11e70:	movt	r0, #3
   11e74:	movt	r1, #3
   11e78:	movt	r2, #3
   11e7c:	bl	12200 <__assert_fail@plt+0xd4c>
   11e80:	cmp	r0, #0
   11e84:	mov	r6, sl
   11e88:	bne	11958 <__assert_fail@plt+0x4a4>
   11e8c:	movw	r1, #37990	; 0x9466
   11e90:	mov	r6, #0
   11e94:	mov	r0, #0
   11e98:	movt	r1, #2
   11e9c:	mov	r2, #5
   11ea0:	bl	112b0 <dcgettext@plt>
   11ea4:	mov	r7, r0
   11ea8:	movw	r0, #45512	; 0xb1c8
   11eac:	movt	r0, #3
   11eb0:	ldr	r0, [r0]
   11eb4:	bl	14a4c <__assert_fail@plt+0x3598>
   11eb8:	mov	r3, r0
   11ebc:	mov	r2, r7
   11ec0:	movw	r7, #37900	; 0x940c
   11ec4:	mov	r0, #0
   11ec8:	mov	r1, #0
   11ecc:	movt	r7, #2
   11ed0:	bl	1131c <error@plt>
   11ed4:	b	11958 <__assert_fail@plt+0x4a4>
   11ed8:	movw	r0, #45512	; 0xb1c8
   11edc:	movw	r1, #38119	; 0x94e7
   11ee0:	mov	r2, #5
   11ee4:	movt	r0, #3
   11ee8:	movt	r1, #2
   11eec:	ldr	r7, [r0]
   11ef0:	mov	r0, #0
   11ef4:	bl	112b0 <dcgettext@plt>
   11ef8:	mvn	r1, #-2147483648	; 0x80000000
   11efc:	mov	r2, #0
   11f00:	str	r0, [sp, #12]
   11f04:	mov	r0, r7
   11f08:	movw	r7, #37900	; 0x940c
   11f0c:	mov	r3, #0
   11f10:	mov	r4, #0
   11f14:	str	r1, [sp]
   11f18:	movw	r1, #38870	; 0x97d6
   11f1c:	str	r2, [sp, #4]
   11f20:	str	r2, [sp, #16]
   11f24:	mov	r2, #1
   11f28:	movt	r7, #2
   11f2c:	movt	r1, #2
   11f30:	str	r1, [sp, #8]
   11f34:	bl	26d3c <__assert_fail@plt+0x15888>
   11f38:	movw	r1, #45388	; 0xb14c
   11f3c:	movt	r1, #3
   11f40:	str	r0, [r1]
   11f44:	mov	r6, sl
   11f48:	b	11958 <__assert_fail@plt+0x4a4>
   11f4c:	movw	r0, #45396	; 0xb154
   11f50:	mov	r6, sl
   11f54:	movt	r0, #3
   11f58:	str	r8, [r0]
   11f5c:	b	11958 <__assert_fail@plt+0x4a4>
   11f60:	movw	r0, #45392	; 0xb150
   11f64:	movw	r1, #39152	; 0x98f0
   11f68:	movt	r0, #3
   11f6c:	movt	r1, #2
   11f70:	b	11f98 <__assert_fail@plt+0xae4>
   11f74:	movw	r0, #45392	; 0xb150
   11f78:	movw	r1, #39161	; 0x98f9
   11f7c:	movt	r0, #3
   11f80:	movt	r1, #2
   11f84:	b	11f98 <__assert_fail@plt+0xae4>
   11f88:	movw	r0, #45392	; 0xb150
   11f8c:	movw	r1, #39169	; 0x9901
   11f90:	movt	r0, #3
   11f94:	movt	r1, #2
   11f98:	mov	r6, sl
   11f9c:	str	r1, [r0]
   11fa0:	movw	r7, #37900	; 0x940c
   11fa4:	movt	r7, #2
   11fa8:	b	11958 <__assert_fail@plt+0x4a4>
   11fac:	tst	sl, #1
   11fb0:	beq	121e0 <__assert_fail@plt+0xd2c>
   11fb4:	movw	r0, #45396	; 0xb154
   11fb8:	movt	r0, #3
   11fbc:	mov	r4, r0
   11fc0:	ldr	r0, [r0]
   11fc4:	bl	11394 <strlen@plt>
   11fc8:	movw	r1, #46392	; 0xb538
   11fcc:	mov	r6, r0
   11fd0:	add	r0, r0, r0, lsl #1
   11fd4:	movt	r1, #3
   11fd8:	str	r0, [r1]
   11fdc:	add	r0, r0, #1
   11fe0:	bl	26690 <__assert_fail@plt+0x151dc>
   11fe4:	ldr	r1, [r4]
   11fe8:	movw	r7, #46396	; 0xb53c
   11fec:	movt	r7, #3
   11ff0:	str	r0, [r7]
   11ff4:	bl	112a4 <stpcpy@plt>
   11ff8:	ldr	r1, [r4]
   11ffc:	bl	112a4 <stpcpy@plt>
   12000:	ldr	r1, [r4]
   12004:	bl	112a4 <stpcpy@plt>
   12008:	movw	r1, #46400	; 0xb540
   1200c:	lsl	r0, r6, #1
   12010:	movt	r1, #3
   12014:	str	r0, [r1]
   12018:	movw	r0, #46408	; 0xb548
   1201c:	movw	r1, #46404	; 0xb544
   12020:	movt	r0, #3
   12024:	movt	r1, #3
   12028:	str	r6, [r0]
   1202c:	ldr	r0, [r7]
   12030:	add	r0, r0, r6
   12034:	str	r0, [r1]
   12038:	movw	r1, #46412	; 0xb54c
   1203c:	add	r0, r0, r6
   12040:	movt	r1, #3
   12044:	str	r0, [r1]
   12048:	movw	r0, #46416	; 0xb550
   1204c:	movt	r0, #3
   12050:	bl	12c28 <__assert_fail@plt+0x1774>
   12054:	movw	r0, #45384	; 0xb148
   12058:	movt	r0, #3
   1205c:	ldr	r0, [r0]
   12060:	bl	11394 <strlen@plt>
   12064:	mov	r6, r0
   12068:	movw	r0, #45388	; 0xb14c
   1206c:	movt	r0, #3
   12070:	mov	r4, r0
   12074:	ldr	r0, [r0]
   12078:	add	r0, r6, r0
   1207c:	add	r0, r0, #1
   12080:	bl	26690 <__assert_fail@plt+0x151dc>
   12084:	mov	r7, r0
   12088:	movw	r0, #46428	; 0xb55c
   1208c:	mov	r1, #32
   12090:	movt	r0, #3
   12094:	str	r7, [r0]
   12098:	ldr	r0, [r4]
   1209c:	add	r6, r0, r6
   120a0:	mov	r0, r7
   120a4:	mov	r2, r6
   120a8:	bl	113d0 <memset@plt>
   120ac:	mov	r0, #0
   120b0:	movw	r1, #45812	; 0xb2f4
   120b4:	movw	r2, #46432	; 0xb560
   120b8:	strb	r0, [r7, r6]
   120bc:	movw	r0, #46444	; 0xb56c
   120c0:	movt	r1, #3
   120c4:	movt	r2, #3
   120c8:	movw	r7, #45488	; 0xb1b0
   120cc:	movt	r0, #3
   120d0:	movt	r7, #3
   120d4:	str	r1, [r0]
   120d8:	movw	r0, #45360	; 0xb130
   120dc:	movt	r0, #3
   120e0:	ldrd	r0, [r0]
   120e4:	strd	r0, [r2]
   120e8:	movw	r0, #45348	; 0xb124
   120ec:	movw	r1, #46440	; 0xb568
   120f0:	movt	r0, #3
   120f4:	movt	r1, #3
   120f8:	ldr	r0, [r0]
   120fc:	str	r0, [r1]
   12100:	ldr	r1, [r7]
   12104:	cmp	r1, r5
   12108:	bne	12120 <__assert_fail@plt+0xc6c>
   1210c:	movw	r0, #39340	; 0x99ac
   12110:	movt	r0, #2
   12114:	bl	12304 <__assert_fail@plt+0xe50>
   12118:	mov	r6, r0
   1211c:	b	1214c <__assert_fail@plt+0xc98>
   12120:	mov	r6, #1
   12124:	bge	1214c <__assert_fail@plt+0xc98>
   12128:	mov	r6, #1
   1212c:	ldr	r0, [r9, r1, lsl #2]
   12130:	bl	12304 <__assert_fail@plt+0xe50>
   12134:	ldr	r1, [r7]
   12138:	and	r6, r6, r0
   1213c:	add	r1, r1, #1
   12140:	cmp	r1, r5
   12144:	str	r1, [r7]
   12148:	blt	1212c <__assert_fail@plt+0xc78>
   1214c:	movw	r0, #45520	; 0xb1d0
   12150:	movt	r0, #3
   12154:	ldrb	r0, [r0]
   12158:	cmp	r0, #1
   1215c:	bne	12178 <__assert_fail@plt+0xcc4>
   12160:	movw	r0, #45504	; 0xb1c0
   12164:	movt	r0, #3
   12168:	ldr	r0, [r0]
   1216c:	bl	12a8c <__assert_fail@plt+0x15d8>
   12170:	cmn	r0, #1
   12174:	beq	121e8 <__assert_fail@plt+0xd34>
   12178:	eor	r0, r6, #1
   1217c:	sub	sp, fp, #28
   12180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12184:	movw	r0, #45404	; 0xb15c
   12188:	movw	r2, #38222	; 0x954e
   1218c:	mov	r1, #0
   12190:	movw	r7, #38208	; 0x9540
   12194:	movt	r0, #3
   12198:	movt	r2, #2
   1219c:	str	r1, [sp, #8]
   121a0:	movw	r1, #37873	; 0x93f1
   121a4:	movt	r7, #2
   121a8:	ldr	r3, [r0]
   121ac:	movw	r0, #45508	; 0xb1c4
   121b0:	str	r2, [sp, #4]
   121b4:	movw	r2, #38194	; 0x9532
   121b8:	movt	r1, #2
   121bc:	str	r7, [sp]
   121c0:	movt	r0, #3
   121c4:	movt	r2, #2
   121c8:	ldr	r0, [r0]
   121cc:	bl	2645c <__assert_fail@plt+0x14fa8>
   121d0:	mov	r0, #0
   121d4:	bl	11388 <exit@plt>
   121d8:	mov	r0, #0
   121dc:	bl	115b0 <__assert_fail@plt+0xfc>
   121e0:	mov	r0, #1
   121e4:	bl	115b0 <__assert_fail@plt+0xfc>
   121e8:	bl	113ac <__errno_location@plt>
   121ec:	ldr	r1, [r0]
   121f0:	movw	r2, #39340	; 0x99ac
   121f4:	mov	r0, #1
   121f8:	movt	r2, #2
   121fc:	bl	1131c <error@plt>
   12200:	push	{r4, r5, r6, sl, fp, lr}
   12204:	add	fp, sp, #16
   12208:	movw	ip, #45512	; 0xb1c8
   1220c:	mov	r6, r1
   12210:	mov	r1, r0
   12214:	movt	ip, #3
   12218:	ldr	r5, [ip]
   1221c:	ldrb	r0, [r5]
   12220:	sub	r3, r0, #97	; 0x61
   12224:	mov	r0, #0
   12228:	cmp	r3, #19
   1222c:	bhi	12290 <__assert_fail@plt+0xddc>
   12230:	add	r4, pc, #0
   12234:	ldr	pc, [r4, r3, lsl #2]
   12238:	andeq	r2, r1, r8, lsl #5
   1223c:	muleq	r1, r0, r2
   12240:	muleq	r1, r0, r2
   12244:	muleq	r1, r0, r2
   12248:	muleq	r1, r0, r2
   1224c:	muleq	r1, r0, r2
   12250:	muleq	r1, r0, r2
   12254:	muleq	r1, r0, r2
   12258:	muleq	r1, r0, r2
   1225c:	muleq	r1, r0, r2
   12260:	muleq	r1, r0, r2
   12264:	muleq	r1, r0, r2
   12268:	muleq	r1, r0, r2
   1226c:	andeq	r2, r1, r8, lsl #5
   12270:	muleq	r1, r0, r2
   12274:	muleq	r1, r4, r2
   12278:	muleq	r1, r0, r2
   1227c:	muleq	r1, r0, r2
   12280:	muleq	r1, r0, r2
   12284:	andeq	r2, r1, r8, lsl #5
   12288:	mov	r0, #1
   1228c:	str	r5, [r1]
   12290:	pop	{r4, r5, r6, sl, fp, pc}
   12294:	add	r0, r5, #1
   12298:	str	r0, [ip]
   1229c:	mov	r0, #0
   122a0:	str	r5, [r1]
   122a4:	movw	r1, #710	; 0x2c6
   122a8:	str	r0, [r6]
   122ac:	str	r0, [r6, #4]
   122b0:	str	r2, [r6, #16]
   122b4:	str	r0, [r6, #20]
   122b8:	movw	r0, #46784	; 0xb6c0
   122bc:	ldr	r5, [ip]
   122c0:	movt	r0, #3
   122c4:	str	r1, [r0]
   122c8:	mov	r0, r5
   122cc:	bl	11394 <strlen@plt>
   122d0:	mov	r1, r0
   122d4:	mov	r0, r5
   122d8:	mov	r2, r6
   122dc:	bl	14b90 <__assert_fail@plt+0x36dc>
   122e0:	mov	r3, r0
   122e4:	mov	r0, #1
   122e8:	cmp	r3, #0
   122ec:	popeq	{r4, r5, r6, sl, fp, pc}
   122f0:	movw	r2, #37954	; 0x9442
   122f4:	mov	r0, #1
   122f8:	mov	r1, #0
   122fc:	movt	r2, #2
   12300:	bl	1131c <error@plt>
   12304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12308:	add	fp, sp, #28
   1230c:	sub	sp, sp, #20
   12310:	movw	r1, #39340	; 0x99ac
   12314:	mov	r6, r0
   12318:	movt	r1, #2
   1231c:	bl	111fc <strcmp@plt>
   12320:	cmp	r0, #0
   12324:	beq	12374 <__assert_fail@plt+0xec0>
   12328:	movw	r1, #38052	; 0x94a4
   1232c:	mov	r0, r6
   12330:	movt	r1, #2
   12334:	bl	11478 <fopen64@plt>
   12338:	mov	r5, r0
   1233c:	cmp	r0, #0
   12340:	bne	12390 <__assert_fail@plt+0xedc>
   12344:	bl	113ac <__errno_location@plt>
   12348:	ldr	r5, [r0]
   1234c:	mov	r0, #0
   12350:	mov	r1, #3
   12354:	mov	r2, r6
   12358:	mov	r4, #0
   1235c:	bl	147a0 <__assert_fail@plt+0x32ec>
   12360:	movw	r2, #37954	; 0x9442
   12364:	mov	r3, r0
   12368:	mov	r0, #0
   1236c:	mov	r1, r5
   12370:	b	128c8 <__assert_fail@plt+0x1414>
   12374:	movw	r0, #45520	; 0xb1d0
   12378:	mov	r1, #1
   1237c:	movt	r0, #3
   12380:	strb	r1, [r0]
   12384:	movw	r0, #45504	; 0xb1c0
   12388:	movt	r0, #3
   1238c:	ldr	r5, [r0]
   12390:	mov	r0, r5
   12394:	mov	r1, #2
   12398:	str	r6, [sp, #16]
   1239c:	bl	12a50 <__assert_fail@plt+0x159c>
   123a0:	movw	r6, #46416	; 0xb550
   123a4:	mov	r1, r5
   123a8:	movt	r6, #3
   123ac:	mov	r0, r6
   123b0:	bl	12c3c <__assert_fail@plt+0x1788>
   123b4:	cmp	r0, #0
   123b8:	beq	12850 <__assert_fail@plt+0x139c>
   123bc:	movw	r8, #45508	; 0xb1c4
   123c0:	movt	r8, #3
   123c4:	b	12484 <__assert_fail@plt+0xfd0>
   123c8:	movw	r0, #46444	; 0xb56c
   123cc:	movw	r1, #45524	; 0xb1d4
   123d0:	movt	r0, #3
   123d4:	movt	r1, #3
   123d8:	str	r1, [r0]
   123dc:	movw	r0, #45344	; 0xb120
   123e0:	movt	r0, #3
   123e4:	b	12404 <__assert_fail@plt+0xf50>
   123e8:	movw	r0, #46444	; 0xb56c
   123ec:	movw	r1, #45812	; 0xb2f4
   123f0:	movt	r0, #3
   123f4:	movt	r1, #3
   123f8:	str	r1, [r0]
   123fc:	movw	r0, #45348	; 0xb124
   12400:	movt	r0, #3
   12404:	ldr	r0, [r0]
   12408:	movw	r1, #46440	; 0xb568
   1240c:	movt	r1, #3
   12410:	str	r0, [r1]
   12414:	movw	r0, #46388	; 0xb534
   12418:	movt	r0, #3
   1241c:	ldrb	r0, [r0]
   12420:	cmp	r0, #0
   12424:	bne	12450 <__assert_fail@plt+0xf9c>
   12428:	movw	r0, #46448	; 0xb570
   1242c:	mov	r1, #0
   12430:	movw	r2, #46432	; 0xb560
   12434:	movt	r0, #3
   12438:	movt	r2, #3
   1243c:	strb	r1, [r0]
   12440:	movw	r0, #45360	; 0xb130
   12444:	movt	r0, #3
   12448:	ldrd	r0, [r0]
   1244c:	strd	r0, [r2]
   12450:	ldr	r0, [r8]
   12454:	ldr	r1, [r0, #20]
   12458:	ldr	r2, [r0, #24]
   1245c:	cmp	r1, r2
   12460:	bcs	12478 <__assert_fail@plt+0xfc4>
   12464:	add	r2, r1, #1
   12468:	str	r2, [r0, #20]
   1246c:	mov	r0, #10
   12470:	strb	r0, [r1]
   12474:	b	1283c <__assert_fail@plt+0x1388>
   12478:	mov	r1, #10
   1247c:	bl	11430 <__overflow@plt>
   12480:	b	1283c <__assert_fail@plt+0x1388>
   12484:	ldr	sl, [r6, #4]
   12488:	sub	r7, sl, #1
   1248c:	cmp	r7, #2
   12490:	movwcs	r0, #46408	; 0xb548
   12494:	movtcs	r0, #3
   12498:	ldrcs	r9, [r0]
   1249c:	cmpcs	r9, #2
   124a0:	bcs	1263c <__assert_fail@plt+0x1188>
   124a4:	movw	r0, #46440	; 0xb568
   124a8:	movt	r0, #3
   124ac:	ldr	r0, [r0]
   124b0:	ldrb	r0, [r0]
   124b4:	sub	r0, r0, #97	; 0x61
   124b8:	cmp	r0, #19
   124bc:	bhi	12828 <__assert_fail@plt+0x1374>
   124c0:	add	r1, pc, #0
   124c4:	ldr	pc, [r1, r0, lsl #2]
   124c8:	andeq	r2, r1, r8, lsl r5
   124cc:	andeq	r2, r1, r8, lsr #16
   124d0:	andeq	r2, r1, r8, lsr #16
   124d4:	andeq	r2, r1, r8, lsr #16
   124d8:	andeq	r2, r1, r8, lsr #16
   124dc:	andeq	r2, r1, r8, lsr #16
   124e0:	andeq	r2, r1, r8, lsr #16
   124e4:	andeq	r2, r1, r8, lsr #16
   124e8:	andeq	r2, r1, r8, lsr #16
   124ec:	andeq	r2, r1, r8, lsr #16
   124f0:	andeq	r2, r1, r8, lsr #16
   124f4:	andeq	r2, r1, r8, lsr #16
   124f8:	andeq	r2, r1, r8, lsr #16
   124fc:	andeq	r2, r1, r4, lsl r8
   12500:	andeq	r2, r1, r8, lsr #16
   12504:	andeq	r2, r1, ip, lsl #14
   12508:	andeq	r2, r1, r8, lsr #16
   1250c:	andeq	r2, r1, r8, lsr #16
   12510:	andeq	r2, r1, r8, lsr #16
   12514:	andeq	r2, r1, r8, asr #14
   12518:	movw	r0, #45376	; 0xb140
   1251c:	movt	r0, #3
   12520:	ldrd	r0, [r0]
   12524:	subs	r2, r0, #2
   12528:	sbcs	r2, r1, #0
   1252c:	blt	12750 <__assert_fail@plt+0x129c>
   12530:	cmp	sl, #1
   12534:	bgt	12564 <__assert_fail@plt+0x10b0>
   12538:	movw	r2, #46456	; 0xb578
   1253c:	movt	r2, #3
   12540:	mov	r7, r2
   12544:	ldrd	r2, [r2]
   12548:	adds	r2, r2, #1
   1254c:	adc	r3, r3, #0
   12550:	eor	r0, r2, r0
   12554:	eor	r1, r3, r1
   12558:	strd	r2, [r7]
   1255c:	orrs	r0, r0, r1
   12560:	bne	12814 <__assert_fail@plt+0x1360>
   12564:	movw	r0, #46448	; 0xb570
   12568:	movt	r0, #3
   1256c:	ldrb	r0, [r0]
   12570:	cmp	r0, #1
   12574:	beq	128f4 <__assert_fail@plt+0x1440>
   12578:	movw	r0, #45388	; 0xb14c
   1257c:	movw	r7, #45384	; 0xb148
   12580:	movt	r0, #3
   12584:	movt	r7, #3
   12588:	ldr	r2, [r0]
   1258c:	movw	r0, #45392	; 0xb150
   12590:	movt	r0, #3
   12594:	ldr	r1, [r0]
   12598:	movw	r0, #46432	; 0xb560
   1259c:	movt	r0, #3
   125a0:	mov	r4, r0
   125a4:	ldm	r0, {r0, r3}
   125a8:	ldr	r7, [r7]
   125ac:	stm	sp, {r0, r3, r7}
   125b0:	mov	r0, #1
   125b4:	bl	113e8 <__printf_chk@plt>
   125b8:	movw	r0, #45368	; 0xb138
   125bc:	ldrd	r2, [r4]
   125c0:	movt	r0, #3
   125c4:	ldrd	r0, [r0]
   125c8:	adds	r0, r2, r0
   125cc:	mov	r2, #0
   125d0:	adc	r7, r3, r1
   125d4:	cmn	r3, #1
   125d8:	stm	r4, {r0, r7}
   125dc:	mov	r0, #0
   125e0:	movwgt	r0, #1
   125e4:	cmn	r7, #1
   125e8:	movwgt	r2, #1
   125ec:	subs	r2, r0, r2
   125f0:	movwne	r2, #1
   125f4:	cmn	r1, #1
   125f8:	mov	r1, #0
   125fc:	movwgt	r1, #1
   12600:	sub	r0, r0, r1
   12604:	clz	r0, r0
   12608:	lsr	r0, r0, #5
   1260c:	and	r0, r0, r2
   12610:	cmp	r0, #1
   12614:	movweq	r1, #46448	; 0xb570
   12618:	moveq	r0, #1
   1261c:	movteq	r1, #3
   12620:	strbeq	r0, [r1]
   12624:	movw	r1, #46456	; 0xb578
   12628:	mov	r0, #0
   1262c:	movt	r1, #3
   12630:	str	r0, [r1]
   12634:	str	r0, [r1, #4]
   12638:	b	12828 <__assert_fail@plt+0x1374>
   1263c:	movw	r0, #45396	; 0xb154
   12640:	ldr	r4, [r6, #8]
   12644:	movt	r0, #3
   12648:	ldr	r0, [r0]
   1264c:	ldrh	r1, [r4]
   12650:	ldrh	r0, [r0]
   12654:	cmp	r1, r0
   12658:	bne	124a4 <__assert_fail@plt+0xff0>
   1265c:	movw	r0, #46392	; 0xb538
   12660:	movt	r0, #3
   12664:	ldr	r0, [r0]
   12668:	cmp	r7, r0
   1266c:	bne	12690 <__assert_fail@plt+0x11dc>
   12670:	movw	r0, #46396	; 0xb53c
   12674:	mov	r2, r7
   12678:	movt	r0, #3
   1267c:	ldr	r1, [r0]
   12680:	mov	r0, r4
   12684:	bl	11298 <memcmp@plt>
   12688:	cmp	r0, #0
   1268c:	beq	123c8 <__assert_fail@plt+0xf14>
   12690:	movw	r0, #46400	; 0xb540
   12694:	movt	r0, #3
   12698:	ldr	r0, [r0]
   1269c:	cmp	r7, r0
   126a0:	bne	126c4 <__assert_fail@plt+0x1210>
   126a4:	movw	r0, #46404	; 0xb544
   126a8:	mov	r2, r7
   126ac:	movt	r0, #3
   126b0:	ldr	r1, [r0]
   126b4:	mov	r0, r4
   126b8:	bl	11298 <memcmp@plt>
   126bc:	cmp	r0, #0
   126c0:	beq	123e8 <__assert_fail@plt+0xf34>
   126c4:	cmp	r7, r9
   126c8:	bne	124a4 <__assert_fail@plt+0xff0>
   126cc:	movw	r0, #46412	; 0xb54c
   126d0:	mov	r2, r7
   126d4:	movt	r0, #3
   126d8:	ldr	r1, [r0]
   126dc:	mov	r0, r4
   126e0:	bl	11298 <memcmp@plt>
   126e4:	cmp	r0, #0
   126e8:	bne	124a4 <__assert_fail@plt+0xff0>
   126ec:	movw	r0, #46444	; 0xb56c
   126f0:	movw	r1, #46100	; 0xb414
   126f4:	movt	r0, #3
   126f8:	movt	r1, #3
   126fc:	str	r1, [r0]
   12700:	movw	r0, #45352	; 0xb128
   12704:	movt	r0, #3
   12708:	b	12404 <__assert_fail@plt+0xf50>
   1270c:	movw	r0, #46444	; 0xb56c
   12710:	ldr	r1, [r6, #8]
   12714:	mov	r2, #0
   12718:	mov	r3, #0
   1271c:	str	r7, [sp]
   12720:	movt	r0, #3
   12724:	str	r2, [sp, #4]
   12728:	mov	r2, r7
   1272c:	ldr	r0, [r0]
   12730:	bl	19a68 <__assert_fail@plt+0x85b4>
   12734:	cmn	r0, #1
   12738:	beq	12814 <__assert_fail@plt+0x1360>
   1273c:	cmn	r0, #2
   12740:	bne	12750 <__assert_fail@plt+0x129c>
   12744:	b	12918 <__assert_fail@plt+0x1464>
   12748:	cmp	sl, #2
   1274c:	blt	12814 <__assert_fail@plt+0x1360>
   12750:	movw	r0, #46448	; 0xb570
   12754:	movt	r0, #3
   12758:	ldrb	r0, [r0]
   1275c:	cmp	r0, #1
   12760:	beq	128f4 <__assert_fail@plt+0x1440>
   12764:	movw	r0, #45388	; 0xb14c
   12768:	movw	r7, #45384	; 0xb148
   1276c:	movt	r0, #3
   12770:	movt	r7, #3
   12774:	ldr	r2, [r0]
   12778:	movw	r0, #45392	; 0xb150
   1277c:	movt	r0, #3
   12780:	ldr	r1, [r0]
   12784:	movw	r0, #46432	; 0xb560
   12788:	movt	r0, #3
   1278c:	mov	r4, r0
   12790:	ldm	r0, {r0, r3}
   12794:	ldr	r7, [r7]
   12798:	stm	sp, {r0, r3, r7}
   1279c:	mov	r0, #1
   127a0:	bl	113e8 <__printf_chk@plt>
   127a4:	movw	r0, #45368	; 0xb138
   127a8:	ldrd	r2, [r4]
   127ac:	movt	r0, #3
   127b0:	ldrd	r0, [r0]
   127b4:	adds	r0, r2, r0
   127b8:	mov	r2, #0
   127bc:	adc	r7, r3, r1
   127c0:	cmn	r3, #1
   127c4:	stm	r4, {r0, r7}
   127c8:	mov	r0, #0
   127cc:	movwgt	r0, #1
   127d0:	cmn	r7, #1
   127d4:	movwgt	r2, #1
   127d8:	subs	r2, r0, r2
   127dc:	movwne	r2, #1
   127e0:	cmn	r1, #1
   127e4:	mov	r1, #0
   127e8:	movwgt	r1, #1
   127ec:	sub	r0, r0, r1
   127f0:	clz	r0, r0
   127f4:	lsr	r0, r0, #5
   127f8:	and	r0, r0, r2
   127fc:	cmp	r0, #1
   12800:	movweq	r1, #46448	; 0xb570
   12804:	moveq	r0, #1
   12808:	movteq	r1, #3
   1280c:	strbeq	r0, [r1]
   12810:	b	12828 <__assert_fail@plt+0x1374>
   12814:	movw	r0, #46428	; 0xb55c
   12818:	ldr	r1, [r8]
   1281c:	movt	r0, #3
   12820:	ldr	r0, [r0]
   12824:	bl	111c0 <fputs_unlocked@plt>
   12828:	ldr	r3, [r8]
   1282c:	ldr	r2, [r6, #4]
   12830:	ldr	r0, [r6, #8]
   12834:	mov	r1, #1
   12838:	bl	1128c <fwrite_unlocked@plt>
   1283c:	mov	r0, r6
   12840:	mov	r1, r5
   12844:	bl	12c3c <__assert_fail@plt+0x1788>
   12848:	cmp	r0, #0
   1284c:	bne	12484 <__assert_fail@plt+0xfd0>
   12850:	bl	113ac <__errno_location@plt>
   12854:	ldr	r1, [r5]
   12858:	mov	r4, r0
   1285c:	ldr	r0, [r0]
   12860:	ldr	r7, [sp, #16]
   12864:	lsl	r1, r1, #26
   12868:	and	r6, r0, r1, asr #31
   1286c:	movw	r1, #39340	; 0x99ac
   12870:	mov	r0, r7
   12874:	movt	r1, #2
   12878:	bl	111fc <strcmp@plt>
   1287c:	cmp	r0, #0
   12880:	beq	128d4 <__assert_fail@plt+0x1420>
   12884:	mov	r0, r5
   12888:	bl	12a8c <__assert_fail@plt+0x15d8>
   1288c:	cmp	r6, #0
   12890:	bne	1289c <__assert_fail@plt+0x13e8>
   12894:	cmp	r0, #0
   12898:	ldrne	r6, [r4]
   1289c:	cmp	r6, #0
   128a0:	beq	128e4 <__assert_fail@plt+0x1430>
   128a4:	mov	r0, #0
   128a8:	mov	r1, #3
   128ac:	mov	r2, r7
   128b0:	mov	r4, #0
   128b4:	bl	147a0 <__assert_fail@plt+0x32ec>
   128b8:	movw	r2, #37954	; 0x9442
   128bc:	mov	r3, r0
   128c0:	mov	r0, #0
   128c4:	mov	r1, r6
   128c8:	movt	r2, #2
   128cc:	bl	1131c <error@plt>
   128d0:	b	128e8 <__assert_fail@plt+0x1434>
   128d4:	mov	r0, r5
   128d8:	bl	11460 <clearerr_unlocked@plt>
   128dc:	cmp	r6, #0
   128e0:	bne	128a4 <__assert_fail@plt+0x13f0>
   128e4:	mov	r4, #1
   128e8:	mov	r0, r4
   128ec:	sub	sp, fp, #28
   128f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128f4:	movw	r1, #38906	; 0x97fa
   128f8:	mov	r0, #0
   128fc:	mov	r2, #5
   12900:	movt	r1, #2
   12904:	bl	112b0 <dcgettext@plt>
   12908:	mov	r2, r0
   1290c:	mov	r0, #1
   12910:	mov	r1, #0
   12914:	bl	1131c <error@plt>
   12918:	bl	113ac <__errno_location@plt>
   1291c:	ldr	r4, [r0]
   12920:	movw	r1, #38871	; 0x97d7
   12924:	mov	r0, #0
   12928:	mov	r2, #5
   1292c:	movt	r1, #2
   12930:	bl	112b0 <dcgettext@plt>
   12934:	mov	r2, r0
   12938:	mov	r0, #1
   1293c:	mov	r1, r4
   12940:	bl	1131c <error@plt>
   12944:	movw	r1, #46464	; 0xb580
   12948:	movt	r1, #3
   1294c:	str	r0, [r1]
   12950:	bx	lr
   12954:	movw	r1, #46468	; 0xb584
   12958:	movt	r1, #3
   1295c:	strb	r0, [r1]
   12960:	bx	lr
   12964:	push	{r4, r5, r6, sl, fp, lr}
   12968:	add	fp, sp, #16
   1296c:	sub	sp, sp, #8
   12970:	movw	r0, #45508	; 0xb1c4
   12974:	movt	r0, #3
   12978:	ldr	r0, [r0]
   1297c:	bl	28734 <__assert_fail@plt+0x17280>
   12980:	cmp	r0, #0
   12984:	beq	129ac <__assert_fail@plt+0x14f8>
   12988:	movw	r0, #46468	; 0xb584
   1298c:	movt	r0, #3
   12990:	ldrb	r0, [r0]
   12994:	cmp	r0, #0
   12998:	beq	129cc <__assert_fail@plt+0x1518>
   1299c:	bl	113ac <__errno_location@plt>
   129a0:	ldr	r0, [r0]
   129a4:	cmp	r0, #32
   129a8:	bne	129cc <__assert_fail@plt+0x1518>
   129ac:	movw	r0, #45496	; 0xb1b8
   129b0:	movt	r0, #3
   129b4:	ldr	r0, [r0]
   129b8:	bl	28734 <__assert_fail@plt+0x17280>
   129bc:	cmp	r0, #0
   129c0:	subeq	sp, fp, #16
   129c4:	popeq	{r4, r5, r6, sl, fp, pc}
   129c8:	b	12a3c <__assert_fail@plt+0x1588>
   129cc:	movw	r1, #39255	; 0x9957
   129d0:	mov	r0, #0
   129d4:	mov	r2, #5
   129d8:	movt	r1, #2
   129dc:	bl	112b0 <dcgettext@plt>
   129e0:	mov	r4, r0
   129e4:	movw	r0, #46464	; 0xb580
   129e8:	movt	r0, #3
   129ec:	ldr	r6, [r0]
   129f0:	bl	113ac <__errno_location@plt>
   129f4:	ldr	r5, [r0]
   129f8:	cmp	r6, #0
   129fc:	bne	12a18 <__assert_fail@plt+0x1564>
   12a00:	movw	r2, #37954	; 0x9442
   12a04:	mov	r0, #0
   12a08:	mov	r1, r5
   12a0c:	mov	r3, r4
   12a10:	movt	r2, #2
   12a14:	b	12a38 <__assert_fail@plt+0x1584>
   12a18:	mov	r0, r6
   12a1c:	bl	146c4 <__assert_fail@plt+0x3210>
   12a20:	movw	r2, #39267	; 0x9963
   12a24:	mov	r3, r0
   12a28:	str	r4, [sp]
   12a2c:	mov	r0, #0
   12a30:	mov	r1, r5
   12a34:	movt	r2, #2
   12a38:	bl	1131c <error@plt>
   12a3c:	movw	r0, #45408	; 0xb160
   12a40:	movt	r0, #3
   12a44:	ldr	r0, [r0]
   12a48:	bl	11250 <_exit@plt>
   12a4c:	b	11208 <posix_fadvise64@plt>
   12a50:	cmp	r0, #0
   12a54:	bxeq	lr
   12a58:	push	{r4, sl, fp, lr}
   12a5c:	add	fp, sp, #8
   12a60:	sub	sp, sp, #16
   12a64:	mov	r4, r1
   12a68:	bl	113f4 <fileno@plt>
   12a6c:	mov	r1, #0
   12a70:	mov	r2, #0
   12a74:	mov	r3, #0
   12a78:	str	r1, [sp]
   12a7c:	stmib	sp, {r1, r4}
   12a80:	bl	11208 <posix_fadvise64@plt>
   12a84:	sub	sp, fp, #8
   12a88:	pop	{r4, sl, fp, pc}
   12a8c:	push	{r4, r5, r6, sl, fp, lr}
   12a90:	add	fp, sp, #16
   12a94:	sub	sp, sp, #8
   12a98:	mov	r4, r0
   12a9c:	bl	113f4 <fileno@plt>
   12aa0:	cmn	r0, #1
   12aa4:	ble	12b18 <__assert_fail@plt+0x1664>
   12aa8:	mov	r0, r4
   12aac:	bl	11340 <__freading@plt>
   12ab0:	cmp	r0, #0
   12ab4:	beq	12ae0 <__assert_fail@plt+0x162c>
   12ab8:	mov	r0, r4
   12abc:	bl	113f4 <fileno@plt>
   12ac0:	mov	r1, #1
   12ac4:	mov	r2, #0
   12ac8:	mov	r3, #0
   12acc:	str	r1, [sp]
   12ad0:	bl	112ec <lseek64@plt>
   12ad4:	and	r0, r0, r1
   12ad8:	cmn	r0, #1
   12adc:	beq	12b18 <__assert_fail@plt+0x1664>
   12ae0:	mov	r0, r4
   12ae4:	bl	12b28 <__assert_fail@plt+0x1674>
   12ae8:	cmp	r0, #0
   12aec:	beq	12b18 <__assert_fail@plt+0x1664>
   12af0:	bl	113ac <__errno_location@plt>
   12af4:	ldr	r6, [r0]
   12af8:	mov	r5, r0
   12afc:	mov	r0, r4
   12b00:	bl	1140c <fclose@plt>
   12b04:	cmp	r6, #0
   12b08:	strne	r6, [r5]
   12b0c:	mvnne	r0, #0
   12b10:	sub	sp, fp, #16
   12b14:	pop	{r4, r5, r6, sl, fp, pc}
   12b18:	mov	r0, r4
   12b1c:	sub	sp, fp, #16
   12b20:	pop	{r4, r5, r6, sl, fp, lr}
   12b24:	b	1140c <fclose@plt>
   12b28:	push	{r4, sl, fp, lr}
   12b2c:	add	fp, sp, #8
   12b30:	sub	sp, sp, #8
   12b34:	mov	r4, r0
   12b38:	cmp	r0, #0
   12b3c:	beq	12b58 <__assert_fail@plt+0x16a4>
   12b40:	mov	r0, r4
   12b44:	bl	11340 <__freading@plt>
   12b48:	cmp	r0, #0
   12b4c:	ldrbne	r0, [r4, #1]
   12b50:	tstne	r0, #1
   12b54:	bne	12b68 <__assert_fail@plt+0x16b4>
   12b58:	mov	r0, r4
   12b5c:	sub	sp, fp, #8
   12b60:	pop	{r4, sl, fp, lr}
   12b64:	b	11220 <fflush@plt>
   12b68:	mov	r0, #1
   12b6c:	mov	r2, #0
   12b70:	mov	r3, #0
   12b74:	str	r0, [sp]
   12b78:	mov	r0, r4
   12b7c:	bl	12b84 <__assert_fail@plt+0x16d0>
   12b80:	b	12b58 <__assert_fail@plt+0x16a4>
   12b84:	push	{r4, r5, r6, r7, fp, lr}
   12b88:	add	fp, sp, #16
   12b8c:	sub	sp, sp, #8
   12b90:	mov	r4, r0
   12b94:	ldr	r0, [r0, #4]
   12b98:	mov	r5, r3
   12b9c:	mov	r6, r2
   12ba0:	ldr	r1, [r4, #8]
   12ba4:	cmp	r1, r0
   12ba8:	bne	12bc4 <__assert_fail@plt+0x1710>
   12bac:	ldrd	r0, [r4, #16]
   12bb0:	cmp	r1, r0
   12bb4:	bne	12bc4 <__assert_fail@plt+0x1710>
   12bb8:	ldr	r0, [r4, #36]	; 0x24
   12bbc:	cmp	r0, #0
   12bc0:	beq	12bdc <__assert_fail@plt+0x1728>
   12bc4:	mov	r0, r4
   12bc8:	mov	r2, r6
   12bcc:	mov	r3, r5
   12bd0:	sub	sp, fp, #16
   12bd4:	pop	{r4, r5, r6, r7, fp, lr}
   12bd8:	b	11418 <fseeko64@plt>
   12bdc:	ldr	r7, [fp, #8]
   12be0:	mov	r0, r4
   12be4:	bl	113f4 <fileno@plt>
   12be8:	mov	r2, r6
   12bec:	mov	r3, r5
   12bf0:	str	r7, [sp]
   12bf4:	bl	112ec <lseek64@plt>
   12bf8:	and	r2, r0, r1
   12bfc:	cmn	r2, #1
   12c00:	mvneq	r0, #0
   12c04:	subeq	sp, fp, #16
   12c08:	popeq	{r4, r5, r6, r7, fp, pc}
   12c0c:	strd	r0, [r4, #80]	; 0x50
   12c10:	ldr	r0, [r4]
   12c14:	bic	r0, r0, #16
   12c18:	str	r0, [r4]
   12c1c:	mov	r0, #0
   12c20:	sub	sp, fp, #16
   12c24:	pop	{r4, r5, r6, r7, fp, pc}
   12c28:	mov	r1, #0
   12c2c:	str	r1, [r0]
   12c30:	str	r1, [r0, #4]
   12c34:	str	r1, [r0, #8]
   12c38:	bx	lr
   12c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c40:	add	fp, sp, #28
   12c44:	sub	sp, sp, #4
   12c48:	mov	r9, r0
   12c4c:	ldrb	r0, [r1]
   12c50:	tst	r0, #16
   12c54:	bne	12d14 <__assert_fail@plt+0x1860>
   12c58:	ldr	r4, [r9, #8]
   12c5c:	ldr	r0, [r9]
   12c60:	mov	r5, r1
   12c64:	mov	r8, #1
   12c68:	add	sl, r4, r0
   12c6c:	mov	r6, r4
   12c70:	ldmib	r5, {r0, r1}
   12c74:	cmp	r0, r1
   12c78:	bcs	12cd0 <__assert_fail@plt+0x181c>
   12c7c:	add	r1, r0, #1
   12c80:	str	r1, [r5, #4]
   12c84:	ldrb	r7, [r0]
   12c88:	cmp	r6, sl
   12c8c:	bne	12cc0 <__assert_fail@plt+0x180c>
   12c90:	ldr	r6, [r9]
   12c94:	mov	r0, r4
   12c98:	mov	r1, r9
   12c9c:	mov	r2, #1
   12ca0:	mvn	r3, #0
   12ca4:	str	r8, [sp]
   12ca8:	bl	268c0 <__assert_fail@plt+0x1540c>
   12cac:	str	r0, [r9, #8]
   12cb0:	mov	r4, r0
   12cb4:	add	r6, r0, r6
   12cb8:	ldr	r0, [r9]
   12cbc:	add	sl, r4, r0
   12cc0:	strb	r7, [r6], #1
   12cc4:	cmp	r7, #10
   12cc8:	bne	12c70 <__assert_fail@plt+0x17bc>
   12ccc:	b	12d08 <__assert_fail@plt+0x1854>
   12cd0:	mov	r0, r5
   12cd4:	bl	11424 <__uflow@plt>
   12cd8:	mov	r7, r0
   12cdc:	cmn	r0, #1
   12ce0:	bne	12c88 <__assert_fail@plt+0x17d4>
   12ce4:	cmp	r6, r4
   12ce8:	beq	12d14 <__assert_fail@plt+0x1860>
   12cec:	ldrb	r0, [r5]
   12cf0:	tst	r0, #32
   12cf4:	bne	12d14 <__assert_fail@plt+0x1860>
   12cf8:	ldrb	r0, [r6, #-1]
   12cfc:	mov	r7, #10
   12d00:	cmp	r0, #10
   12d04:	bne	12c88 <__assert_fail@plt+0x17d4>
   12d08:	sub	r0, r6, r4
   12d0c:	str	r0, [r9, #4]
   12d10:	b	12d18 <__assert_fail@plt+0x1864>
   12d14:	mov	r9, #0
   12d18:	mov	r0, r9
   12d1c:	sub	sp, fp, #28
   12d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d28:	add	fp, sp, #28
   12d2c:	sub	sp, sp, #4
   12d30:	mov	sl, r0
   12d34:	ldrb	r0, [r1]
   12d38:	tst	r0, #16
   12d3c:	bne	12e00 <__assert_fail@plt+0x194c>
   12d40:	ldr	r4, [sl, #8]
   12d44:	ldr	r0, [sl]
   12d48:	mov	r8, r2
   12d4c:	mov	r6, r1
   12d50:	add	r9, r4, r0
   12d54:	mov	r7, r4
   12d58:	ldmib	r6, {r0, r1}
   12d5c:	cmp	r0, r1
   12d60:	bcs	12dbc <__assert_fail@plt+0x1908>
   12d64:	add	r1, r0, #1
   12d68:	str	r1, [r6, #4]
   12d6c:	ldrb	r5, [r0]
   12d70:	cmp	r7, r9
   12d74:	bne	12dac <__assert_fail@plt+0x18f8>
   12d78:	ldr	r7, [sl]
   12d7c:	mov	r0, #1
   12d80:	mov	r1, sl
   12d84:	mov	r2, #1
   12d88:	mvn	r3, #0
   12d8c:	str	r0, [sp]
   12d90:	mov	r0, r4
   12d94:	bl	268c0 <__assert_fail@plt+0x1540c>
   12d98:	str	r0, [sl, #8]
   12d9c:	mov	r4, r0
   12da0:	add	r7, r0, r7
   12da4:	ldr	r0, [sl]
   12da8:	add	r9, r4, r0
   12dac:	strb	r5, [r7], #1
   12db0:	cmp	r5, r8
   12db4:	bne	12d58 <__assert_fail@plt+0x18a4>
   12db8:	b	12df4 <__assert_fail@plt+0x1940>
   12dbc:	mov	r0, r6
   12dc0:	bl	11424 <__uflow@plt>
   12dc4:	mov	r5, r0
   12dc8:	cmn	r0, #1
   12dcc:	bne	12d70 <__assert_fail@plt+0x18bc>
   12dd0:	cmp	r7, r4
   12dd4:	beq	12e00 <__assert_fail@plt+0x194c>
   12dd8:	ldrb	r0, [r6]
   12ddc:	tst	r0, #32
   12de0:	bne	12e00 <__assert_fail@plt+0x194c>
   12de4:	ldrb	r0, [r7, #-1]
   12de8:	mov	r5, r8
   12dec:	cmp	r0, r8
   12df0:	bne	12d70 <__assert_fail@plt+0x18bc>
   12df4:	sub	r0, r7, r4
   12df8:	str	r0, [sl, #4]
   12dfc:	b	12e04 <__assert_fail@plt+0x1950>
   12e00:	mov	sl, #0
   12e04:	mov	r0, sl
   12e08:	sub	sp, fp, #28
   12e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e10:	ldr	r0, [r0, #8]
   12e14:	b	28878 <__assert_fail@plt+0x173c4>
   12e18:	push	{r4, r5, fp, lr}
   12e1c:	add	fp, sp, #8
   12e20:	cmp	r0, #0
   12e24:	beq	12eb8 <__assert_fail@plt+0x1a04>
   12e28:	mov	r1, #47	; 0x2f
   12e2c:	mov	r4, r0
   12e30:	bl	11448 <strrchr@plt>
   12e34:	cmp	r0, #0
   12e38:	mov	r5, r4
   12e3c:	addne	r5, r0, #1
   12e40:	sub	r0, r5, r4
   12e44:	cmp	r0, #7
   12e48:	blt	12e9c <__assert_fail@plt+0x19e8>
   12e4c:	movw	r1, #39330	; 0x99a2
   12e50:	sub	r0, r5, #7
   12e54:	mov	r2, #7
   12e58:	movt	r1, #2
   12e5c:	bl	1149c <strncmp@plt>
   12e60:	cmp	r0, #0
   12e64:	bne	12e9c <__assert_fail@plt+0x19e8>
   12e68:	movw	r1, #39338	; 0x99aa
   12e6c:	mov	r0, r5
   12e70:	mov	r2, #3
   12e74:	movt	r1, #2
   12e78:	bl	1149c <strncmp@plt>
   12e7c:	cmp	r0, #0
   12e80:	beq	12e8c <__assert_fail@plt+0x19d8>
   12e84:	mov	r4, r5
   12e88:	b	12e9c <__assert_fail@plt+0x19e8>
   12e8c:	movw	r0, #45480	; 0xb1a8
   12e90:	add	r4, r5, #3
   12e94:	movt	r0, #3
   12e98:	str	r4, [r0]
   12e9c:	movw	r0, #45484	; 0xb1ac
   12ea0:	movt	r0, #3
   12ea4:	str	r4, [r0]
   12ea8:	movw	r0, #46472	; 0xb588
   12eac:	movt	r0, #3
   12eb0:	str	r4, [r0]
   12eb4:	pop	{r4, r5, fp, pc}
   12eb8:	movw	r0, #45496	; 0xb1b8
   12ebc:	mov	r1, #55	; 0x37
   12ec0:	mov	r2, #1
   12ec4:	movt	r0, #3
   12ec8:	ldr	r3, [r0]
   12ecc:	movw	r0, #39274	; 0x996a
   12ed0:	movt	r0, #2
   12ed4:	bl	112e0 <fwrite@plt>
   12ed8:	bl	114a8 <abort@plt>
   12edc:	push	{r4, r5, r6, sl, fp, lr}
   12ee0:	add	fp, sp, #16
   12ee4:	mov	r4, r0
   12ee8:	movw	r0, #46480	; 0xb590
   12eec:	movt	r0, #3
   12ef0:	cmp	r4, #0
   12ef4:	moveq	r4, r0
   12ef8:	bl	113ac <__errno_location@plt>
   12efc:	ldr	r6, [r0]
   12f00:	mov	r5, r0
   12f04:	mov	r0, r4
   12f08:	mov	r1, #48	; 0x30
   12f0c:	bl	26af0 <__assert_fail@plt+0x1563c>
   12f10:	str	r6, [r5]
   12f14:	pop	{r4, r5, r6, sl, fp, pc}
   12f18:	movw	r1, #46480	; 0xb590
   12f1c:	cmp	r0, #0
   12f20:	movt	r1, #3
   12f24:	movne	r1, r0
   12f28:	ldr	r0, [r1]
   12f2c:	bx	lr
   12f30:	movw	r2, #46480	; 0xb590
   12f34:	cmp	r0, #0
   12f38:	movt	r2, #3
   12f3c:	movne	r2, r0
   12f40:	str	r1, [r2]
   12f44:	bx	lr
   12f48:	movw	r3, #46480	; 0xb590
   12f4c:	cmp	r0, #0
   12f50:	movt	r3, #3
   12f54:	movne	r3, r0
   12f58:	ubfx	r0, r1, #5, #3
   12f5c:	and	r1, r1, #31
   12f60:	add	r0, r3, r0, lsl #2
   12f64:	ldr	r3, [r0, #8]
   12f68:	eor	r2, r2, r3, lsr r1
   12f6c:	and	r2, r2, #1
   12f70:	eor	r2, r3, r2, lsl r1
   12f74:	str	r2, [r0, #8]
   12f78:	mov	r0, #1
   12f7c:	and	r0, r0, r3, lsr r1
   12f80:	bx	lr
   12f84:	movw	r2, #46480	; 0xb590
   12f88:	cmp	r0, #0
   12f8c:	movt	r2, #3
   12f90:	movne	r2, r0
   12f94:	ldr	r0, [r2, #4]
   12f98:	str	r1, [r2, #4]
   12f9c:	bx	lr
   12fa0:	movw	r3, #46480	; 0xb590
   12fa4:	cmp	r0, #0
   12fa8:	movt	r3, #3
   12fac:	movne	r3, r0
   12fb0:	cmp	r1, #0
   12fb4:	mov	r0, #10
   12fb8:	cmpne	r2, #0
   12fbc:	str	r0, [r3]
   12fc0:	bne	12fd0 <__assert_fail@plt+0x1b1c>
   12fc4:	push	{fp, lr}
   12fc8:	mov	fp, sp
   12fcc:	bl	114a8 <abort@plt>
   12fd0:	str	r1, [r3, #40]	; 0x28
   12fd4:	str	r2, [r3, #44]	; 0x2c
   12fd8:	bx	lr
   12fdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12fe0:	add	fp, sp, #28
   12fe4:	sub	sp, sp, #20
   12fe8:	mov	r7, r0
   12fec:	ldr	r0, [fp, #8]
   12ff0:	movw	r5, #46480	; 0xb590
   12ff4:	mov	r8, r3
   12ff8:	mov	r9, r2
   12ffc:	mov	sl, r1
   13000:	movt	r5, #3
   13004:	cmp	r0, #0
   13008:	movne	r5, r0
   1300c:	bl	113ac <__errno_location@plt>
   13010:	mov	r4, r0
   13014:	ldm	r5, {r0, r1}
   13018:	ldr	r2, [r5, #40]	; 0x28
   1301c:	ldr	r3, [r5, #44]	; 0x2c
   13020:	add	r5, r5, #8
   13024:	ldr	r6, [r4]
   13028:	stm	sp, {r0, r1, r5}
   1302c:	str	r2, [sp, #12]
   13030:	str	r3, [sp, #16]
   13034:	mov	r0, r7
   13038:	mov	r1, sl
   1303c:	mov	r2, r9
   13040:	mov	r3, r8
   13044:	bl	13054 <__assert_fail@plt+0x1ba0>
   13048:	str	r6, [r4]
   1304c:	sub	sp, fp, #28
   13050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13058:	add	fp, sp, #28
   1305c:	sub	sp, sp, #156	; 0x9c
   13060:	str	r0, [sp, #80]	; 0x50
   13064:	ldr	r0, [fp, #12]
   13068:	mov	r6, r1
   1306c:	mov	r9, r3
   13070:	str	r2, [fp, #-84]	; 0xffffffac
   13074:	and	r1, r0, #4
   13078:	str	r1, [sp, #32]
   1307c:	and	r1, r0, #1
   13080:	str	r1, [sp, #36]	; 0x24
   13084:	ubfx	r4, r0, #1, #1
   13088:	bl	112f8 <__ctype_get_mb_cur_max@plt>
   1308c:	str	r0, [sp, #40]	; 0x28
   13090:	ldr	r0, [fp, #24]
   13094:	ldr	r7, [fp, #8]
   13098:	mov	r1, #0
   1309c:	mov	r5, #1
   130a0:	str	r1, [fp, #-56]	; 0xffffffc8
   130a4:	mov	r1, #0
   130a8:	str	r1, [sp, #60]	; 0x3c
   130ac:	str	r0, [sp, #76]	; 0x4c
   130b0:	ldr	r0, [fp, #20]
   130b4:	str	r0, [sp, #72]	; 0x48
   130b8:	mov	r0, #0
   130bc:	str	r0, [sp, #56]	; 0x38
   130c0:	mov	r0, #0
   130c4:	str	r0, [sp, #92]	; 0x5c
   130c8:	mov	r0, #0
   130cc:	str	r0, [fp, #-76]	; 0xffffffb4
   130d0:	mov	r0, #0
   130d4:	cmp	r7, #10
   130d8:	bhi	14058 <__assert_fail@plt+0x2ba4>
   130dc:	add	r1, pc, #28
   130e0:	mov	sl, r6
   130e4:	ldr	r6, [sp, #80]	; 0x50
   130e8:	ldr	ip, [fp, #-84]	; 0xffffffac
   130ec:	mov	r8, #0
   130f0:	mov	r2, #1
   130f4:	mov	r3, #0
   130f8:	mov	lr, r9
   130fc:	ldr	pc, [r1, r7, lsl #2]
   13100:	andeq	r3, r1, r4, ror #3
   13104:	andeq	r3, r1, r0, lsl r2
   13108:	ldrdeq	r3, [r1], -r4
   1310c:	andeq	r3, r1, ip, asr #3
   13110:	andeq	r3, r1, r4, lsl #4
   13114:	andeq	r3, r1, r8, asr r2
   13118:	strdeq	r3, [r1], -r4
   1311c:			; <UNDEFINED> instruction: 0x000132b4
   13120:	andeq	r3, r1, ip, lsr #2
   13124:	andeq	r3, r1, ip, lsr #2
   13128:	andeq	r3, r1, r4, asr r1
   1312c:	movw	r0, #39420	; 0x99fc
   13130:	mov	r1, r7
   13134:	movt	r0, #2
   13138:	bl	14a64 <__assert_fail@plt+0x35b0>
   1313c:	str	r0, [sp, #72]	; 0x48
   13140:	movw	r0, #39422	; 0x99fe
   13144:	mov	r1, r7
   13148:	movt	r0, #2
   1314c:	bl	14a64 <__assert_fail@plt+0x35b0>
   13150:	str	r0, [sp, #76]	; 0x4c
   13154:	str	r5, [fp, #-48]	; 0xffffffd0
   13158:	mov	r8, #0
   1315c:	mov	r5, r7
   13160:	tst	r4, #1
   13164:	bne	1319c <__assert_fail@plt+0x1ce8>
   13168:	ldr	r0, [sp, #72]	; 0x48
   1316c:	ldrb	r0, [r0]
   13170:	cmp	r0, #0
   13174:	beq	1319c <__assert_fail@plt+0x1ce8>
   13178:	ldr	r1, [sp, #72]	; 0x48
   1317c:	mov	r8, #0
   13180:	add	r1, r1, #1
   13184:	cmp	r8, sl
   13188:	strbcc	r0, [r6, r8]
   1318c:	ldrb	r0, [r1, r8]
   13190:	add	r8, r8, #1
   13194:	cmp	r0, #0
   13198:	bne	13184 <__assert_fail@plt+0x1cd0>
   1319c:	ldr	r7, [sp, #76]	; 0x4c
   131a0:	mov	r0, r7
   131a4:	bl	11394 <strlen@plt>
   131a8:	str	r7, [sp, #92]	; 0x5c
   131ac:	mov	r7, r5
   131b0:	ldr	ip, [fp, #-84]	; 0xffffffac
   131b4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   131b8:	str	r0, [fp, #-76]	; 0xffffffb4
   131bc:	mov	r2, #1
   131c0:	mov	r3, r4
   131c4:	mov	lr, r9
   131c8:	b	132b4 <__assert_fail@plt+0x1e00>
   131cc:	mov	r0, #1
   131d0:	b	13210 <__assert_fail@plt+0x1d5c>
   131d4:	tst	r4, #1
   131d8:	bne	13210 <__assert_fail@plt+0x1d5c>
   131dc:	mov	r2, r0
   131e0:	b	13238 <__assert_fail@plt+0x1d84>
   131e4:	mov	r7, #0
   131e8:	mov	r8, #0
   131ec:	mov	r2, r0
   131f0:	b	132b0 <__assert_fail@plt+0x1dfc>
   131f4:	mov	r0, #1
   131f8:	mov	r8, #0
   131fc:	mov	r7, #5
   13200:	b	1326c <__assert_fail@plt+0x1db8>
   13204:	mov	r2, #1
   13208:	tst	r4, #1
   1320c:	beq	13238 <__assert_fail@plt+0x1d84>
   13210:	mov	r1, #1
   13214:	mov	r8, #0
   13218:	mov	r7, #2
   1321c:	mov	r2, r0
   13220:	mov	r3, #1
   13224:	str	r1, [fp, #-76]	; 0xffffffb4
   13228:	movw	r1, #39422	; 0x99fe
   1322c:	movt	r1, #2
   13230:	str	r1, [sp, #92]	; 0x5c
   13234:	b	132b4 <__assert_fail@plt+0x1e00>
   13238:	cmp	sl, #0
   1323c:	mov	r8, #1
   13240:	mov	r7, #2
   13244:	movne	r0, #39	; 0x27
   13248:	strbne	r0, [r6]
   1324c:	movw	r0, #39422	; 0x99fe
   13250:	movt	r0, #2
   13254:	b	132a4 <__assert_fail@plt+0x1df0>
   13258:	mov	r7, #5
   1325c:	tst	r4, #1
   13260:	beq	13288 <__assert_fail@plt+0x1dd4>
   13264:	mov	r0, #1
   13268:	mov	r8, #0
   1326c:	str	r0, [fp, #-76]	; 0xffffffb4
   13270:	movw	r0, #39418	; 0x99fa
   13274:	mov	r2, #1
   13278:	mov	r3, #1
   1327c:	movt	r0, #2
   13280:	str	r0, [sp, #92]	; 0x5c
   13284:	b	132b4 <__assert_fail@plt+0x1e00>
   13288:	cmp	sl, #0
   1328c:	mov	r8, #1
   13290:	mov	r2, #1
   13294:	movne	r0, #34	; 0x22
   13298:	strbne	r0, [r6]
   1329c:	movw	r0, #39418	; 0x99fa
   132a0:	movt	r0, #2
   132a4:	str	r0, [sp, #92]	; 0x5c
   132a8:	mov	r0, #1
   132ac:	str	r0, [fp, #-76]	; 0xffffffb4
   132b0:	mov	r3, #0
   132b4:	ldr	r0, [fp, #16]
   132b8:	str	r3, [fp, #-72]	; 0xffffffb8
   132bc:	str	r7, [fp, #-64]	; 0xffffffc0
   132c0:	str	r2, [sp, #84]	; 0x54
   132c4:	cmp	r0, #0
   132c8:	movwne	r0, #1
   132cc:	and	r0, r0, r3
   132d0:	str	r0, [fp, #-88]	; 0xffffffa8
   132d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   132d8:	cmp	r0, #0
   132dc:	movwne	r0, #1
   132e0:	subs	r4, r7, #2
   132e4:	mov	r7, #0
   132e8:	and	r1, r0, r3
   132ec:	str	r4, [fp, #-80]	; 0xffffffb0
   132f0:	and	r1, r2, r1
   132f4:	str	r1, [sp, #48]	; 0x30
   132f8:	clz	r1, r4
   132fc:	lsr	r1, r1, #5
   13300:	and	r1, r1, r3
   13304:	eor	r3, r3, #1
   13308:	str	r1, [sp, #64]	; 0x40
   1330c:	mov	r1, r4
   13310:	str	r3, [sp, #88]	; 0x58
   13314:	movwne	r1, #1
   13318:	orr	r3, r1, r3
   1331c:	and	r1, r1, r2
   13320:	and	r0, r0, r1
   13324:	str	r3, [sp, #68]	; 0x44
   13328:	str	r1, [fp, #-68]	; 0xffffffbc
   1332c:	str	r0, [fp, #-60]	; 0xffffffc4
   13330:	eor	r0, r2, #1
   13334:	str	r0, [sp, #52]	; 0x34
   13338:	cmn	lr, #1
   1333c:	beq	1334c <__assert_fail@plt+0x1e98>
   13340:	cmp	r7, lr
   13344:	bne	13358 <__assert_fail@plt+0x1ea4>
   13348:	b	13e80 <__assert_fail@plt+0x29cc>
   1334c:	ldrb	r0, [ip, r7]
   13350:	cmp	r0, #0
   13354:	beq	13e88 <__assert_fail@plt+0x29d4>
   13358:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1335c:	mov	r9, #0
   13360:	str	r5, [fp, #-48]	; 0xffffffd0
   13364:	cmp	r0, #0
   13368:	beq	1339c <__assert_fail@plt+0x1ee8>
   1336c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13370:	add	r4, r7, r0
   13374:	cmp	r0, #2
   13378:	bcc	13394 <__assert_fail@plt+0x1ee0>
   1337c:	cmn	lr, #1
   13380:	bne	13394 <__assert_fail@plt+0x1ee0>
   13384:	mov	r0, ip
   13388:	bl	11394 <strlen@plt>
   1338c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13390:	mov	lr, r0
   13394:	cmp	r4, lr
   13398:	bls	133a4 <__assert_fail@plt+0x1ef0>
   1339c:	mov	r0, #0
   133a0:	b	133e4 <__assert_fail@plt+0x1f30>
   133a4:	ldr	r1, [sp, #92]	; 0x5c
   133a8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   133ac:	add	r0, ip, r7
   133b0:	mov	r4, lr
   133b4:	bl	11298 <memcmp@plt>
   133b8:	ldr	r2, [sp, #88]	; 0x58
   133bc:	cmp	r0, #0
   133c0:	mov	r1, r0
   133c4:	movwne	r1, #1
   133c8:	orr	r1, r1, r2
   133cc:	tst	r1, #1
   133d0:	beq	13f18 <__assert_fail@plt+0x2a64>
   133d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   133d8:	clz	r0, r0
   133dc:	mov	lr, r4
   133e0:	lsr	r0, r0, #5
   133e4:	str	r0, [fp, #-52]	; 0xffffffcc
   133e8:	ldrb	r5, [ip, r7]
   133ec:	cmp	r5, #126	; 0x7e
   133f0:	bhi	137a8 <__assert_fail@plt+0x22f4>
   133f4:	add	r3, pc, #16
   133f8:	mov	r4, #1
   133fc:	mov	r2, #110	; 0x6e
   13400:	mov	r0, #97	; 0x61
   13404:	mov	r1, #0
   13408:	ldr	pc, [r3, r5, lsl #2]
   1340c:	andeq	r3, r1, r4, lsr #13
   13410:	andeq	r3, r1, r8, lsr #15
   13414:	andeq	r3, r1, r8, lsr #15
   13418:	andeq	r3, r1, r8, lsr #15
   1341c:	andeq	r3, r1, r8, lsr #15
   13420:	andeq	r3, r1, r8, lsr #15
   13424:	andeq	r3, r1, r8, lsr #15
   13428:	andeq	r3, r1, ip, asr r8
   1342c:	andeq	r3, r1, r4, lsl #13
   13430:	andeq	r3, r1, ip, ror r6
   13434:	muleq	r1, r0, r6
   13438:	andeq	r3, r1, r0, lsl r7
   1343c:	andeq	r3, r1, r4, ror r6
   13440:	andeq	r3, r1, ip, lsl #13
   13444:	andeq	r3, r1, r8, lsr #15
   13448:	andeq	r3, r1, r8, lsr #15
   1344c:	andeq	r3, r1, r8, lsr #15
   13450:	andeq	r3, r1, r8, lsr #15
   13454:	andeq	r3, r1, r8, lsr #15
   13458:	andeq	r3, r1, r8, lsr #15
   1345c:	andeq	r3, r1, r8, lsr #15
   13460:	andeq	r3, r1, r8, lsr #15
   13464:	andeq	r3, r1, r8, lsr #15
   13468:	andeq	r3, r1, r8, lsr #15
   1346c:	andeq	r3, r1, r8, lsr #15
   13470:	andeq	r3, r1, r8, lsr #15
   13474:	andeq	r3, r1, r8, lsr #15
   13478:	andeq	r3, r1, r8, lsr #15
   1347c:	andeq	r3, r1, r8, lsr #15
   13480:	andeq	r3, r1, r8, lsr #15
   13484:	andeq	r3, r1, r8, lsr #15
   13488:	andeq	r3, r1, r8, lsr #15
   1348c:	andeq	r3, r1, r4, lsl r8
   13490:	andeq	r3, r1, r8, lsl r8
   13494:	andeq	r3, r1, r8, lsl r8
   13498:	andeq	r3, r1, ip, lsl r6
   1349c:	andeq	r3, r1, r8, lsl r8
   134a0:	andeq	r3, r1, r8, lsl #12
   134a4:	andeq	r3, r1, r8, lsl r8
   134a8:	andeq	r3, r1, r8, lsl r7
   134ac:	andeq	r3, r1, r8, lsl r8
   134b0:	andeq	r3, r1, r8, lsl r8
   134b4:	andeq	r3, r1, r8, lsl r8
   134b8:	andeq	r3, r1, r8, lsl #12
   134bc:	andeq	r3, r1, r8, lsl #12
   134c0:	andeq	r3, r1, r8, lsl #12
   134c4:	andeq	r3, r1, r8, lsl #12
   134c8:	andeq	r3, r1, r8, lsl #12
   134cc:	andeq	r3, r1, r8, lsl #12
   134d0:	andeq	r3, r1, r8, lsl #12
   134d4:	andeq	r3, r1, r8, lsl #12
   134d8:	andeq	r3, r1, r8, lsl #12
   134dc:	andeq	r3, r1, r8, lsl #12
   134e0:	andeq	r3, r1, r8, lsl #12
   134e4:	andeq	r3, r1, r8, lsl #12
   134e8:	andeq	r3, r1, r8, lsl #12
   134ec:	andeq	r3, r1, r8, lsl #12
   134f0:	andeq	r3, r1, r8, lsl #12
   134f4:	andeq	r3, r1, r8, lsl #12
   134f8:	andeq	r3, r1, r8, lsl r8
   134fc:	andeq	r3, r1, r8, lsl r8
   13500:	andeq	r3, r1, r8, lsl r8
   13504:	andeq	r3, r1, r8, lsl r8
   13508:	andeq	r3, r1, r4, ror #13
   1350c:	andeq	r3, r1, r8, lsr #15
   13510:	andeq	r3, r1, r8, lsl #12
   13514:	andeq	r3, r1, r8, lsl #12
   13518:	andeq	r3, r1, r8, lsl #12
   1351c:	andeq	r3, r1, r8, lsl #12
   13520:	andeq	r3, r1, r8, lsl #12
   13524:	andeq	r3, r1, r8, lsl #12
   13528:	andeq	r3, r1, r8, lsl #12
   1352c:	andeq	r3, r1, r8, lsl #12
   13530:	andeq	r3, r1, r8, lsl #12
   13534:	andeq	r3, r1, r8, lsl #12
   13538:	andeq	r3, r1, r8, lsl #12
   1353c:	andeq	r3, r1, r8, lsl #12
   13540:	andeq	r3, r1, r8, lsl #12
   13544:	andeq	r3, r1, r8, lsl #12
   13548:	andeq	r3, r1, r8, lsl #12
   1354c:	andeq	r3, r1, r8, lsl #12
   13550:	andeq	r3, r1, r8, lsl #12
   13554:	andeq	r3, r1, r8, lsl #12
   13558:	andeq	r3, r1, r8, lsl #12
   1355c:	andeq	r3, r1, r8, lsl #12
   13560:	andeq	r3, r1, r8, lsl #12
   13564:	andeq	r3, r1, r8, lsl #12
   13568:	andeq	r3, r1, r8, lsl #12
   1356c:	andeq	r3, r1, r8, lsl #12
   13570:	andeq	r3, r1, r8, lsl #12
   13574:	andeq	r3, r1, r8, lsl #12
   13578:	andeq	r3, r1, r8, lsl r8
   1357c:	andeq	r3, r1, r0, asr r6
   13580:	andeq	r3, r1, r8, lsl #12
   13584:	andeq	r3, r1, r8, lsl r8
   13588:	andeq	r3, r1, r8, lsl #12
   1358c:	andeq	r3, r1, r8, lsl r8
   13590:	andeq	r3, r1, r8, lsl #12
   13594:	andeq	r3, r1, r8, lsl #12
   13598:	andeq	r3, r1, r8, lsl #12
   1359c:	andeq	r3, r1, r8, lsl #12
   135a0:	andeq	r3, r1, r8, lsl #12
   135a4:	andeq	r3, r1, r8, lsl #12
   135a8:	andeq	r3, r1, r8, lsl #12
   135ac:	andeq	r3, r1, r8, lsl #12
   135b0:	andeq	r3, r1, r8, lsl #12
   135b4:	andeq	r3, r1, r8, lsl #12
   135b8:	andeq	r3, r1, r8, lsl #12
   135bc:	andeq	r3, r1, r8, lsl #12
   135c0:	andeq	r3, r1, r8, lsl #12
   135c4:	andeq	r3, r1, r8, lsl #12
   135c8:	andeq	r3, r1, r8, lsl #12
   135cc:	andeq	r3, r1, r8, lsl #12
   135d0:	andeq	r3, r1, r8, lsl #12
   135d4:	andeq	r3, r1, r8, lsl #12
   135d8:	andeq	r3, r1, r8, lsl #12
   135dc:	andeq	r3, r1, r8, lsl #12
   135e0:	andeq	r3, r1, r8, lsl #12
   135e4:	andeq	r3, r1, r8, lsl #12
   135e8:	andeq	r3, r1, r8, lsl #12
   135ec:	andeq	r3, r1, r8, lsl #12
   135f0:	andeq	r3, r1, r8, lsl #12
   135f4:	andeq	r3, r1, r8, lsl #12
   135f8:	andeq	r3, r1, r0, lsr r6
   135fc:	andeq	r3, r1, r8, lsl r8
   13600:	andeq	r3, r1, r0, lsr r6
   13604:	andeq	r3, r1, ip, lsl r6
   13608:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1360c:	cmp	r0, #0
   13610:	beq	13870 <__assert_fail@plt+0x23bc>
   13614:	ldr	r0, [fp, #16]
   13618:	b	13874 <__assert_fail@plt+0x23c0>
   1361c:	mov	r4, #0
   13620:	cmp	r7, #0
   13624:	beq	13814 <__assert_fail@plt+0x2360>
   13628:	mov	r9, #0
   1362c:	b	13608 <__assert_fail@plt+0x2154>
   13630:	mov	r4, #0
   13634:	cmn	lr, #1
   13638:	beq	137f8 <__assert_fail@plt+0x2344>
   1363c:	cmp	r7, #0
   13640:	bne	13628 <__assert_fail@plt+0x2174>
   13644:	cmp	lr, #1
   13648:	beq	13814 <__assert_fail@plt+0x2360>
   1364c:	b	13628 <__assert_fail@plt+0x2174>
   13650:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13654:	cmp	r0, #2
   13658:	bne	13838 <__assert_fail@plt+0x2384>
   1365c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13660:	tst	r0, #1
   13664:	bne	13f34 <__assert_fail@plt+0x2a80>
   13668:	mov	r9, #0
   1366c:	mov	r0, #92	; 0x5c
   13670:	b	1384c <__assert_fail@plt+0x2398>
   13674:	mov	r0, #102	; 0x66
   13678:	b	1385c <__assert_fail@plt+0x23a8>
   1367c:	mov	r2, #116	; 0x74
   13680:	b	13690 <__assert_fail@plt+0x21dc>
   13684:	mov	r0, #98	; 0x62
   13688:	b	1385c <__assert_fail@plt+0x23a8>
   1368c:	mov	r2, #114	; 0x72
   13690:	ldr	r0, [sp, #68]	; 0x44
   13694:	tst	r0, #1
   13698:	mov	r0, r2
   1369c:	bne	1385c <__assert_fail@plt+0x23a8>
   136a0:	b	13f34 <__assert_fail@plt+0x2a80>
   136a4:	ldr	r0, [sp, #84]	; 0x54
   136a8:	tst	r0, #1
   136ac:	beq	1394c <__assert_fail@plt+0x2498>
   136b0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   136b4:	tst	r0, #1
   136b8:	bne	14044 <__assert_fail@plt+0x2b90>
   136bc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   136c0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   136c4:	cmp	r0, #2
   136c8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   136cc:	movwne	r0, #1
   136d0:	orr	r0, r0, r2
   136d4:	tst	r0, #1
   136d8:	beq	13d1c <__assert_fail@plt+0x2868>
   136dc:	mov	r0, r8
   136e0:	b	13d50 <__assert_fail@plt+0x289c>
   136e4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   136e8:	mov	r9, #0
   136ec:	mov	r5, #63	; 0x3f
   136f0:	cmp	r0, #5
   136f4:	beq	13b00 <__assert_fail@plt+0x264c>
   136f8:	cmp	r0, #2
   136fc:	bne	13ba4 <__assert_fail@plt+0x26f0>
   13700:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13704:	tst	r0, #1
   13708:	beq	13ba8 <__assert_fail@plt+0x26f4>
   1370c:	b	13f34 <__assert_fail@plt+0x2a80>
   13710:	mov	r0, #118	; 0x76
   13714:	b	1385c <__assert_fail@plt+0x23a8>
   13718:	mov	r0, #1
   1371c:	mov	r5, #39	; 0x27
   13720:	str	r0, [sp, #60]	; 0x3c
   13724:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13728:	cmp	r0, #2
   1372c:	bne	137a0 <__assert_fail@plt+0x22ec>
   13730:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13734:	tst	r0, #1
   13738:	bne	13f34 <__assert_fail@plt+0x2a80>
   1373c:	ldr	r2, [sp, #56]	; 0x38
   13740:	clz	r1, sl
   13744:	mov	r9, #0
   13748:	lsr	r1, r1, #5
   1374c:	cmp	r2, #0
   13750:	mov	r0, r2
   13754:	movwne	r0, #1
   13758:	orrs	r0, r0, r1
   1375c:	moveq	r2, sl
   13760:	moveq	sl, r0
   13764:	cmp	r8, sl
   13768:	str	r2, [sp, #56]	; 0x38
   1376c:	movcc	r0, #39	; 0x27
   13770:	strbcc	r0, [r6, r8]
   13774:	add	r0, r8, #1
   13778:	cmp	r0, sl
   1377c:	movcc	r1, #92	; 0x5c
   13780:	strbcc	r1, [r6, r0]
   13784:	add	r0, r8, #2
   13788:	add	r8, r8, #3
   1378c:	cmp	r0, sl
   13790:	movcc	r1, #39	; 0x27
   13794:	strbcc	r1, [r6, r0]
   13798:	mov	r0, #0
   1379c:	str	r0, [fp, #-56]	; 0xffffffc8
   137a0:	mov	r4, #1
   137a4:	b	13608 <__assert_fail@plt+0x2154>
   137a8:	ldr	r0, [sp, #40]	; 0x28
   137ac:	cmp	r0, #1
   137b0:	bne	13978 <__assert_fail@plt+0x24c4>
   137b4:	str	lr, [sp, #28]
   137b8:	bl	1137c <__ctype_b_loc@plt>
   137bc:	ldr	r0, [r0]
   137c0:	ldr	ip, [fp, #-84]	; 0xffffffac
   137c4:	mov	r1, #1
   137c8:	add	r0, r0, r5, lsl #1
   137cc:	ldrb	r0, [r0, #1]
   137d0:	ubfx	r4, r0, #6, #1
   137d4:	ldr	r0, [sp, #52]	; 0x34
   137d8:	mov	r2, r1
   137dc:	cmp	r1, #1
   137e0:	orr	r0, r4, r0
   137e4:	bhi	13bb0 <__assert_fail@plt+0x26fc>
   137e8:	tst	r0, #1
   137ec:	beq	13bb0 <__assert_fail@plt+0x26fc>
   137f0:	ldr	lr, [sp, #28]
   137f4:	b	13608 <__assert_fail@plt+0x2154>
   137f8:	cmp	r7, #0
   137fc:	ldrbeq	r0, [ip, #1]
   13800:	cmpeq	r0, #0
   13804:	beq	13814 <__assert_fail@plt+0x2360>
   13808:	mvn	lr, #0
   1380c:	mov	r9, #0
   13810:	b	13608 <__assert_fail@plt+0x2154>
   13814:	mov	r1, #1
   13818:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1381c:	cmp	r0, #2
   13820:	bne	13830 <__assert_fail@plt+0x237c>
   13824:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13828:	tst	r0, #1
   1382c:	bne	13f34 <__assert_fail@plt+0x2a80>
   13830:	mov	r4, r1
   13834:	b	13608 <__assert_fail@plt+0x2154>
   13838:	ldr	r1, [sp, #48]	; 0x30
   1383c:	mov	r9, #0
   13840:	mov	r0, #92	; 0x5c
   13844:	cmp	r1, #0
   13848:	beq	1385c <__assert_fail@plt+0x23a8>
   1384c:	mov	r4, #0
   13850:	cmp	r9, #0
   13854:	beq	13de8 <__assert_fail@plt+0x2934>
   13858:	b	13e24 <__assert_fail@plt+0x2970>
   1385c:	ldr	r1, [sp, #84]	; 0x54
   13860:	mov	r4, #0
   13864:	mov	r9, #0
   13868:	tst	r1, #1
   1386c:	bne	138ac <__assert_fail@plt+0x23f8>
   13870:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13874:	cmp	r0, #0
   13878:	mov	r0, r5
   1387c:	beq	138a0 <__assert_fail@plt+0x23ec>
   13880:	ldr	r1, [fp, #16]
   13884:	ubfx	r0, r5, #5, #3
   13888:	mov	r2, #1
   1388c:	ldr	r0, [r1, r0, lsl #2]
   13890:	and	r1, r5, #31
   13894:	tst	r0, r2, lsl r1
   13898:	mov	r0, r5
   1389c:	bne	138ac <__assert_fail@plt+0x23f8>
   138a0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   138a4:	cmp	r1, #0
   138a8:	beq	13de0 <__assert_fail@plt+0x292c>
   138ac:	ldr	r1, [fp, #-72]	; 0xffffffb8
   138b0:	tst	r1, #1
   138b4:	bne	13f0c <__assert_fail@plt+0x2a58>
   138b8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   138bc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   138c0:	cmp	r1, #2
   138c4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   138c8:	movwne	r1, #1
   138cc:	orr	r1, r1, r2
   138d0:	tst	r1, #1
   138d4:	beq	138e0 <__assert_fail@plt+0x242c>
   138d8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   138dc:	b	1391c <__assert_fail@plt+0x2468>
   138e0:	cmp	r8, sl
   138e4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   138e8:	movcc	r1, #39	; 0x27
   138ec:	strbcc	r1, [r6, r8]
   138f0:	add	r1, r8, #1
   138f4:	cmp	r1, sl
   138f8:	movcc	r2, #36	; 0x24
   138fc:	strbcc	r2, [r6, r1]
   13900:	add	r1, r8, #2
   13904:	add	r8, r8, #3
   13908:	cmp	r1, sl
   1390c:	movcc	r2, #39	; 0x27
   13910:	strbcc	r2, [r6, r1]
   13914:	mov	r1, #1
   13918:	str	r1, [fp, #-56]	; 0xffffffc8
   1391c:	cmp	r8, sl
   13920:	movcc	r1, #92	; 0x5c
   13924:	strbcc	r1, [r6, r8]
   13928:	add	r8, r8, #1
   1392c:	cmp	r8, sl
   13930:	and	r5, r5, r4
   13934:	add	r7, r7, #1
   13938:	strbcc	r0, [r6, r8]
   1393c:	add	r8, r8, #1
   13940:	cmn	lr, #1
   13944:	bne	13340 <__assert_fail@plt+0x1e8c>
   13948:	b	1334c <__assert_fail@plt+0x1e98>
   1394c:	ldr	r0, [sp, #36]	; 0x24
   13950:	mov	r4, #0
   13954:	mov	r9, #0
   13958:	mov	r5, #0
   1395c:	cmp	r0, #0
   13960:	beq	13870 <__assert_fail@plt+0x23bc>
   13964:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13968:	add	r7, r7, #1
   1396c:	cmn	lr, #1
   13970:	bne	13340 <__assert_fail@plt+0x1e8c>
   13974:	b	1334c <__assert_fail@plt+0x1e98>
   13978:	mov	r0, #0
   1397c:	cmn	lr, #1
   13980:	str	r0, [fp, #-36]	; 0xffffffdc
   13984:	str	r0, [fp, #-40]	; 0xffffffd8
   13988:	bne	1399c <__assert_fail@plt+0x24e8>
   1398c:	mov	r0, ip
   13990:	bl	11394 <strlen@plt>
   13994:	ldr	ip, [fp, #-84]	; 0xffffffac
   13998:	mov	lr, r0
   1399c:	add	r0, ip, r7
   139a0:	mov	r4, #1
   139a4:	mov	r6, #0
   139a8:	str	lr, [sp, #28]
   139ac:	str	r0, [sp, #24]
   139b0:	sub	r0, fp, #40	; 0x28
   139b4:	mov	r3, r0
   139b8:	str	r6, [sp, #44]	; 0x2c
   139bc:	add	r6, r6, r7
   139c0:	sub	r0, fp, #44	; 0x2c
   139c4:	add	r1, ip, r6
   139c8:	sub	r2, lr, r6
   139cc:	bl	288d8 <__assert_fail@plt+0x17424>
   139d0:	cmp	r0, #0
   139d4:	beq	13e6c <__assert_fail@plt+0x29b8>
   139d8:	cmn	r0, #1
   139dc:	beq	13e2c <__assert_fail@plt+0x2978>
   139e0:	ldr	lr, [sp, #28]
   139e4:	cmn	r0, #2
   139e8:	beq	13e34 <__assert_fail@plt+0x2980>
   139ec:	ldr	r2, [sp, #64]	; 0x40
   139f0:	cmp	r0, #2
   139f4:	mov	r1, #0
   139f8:	movwcc	r1, #1
   139fc:	eor	r2, r2, #1
   13a00:	orrs	r1, r2, r1
   13a04:	bne	13ac4 <__assert_fail@plt+0x2610>
   13a08:	ldr	r1, [sp, #44]	; 0x2c
   13a0c:	ldr	r2, [sp, #24]
   13a10:	add	r1, r2, r1
   13a14:	mov	r2, #1
   13a18:	ldrb	r3, [r1, r2]
   13a1c:	sub	r3, r3, #91	; 0x5b
   13a20:	cmp	r3, #33	; 0x21
   13a24:	bhi	13ab8 <__assert_fail@plt+0x2604>
   13a28:	add	r6, pc, #0
   13a2c:	ldr	pc, [r6, r3, lsl #2]
   13a30:	andeq	r3, r1, ip, lsr #30
   13a34:	andeq	r3, r1, ip, lsr #30
   13a38:			; <UNDEFINED> instruction: 0x00013ab8
   13a3c:	andeq	r3, r1, ip, lsr #30
   13a40:			; <UNDEFINED> instruction: 0x00013ab8
   13a44:	andeq	r3, r1, ip, lsr #30
   13a48:			; <UNDEFINED> instruction: 0x00013ab8
   13a4c:			; <UNDEFINED> instruction: 0x00013ab8
   13a50:			; <UNDEFINED> instruction: 0x00013ab8
   13a54:			; <UNDEFINED> instruction: 0x00013ab8
   13a58:			; <UNDEFINED> instruction: 0x00013ab8
   13a5c:			; <UNDEFINED> instruction: 0x00013ab8
   13a60:			; <UNDEFINED> instruction: 0x00013ab8
   13a64:			; <UNDEFINED> instruction: 0x00013ab8
   13a68:			; <UNDEFINED> instruction: 0x00013ab8
   13a6c:			; <UNDEFINED> instruction: 0x00013ab8
   13a70:			; <UNDEFINED> instruction: 0x00013ab8
   13a74:			; <UNDEFINED> instruction: 0x00013ab8
   13a78:			; <UNDEFINED> instruction: 0x00013ab8
   13a7c:			; <UNDEFINED> instruction: 0x00013ab8
   13a80:			; <UNDEFINED> instruction: 0x00013ab8
   13a84:			; <UNDEFINED> instruction: 0x00013ab8
   13a88:			; <UNDEFINED> instruction: 0x00013ab8
   13a8c:			; <UNDEFINED> instruction: 0x00013ab8
   13a90:			; <UNDEFINED> instruction: 0x00013ab8
   13a94:			; <UNDEFINED> instruction: 0x00013ab8
   13a98:			; <UNDEFINED> instruction: 0x00013ab8
   13a9c:			; <UNDEFINED> instruction: 0x00013ab8
   13aa0:			; <UNDEFINED> instruction: 0x00013ab8
   13aa4:			; <UNDEFINED> instruction: 0x00013ab8
   13aa8:			; <UNDEFINED> instruction: 0x00013ab8
   13aac:			; <UNDEFINED> instruction: 0x00013ab8
   13ab0:			; <UNDEFINED> instruction: 0x00013ab8
   13ab4:	andeq	r3, r1, ip, lsr #30
   13ab8:	add	r2, r2, #1
   13abc:	cmp	r2, r0
   13ac0:	bcc	13a18 <__assert_fail@plt+0x2564>
   13ac4:	ldr	r6, [sp, #44]	; 0x2c
   13ac8:	add	r6, r0, r6
   13acc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ad0:	bl	112d4 <iswprint@plt>
   13ad4:	cmp	r0, #0
   13ad8:	movwne	r0, #1
   13adc:	and	r4, r4, r0
   13ae0:	sub	r0, fp, #40	; 0x28
   13ae4:	bl	11280 <mbsinit@plt>
   13ae8:	ldr	lr, [sp, #28]
   13aec:	ldr	ip, [fp, #-84]	; 0xffffffac
   13af0:	sub	r3, fp, #40	; 0x28
   13af4:	cmp	r0, #0
   13af8:	beq	139b8 <__assert_fail@plt+0x2504>
   13afc:	b	13e74 <__assert_fail@plt+0x29c0>
   13b00:	ldr	r0, [sp, #32]
   13b04:	cmp	r0, #0
   13b08:	beq	13ba4 <__assert_fail@plt+0x26f0>
   13b0c:	add	r0, r7, #2
   13b10:	cmp	r0, lr
   13b14:	bcs	13ba4 <__assert_fail@plt+0x26f0>
   13b18:	add	r1, ip, r7
   13b1c:	ldrb	r1, [r1, #1]
   13b20:	cmp	r1, #63	; 0x3f
   13b24:	bne	13ba4 <__assert_fail@plt+0x26f0>
   13b28:	ldrb	r5, [ip, r0]
   13b2c:	sub	r1, r5, #33	; 0x21
   13b30:	cmp	r1, #29
   13b34:	bhi	13ba4 <__assert_fail@plt+0x26f0>
   13b38:	movw	r3, #20929	; 0x51c1
   13b3c:	mov	r2, #1
   13b40:	movt	r3, #14336	; 0x3800
   13b44:	tst	r3, r2, lsl r1
   13b48:	beq	13ba4 <__assert_fail@plt+0x26f0>
   13b4c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13b50:	tst	r1, #1
   13b54:	bne	1404c <__assert_fail@plt+0x2b98>
   13b58:	cmp	r8, sl
   13b5c:	mov	r7, r0
   13b60:	mov	r4, #0
   13b64:	movcc	r1, #63	; 0x3f
   13b68:	strbcc	r1, [r6, r8]
   13b6c:	add	r1, r8, #1
   13b70:	cmp	r1, sl
   13b74:	movcc	r2, #34	; 0x22
   13b78:	strbcc	r2, [r6, r1]
   13b7c:	add	r1, r8, #2
   13b80:	cmp	r1, sl
   13b84:	movcc	r2, #34	; 0x22
   13b88:	strbcc	r2, [r6, r1]
   13b8c:	add	r1, r8, #3
   13b90:	add	r8, r8, #4
   13b94:	cmp	r1, sl
   13b98:	movcc	r2, #63	; 0x3f
   13b9c:	strbcc	r2, [r6, r1]
   13ba0:	b	13608 <__assert_fail@plt+0x2154>
   13ba4:	mov	r5, #63	; 0x3f
   13ba8:	mov	r4, #0
   13bac:	b	13608 <__assert_fail@plt+0x2154>
   13bb0:	add	r1, r2, r7
   13bb4:	ldr	lr, [sp, #28]
   13bb8:	mov	r3, #0
   13bbc:	str	r1, [sp, #44]	; 0x2c
   13bc0:	add	r1, r7, #1
   13bc4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13bc8:	tst	r0, #1
   13bcc:	bne	13ca0 <__assert_fail@plt+0x27ec>
   13bd0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13bd4:	tst	r2, #1
   13bd8:	bne	13f94 <__assert_fail@plt+0x2ae0>
   13bdc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13be0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13be4:	cmp	r7, #2
   13be8:	movwne	r3, #1
   13bec:	orr	r3, r3, r2
   13bf0:	tst	r3, #1
   13bf4:	bne	13c30 <__assert_fail@plt+0x277c>
   13bf8:	cmp	r8, sl
   13bfc:	add	r3, r8, #1
   13c00:	movcc	r2, #39	; 0x27
   13c04:	strbcc	r2, [r6, r8]
   13c08:	cmp	r3, sl
   13c0c:	movcc	r2, #36	; 0x24
   13c10:	strbcc	r2, [r6, r3]
   13c14:	add	r3, r8, #2
   13c18:	add	r8, r8, #3
   13c1c:	cmp	r3, sl
   13c20:	movcc	r2, #39	; 0x27
   13c24:	strbcc	r2, [r6, r3]
   13c28:	mov	r2, #1
   13c2c:	str	r2, [fp, #-56]	; 0xffffffc8
   13c30:	cmp	r8, sl
   13c34:	movcc	r3, #92	; 0x5c
   13c38:	strbcc	r3, [r6, r8]
   13c3c:	add	r3, r8, #1
   13c40:	cmp	r3, sl
   13c44:	andcc	r7, r5, #192	; 0xc0
   13c48:	movcc	r2, #48	; 0x30
   13c4c:	orrcc	r7, r2, r7, lsr #6
   13c50:	strbcc	r7, [r6, r3]
   13c54:	add	r3, r8, #2
   13c58:	add	r8, r8, #3
   13c5c:	cmp	r3, sl
   13c60:	lsrcc	r7, r5, #3
   13c64:	movcc	r2, #6
   13c68:	bficc	r7, r2, #3, #29
   13c6c:	mov	r2, #6
   13c70:	strbcc	r7, [r6, r3]
   13c74:	bfi	r5, r2, #3, #29
   13c78:	mov	r3, #1
   13c7c:	b	13cc4 <__assert_fail@plt+0x2810>
   13c80:	cmp	r8, sl
   13c84:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13c88:	strbcc	r5, [r6, r8]
   13c8c:	add	r8, r8, #1
   13c90:	ldrb	r5, [ip, r1]
   13c94:	add	r1, r1, #1
   13c98:	tst	r0, #1
   13c9c:	beq	13bd0 <__assert_fail@plt+0x271c>
   13ca0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13ca4:	tst	r2, #1
   13ca8:	beq	13cbc <__assert_fail@plt+0x2808>
   13cac:	cmp	r8, sl
   13cb0:	movcc	r7, #92	; 0x5c
   13cb4:	strbcc	r7, [r6, r8]
   13cb8:	add	r8, r8, #1
   13cbc:	mov	r2, #0
   13cc0:	str	r2, [fp, #-52]	; 0xffffffcc
   13cc4:	ldr	r2, [sp, #44]	; 0x2c
   13cc8:	and	r9, r3, #1
   13ccc:	cmp	r2, r1
   13cd0:	bls	13dd0 <__assert_fail@plt+0x291c>
   13cd4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13cd8:	cmp	r9, #0
   13cdc:	movwne	r9, #1
   13ce0:	mvn	r7, r2
   13ce4:	orr	r7, r7, r9
   13ce8:	tst	r7, #1
   13cec:	bne	13c80 <__assert_fail@plt+0x27cc>
   13cf0:	cmp	r8, sl
   13cf4:	movcc	r7, #39	; 0x27
   13cf8:	strbcc	r7, [r6, r8]
   13cfc:	add	r7, r8, #1
   13d00:	add	r8, r8, #2
   13d04:	cmp	r7, sl
   13d08:	movcc	r2, #39	; 0x27
   13d0c:	strbcc	r2, [r6, r7]
   13d10:	mov	r2, #0
   13d14:	str	r2, [fp, #-56]	; 0xffffffc8
   13d18:	b	13c80 <__assert_fail@plt+0x27cc>
   13d1c:	cmp	r8, sl
   13d20:	mov	r2, #1
   13d24:	movcc	r0, #39	; 0x27
   13d28:	strbcc	r0, [r6, r8]
   13d2c:	add	r0, r8, #1
   13d30:	cmp	r0, sl
   13d34:	movcc	r1, #36	; 0x24
   13d38:	strbcc	r1, [r6, r0]
   13d3c:	add	r0, r8, #2
   13d40:	cmp	r0, sl
   13d44:	movcc	r1, #39	; 0x27
   13d48:	strbcc	r1, [r6, r0]
   13d4c:	add	r0, r8, #3
   13d50:	cmp	r0, sl
   13d54:	add	r8, r0, #1
   13d58:	str	r2, [fp, #-56]	; 0xffffffc8
   13d5c:	movcc	r1, #92	; 0x5c
   13d60:	strbcc	r1, [r6, r0]
   13d64:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13d68:	cmp	r1, #2
   13d6c:	beq	13dc0 <__assert_fail@plt+0x290c>
   13d70:	add	r1, r7, #1
   13d74:	mov	r4, #0
   13d78:	mov	r9, #1
   13d7c:	mov	r5, #48	; 0x30
   13d80:	cmp	r1, lr
   13d84:	bcs	13608 <__assert_fail@plt+0x2154>
   13d88:	ldrb	r1, [ip, r1]
   13d8c:	sub	r1, r1, #48	; 0x30
   13d90:	uxtb	r1, r1
   13d94:	cmp	r1, #9
   13d98:	bhi	13608 <__assert_fail@plt+0x2154>
   13d9c:	cmp	r8, sl
   13da0:	movcc	r1, #48	; 0x30
   13da4:	strbcc	r1, [r6, r8]
   13da8:	add	r1, r0, #2
   13dac:	add	r8, r0, #3
   13db0:	cmp	r1, sl
   13db4:	movcc	r2, #48	; 0x30
   13db8:	strbcc	r2, [r6, r1]
   13dbc:	b	13608 <__assert_fail@plt+0x2154>
   13dc0:	mov	r0, #48	; 0x30
   13dc4:	mov	r9, #1
   13dc8:	mov	r4, #0
   13dcc:	b	138a0 <__assert_fail@plt+0x23ec>
   13dd0:	cmp	r9, #0
   13dd4:	sub	r7, r1, #1
   13dd8:	mov	r0, r5
   13ddc:	movwne	r9, #1
   13de0:	cmp	r9, #0
   13de4:	bne	13e24 <__assert_fail@plt+0x2970>
   13de8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13dec:	tst	r1, #1
   13df0:	beq	13e24 <__assert_fail@plt+0x2970>
   13df4:	cmp	r8, sl
   13df8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13dfc:	movcc	r1, #39	; 0x27
   13e00:	strbcc	r1, [r6, r8]
   13e04:	add	r1, r8, #1
   13e08:	add	r8, r8, #2
   13e0c:	cmp	r1, sl
   13e10:	movcc	r2, #39	; 0x27
   13e14:	strbcc	r2, [r6, r1]
   13e18:	mov	r1, #0
   13e1c:	str	r1, [fp, #-56]	; 0xffffffc8
   13e20:	b	1392c <__assert_fail@plt+0x2478>
   13e24:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13e28:	b	1392c <__assert_fail@plt+0x2478>
   13e2c:	mov	r4, #0
   13e30:	b	13e6c <__assert_fail@plt+0x29b8>
   13e34:	mov	r4, #0
   13e38:	cmp	lr, r6
   13e3c:	bls	13e6c <__assert_fail@plt+0x29b8>
   13e40:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e44:	ldr	r6, [sp, #44]	; 0x2c
   13e48:	ldr	r0, [sp, #24]
   13e4c:	ldrb	r0, [r0, r6]
   13e50:	cmp	r0, #0
   13e54:	beq	13e74 <__assert_fail@plt+0x29c0>
   13e58:	add	r6, r6, #1
   13e5c:	add	r0, r7, r6
   13e60:	cmp	r0, lr
   13e64:	bcc	13e48 <__assert_fail@plt+0x2994>
   13e68:	b	13e74 <__assert_fail@plt+0x29c0>
   13e6c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e70:	ldr	r6, [sp, #44]	; 0x2c
   13e74:	mov	r1, r6
   13e78:	ldr	r6, [sp, #80]	; 0x50
   13e7c:	b	137d4 <__assert_fail@plt+0x2320>
   13e80:	mov	lr, r7
   13e84:	b	13e8c <__assert_fail@plt+0x29d8>
   13e88:	mvn	lr, #0
   13e8c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e90:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13e94:	eor	r0, r7, #2
   13e98:	orr	r0, r0, r8
   13e9c:	clz	r0, r0
   13ea0:	lsr	r0, r0, #5
   13ea4:	tst	r1, r0
   13ea8:	bne	13f34 <__assert_fail@plt+0x2a80>
   13eac:	mov	r0, r1
   13eb0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13eb4:	cmp	r7, #2
   13eb8:	movwne	r1, #1
   13ebc:	orr	r0, r0, r1
   13ec0:	tst	r0, #1
   13ec4:	ldreq	r0, [sp, #60]	; 0x3c
   13ec8:	eoreq	r0, r0, #1
   13ecc:	tsteq	r0, #1
   13ed0:	bne	13fe0 <__assert_fail@plt+0x2b2c>
   13ed4:	mov	r9, lr
   13ed8:	tst	r5, #1
   13edc:	bne	13f9c <__assert_fail@plt+0x2ae8>
   13ee0:	ldr	r6, [sp, #56]	; 0x38
   13ee4:	mov	r4, #0
   13ee8:	cmp	r6, #0
   13eec:	beq	13fd8 <__assert_fail@plt+0x2b24>
   13ef0:	ldr	r0, [sp, #84]	; 0x54
   13ef4:	mov	r1, #0
   13ef8:	cmp	sl, #0
   13efc:	mov	r5, #0
   13f00:	str	r1, [fp, #-72]	; 0xffffffb8
   13f04:	beq	130d4 <__assert_fail@plt+0x1c20>
   13f08:	b	13fe0 <__assert_fail@plt+0x2b2c>
   13f0c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f10:	ldr	r2, [sp, #84]	; 0x54
   13f14:	b	13f3c <__assert_fail@plt+0x2a88>
   13f18:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f1c:	mov	r2, #1
   13f20:	mov	lr, r4
   13f24:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f28:	b	13f3c <__assert_fail@plt+0x2a88>
   13f2c:	ldr	r6, [sp, #80]	; 0x50
   13f30:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f34:	ldr	r2, [sp, #84]	; 0x54
   13f38:	mov	r7, #2
   13f3c:	mov	r0, #0
   13f40:	ldr	r1, [fp, #12]
   13f44:	tst	r2, #1
   13f48:	mov	r2, r7
   13f4c:	mov	r3, lr
   13f50:	str	r0, [sp, #8]
   13f54:	ldr	r0, [sp, #72]	; 0x48
   13f58:	movwne	r2, #4
   13f5c:	cmp	r7, #2
   13f60:	movne	r2, r7
   13f64:	str	r2, [sp]
   13f68:	mov	r2, ip
   13f6c:	bic	r1, r1, #2
   13f70:	str	r0, [sp, #12]
   13f74:	ldr	r0, [sp, #76]	; 0x4c
   13f78:	str	r1, [sp, #4]
   13f7c:	mov	r1, sl
   13f80:	str	r0, [sp, #16]
   13f84:	mov	r0, r6
   13f88:	bl	13054 <__assert_fail@plt+0x1ba0>
   13f8c:	mov	r8, r0
   13f90:	b	14038 <__assert_fail@plt+0x2b84>
   13f94:	ldr	r2, [sp, #84]	; 0x54
   13f98:	b	13f3c <__assert_fail@plt+0x2a88>
   13f9c:	mov	r0, #5
   13fa0:	ldr	r1, [sp, #56]	; 0x38
   13fa4:	ldr	r2, [fp, #-84]	; 0xffffffac
   13fa8:	mov	r3, r9
   13fac:	str	r0, [sp]
   13fb0:	ldr	r0, [fp, #12]
   13fb4:	str	r0, [sp, #4]
   13fb8:	ldr	r0, [fp, #16]
   13fbc:	str	r0, [sp, #8]
   13fc0:	ldr	r0, [sp, #72]	; 0x48
   13fc4:	str	r0, [sp, #12]
   13fc8:	ldr	r0, [sp, #76]	; 0x4c
   13fcc:	str	r0, [sp, #16]
   13fd0:	ldr	r0, [sp, #80]	; 0x50
   13fd4:	b	13f88 <__assert_fail@plt+0x2ad4>
   13fd8:	mov	r0, #0
   13fdc:	str	r0, [fp, #-72]	; 0xffffffb8
   13fe0:	ldr	r1, [sp, #92]	; 0x5c
   13fe4:	cmp	r1, #0
   13fe8:	beq	14028 <__assert_fail@plt+0x2b74>
   13fec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13ff0:	ldr	r2, [sp, #80]	; 0x50
   13ff4:	tst	r0, #1
   13ff8:	bne	1402c <__assert_fail@plt+0x2b78>
   13ffc:	ldrb	r0, [r1]
   14000:	cmp	r0, #0
   14004:	beq	1402c <__assert_fail@plt+0x2b78>
   14008:	add	r1, r1, #1
   1400c:	cmp	r8, sl
   14010:	strbcc	r0, [r2, r8]
   14014:	add	r8, r8, #1
   14018:	ldrb	r0, [r1], #1
   1401c:	cmp	r0, #0
   14020:	bne	1400c <__assert_fail@plt+0x2b58>
   14024:	b	1402c <__assert_fail@plt+0x2b78>
   14028:	ldr	r2, [sp, #80]	; 0x50
   1402c:	cmp	r8, sl
   14030:	movcc	r0, #0
   14034:	strbcc	r0, [r2, r8]
   14038:	mov	r0, r8
   1403c:	sub	sp, fp, #28
   14040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14044:	mov	r2, #1
   14048:	b	13f24 <__assert_fail@plt+0x2a70>
   1404c:	ldr	r2, [sp, #84]	; 0x54
   14050:	mov	r7, #5
   14054:	b	13f3c <__assert_fail@plt+0x2a88>
   14058:	bl	114a8 <abort@plt>
   1405c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14060:	add	fp, sp, #28
   14064:	sub	sp, sp, #28
   14068:	movw	r5, #46480	; 0xb590
   1406c:	cmp	r2, #0
   14070:	mov	r4, r1
   14074:	mov	r7, r0
   14078:	str	r0, [sp, #20]
   1407c:	movt	r5, #3
   14080:	movne	r5, r2
   14084:	bl	113ac <__errno_location@plt>
   14088:	mov	sl, r0
   1408c:	ldm	r5, {r0, r1}
   14090:	ldr	r2, [r5, #40]	; 0x28
   14094:	ldr	r3, [r5, #44]	; 0x2c
   14098:	add	r9, r5, #8
   1409c:	ldr	r6, [sl]
   140a0:	orr	r8, r1, #1
   140a4:	mov	r1, #0
   140a8:	str	r6, [sp, #24]
   140ac:	stm	sp, {r0, r8, r9}
   140b0:	str	r2, [sp, #12]
   140b4:	str	r3, [sp, #16]
   140b8:	mov	r0, #0
   140bc:	mov	r2, r7
   140c0:	mov	r3, r4
   140c4:	mov	r6, r4
   140c8:	bl	13054 <__assert_fail@plt+0x1ba0>
   140cc:	add	r7, r0, #1
   140d0:	mov	r0, r7
   140d4:	bl	266c0 <__assert_fail@plt+0x1520c>
   140d8:	mov	r4, r0
   140dc:	ldr	r0, [r5]
   140e0:	ldr	r2, [r5, #44]	; 0x2c
   140e4:	ldr	r1, [r5, #40]	; 0x28
   140e8:	mov	r3, r6
   140ec:	stm	sp, {r0, r8, r9}
   140f0:	str	r2, [sp, #16]
   140f4:	str	r1, [sp, #12]
   140f8:	mov	r0, r4
   140fc:	mov	r1, r7
   14100:	ldr	r2, [sp, #20]
   14104:	bl	13054 <__assert_fail@plt+0x1ba0>
   14108:	ldr	r0, [sp, #24]
   1410c:	str	r0, [sl]
   14110:	mov	r0, r4
   14114:	sub	sp, fp, #28
   14118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1411c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14120:	add	fp, sp, #28
   14124:	sub	sp, sp, #36	; 0x24
   14128:	movw	r8, #46480	; 0xb590
   1412c:	cmp	r3, #0
   14130:	mov	r4, r2
   14134:	str	r2, [sp, #24]
   14138:	mov	r5, r1
   1413c:	mov	r6, r0
   14140:	str	r0, [sp, #20]
   14144:	movt	r8, #3
   14148:	movne	r8, r3
   1414c:	bl	113ac <__errno_location@plt>
   14150:	str	r0, [sp, #28]
   14154:	cmp	r4, #0
   14158:	add	sl, r8, #8
   1415c:	ldm	r8, {r3, r9}
   14160:	ldr	r7, [r0]
   14164:	ldr	r1, [r8, #40]	; 0x28
   14168:	ldr	r2, [r8, #44]	; 0x2c
   1416c:	mov	r0, #0
   14170:	orreq	r9, r9, #1
   14174:	str	r7, [sp, #32]
   14178:	mov	r7, r5
   1417c:	stm	sp, {r3, r9, sl}
   14180:	str	r1, [sp, #12]
   14184:	str	r2, [sp, #16]
   14188:	mov	r1, #0
   1418c:	mov	r2, r6
   14190:	mov	r3, r5
   14194:	bl	13054 <__assert_fail@plt+0x1ba0>
   14198:	add	r4, r0, #1
   1419c:	mov	r5, r0
   141a0:	mov	r0, r4
   141a4:	bl	266c0 <__assert_fail@plt+0x1520c>
   141a8:	mov	r6, r0
   141ac:	ldr	r0, [r8]
   141b0:	ldr	r2, [r8, #44]	; 0x2c
   141b4:	ldr	r1, [r8, #40]	; 0x28
   141b8:	mov	r3, r7
   141bc:	stm	sp, {r0, r9, sl}
   141c0:	str	r2, [sp, #16]
   141c4:	str	r1, [sp, #12]
   141c8:	mov	r0, r6
   141cc:	mov	r1, r4
   141d0:	ldr	r2, [sp, #20]
   141d4:	bl	13054 <__assert_fail@plt+0x1ba0>
   141d8:	ldr	r0, [sp, #24]
   141dc:	ldr	r1, [sp, #32]
   141e0:	ldr	r2, [sp, #28]
   141e4:	cmp	r0, #0
   141e8:	str	r1, [r2]
   141ec:	strne	r5, [r0]
   141f0:	mov	r0, r6
   141f4:	sub	sp, fp, #28
   141f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14200:	add	fp, sp, #24
   14204:	movw	r5, #45420	; 0xb16c
   14208:	movw	r8, #45416	; 0xb168
   1420c:	movt	r5, #3
   14210:	movt	r8, #3
   14214:	ldr	r0, [r5]
   14218:	ldr	r4, [r8]
   1421c:	cmp	r0, #2
   14220:	blt	1424c <__assert_fail@plt+0x2d98>
   14224:	add	r7, r4, #12
   14228:	mov	r6, #0
   1422c:	ldr	r0, [r7, r6, lsl #3]
   14230:	bl	28878 <__assert_fail@plt+0x173c4>
   14234:	ldr	r1, [r5]
   14238:	add	r2, r6, #2
   1423c:	add	r0, r6, #1
   14240:	mov	r6, r0
   14244:	cmp	r2, r1
   14248:	blt	1422c <__assert_fail@plt+0x2d78>
   1424c:	ldr	r0, [r4, #4]
   14250:	movw	r7, #46528	; 0xb5c0
   14254:	movt	r7, #3
   14258:	cmp	r0, r7
   1425c:	beq	14274 <__assert_fail@plt+0x2dc0>
   14260:	bl	28878 <__assert_fail@plt+0x173c4>
   14264:	movw	r0, #45424	; 0xb170
   14268:	mov	r6, #256	; 0x100
   1426c:	movt	r0, #3
   14270:	strd	r6, [r0]
   14274:	movw	r6, #45424	; 0xb170
   14278:	movt	r6, #3
   1427c:	cmp	r4, r6
   14280:	beq	14290 <__assert_fail@plt+0x2ddc>
   14284:	mov	r0, r4
   14288:	bl	28878 <__assert_fail@plt+0x173c4>
   1428c:	str	r6, [r8]
   14290:	mov	r0, #1
   14294:	str	r0, [r5]
   14298:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1429c:	movw	r3, #46480	; 0xb590
   142a0:	mvn	r2, #0
   142a4:	movt	r3, #3
   142a8:	b	142ac <__assert_fail@plt+0x2df8>
   142ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142b0:	add	fp, sp, #28
   142b4:	sub	sp, sp, #44	; 0x2c
   142b8:	mov	r7, r3
   142bc:	str	r2, [sp, #36]	; 0x24
   142c0:	str	r1, [sp, #32]
   142c4:	mov	r5, r0
   142c8:	bl	113ac <__errno_location@plt>
   142cc:	cmp	r5, #0
   142d0:	blt	1443c <__assert_fail@plt+0x2f88>
   142d4:	cmn	r5, #-2147483647	; 0x80000001
   142d8:	beq	1443c <__assert_fail@plt+0x2f88>
   142dc:	movw	r8, #45420	; 0xb16c
   142e0:	movw	r4, #45416	; 0xb168
   142e4:	str	r0, [sp, #28]
   142e8:	ldr	r0, [r0]
   142ec:	movt	r8, #3
   142f0:	movt	r4, #3
   142f4:	ldr	r1, [r8]
   142f8:	ldr	r6, [r4]
   142fc:	str	r0, [sp, #24]
   14300:	cmp	r1, r5
   14304:	ble	14310 <__assert_fail@plt+0x2e5c>
   14308:	mov	sl, r6
   1430c:	b	14378 <__assert_fail@plt+0x2ec4>
   14310:	movw	r9, #45424	; 0xb170
   14314:	mov	r0, #8
   14318:	add	r2, r5, #1
   1431c:	str	r1, [fp, #-32]	; 0xffffffe0
   14320:	mvn	r3, #-2147483648	; 0x80000000
   14324:	movt	r9, #3
   14328:	str	r0, [sp]
   1432c:	sub	r2, r2, r1
   14330:	sub	r1, fp, #32
   14334:	subs	r0, r6, r9
   14338:	movne	r0, r6
   1433c:	bl	268c0 <__assert_fail@plt+0x1540c>
   14340:	cmp	r6, r9
   14344:	mov	sl, r0
   14348:	str	r0, [r4]
   1434c:	ldrdeq	r0, [r9]
   14350:	stmeq	sl, {r0, r1}
   14354:	ldr	r1, [r8]
   14358:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1435c:	add	r0, sl, r1, lsl #3
   14360:	sub	r1, r2, r1
   14364:	lsl	r2, r1, #3
   14368:	mov	r1, #0
   1436c:	bl	113d0 <memset@plt>
   14370:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14374:	str	r0, [r8]
   14378:	mov	r9, sl
   1437c:	ldr	r6, [r9, r5, lsl #3]!
   14380:	ldr	r4, [r9, #4]!
   14384:	ldm	r7, {r0, r1}
   14388:	ldr	r2, [r7, #40]	; 0x28
   1438c:	ldr	r3, [r7, #44]	; 0x2c
   14390:	orr	r8, r1, #1
   14394:	add	r1, r7, #8
   14398:	stm	sp, {r0, r8}
   1439c:	add	r0, sp, #8
   143a0:	str	r1, [sp, #20]
   143a4:	stm	r0, {r1, r2, r3}
   143a8:	mov	r0, r4
   143ac:	mov	r1, r6
   143b0:	ldr	r2, [sp, #32]
   143b4:	ldr	r3, [sp, #36]	; 0x24
   143b8:	bl	13054 <__assert_fail@plt+0x1ba0>
   143bc:	cmp	r6, r0
   143c0:	bhi	14424 <__assert_fail@plt+0x2f70>
   143c4:	add	r6, r0, #1
   143c8:	movw	r0, #46528	; 0xb5c0
   143cc:	movt	r0, #3
   143d0:	str	r6, [sl, r5, lsl #3]
   143d4:	cmp	r4, r0
   143d8:	beq	143e4 <__assert_fail@plt+0x2f30>
   143dc:	mov	r0, r4
   143e0:	bl	28878 <__assert_fail@plt+0x173c4>
   143e4:	mov	r0, r6
   143e8:	bl	266c0 <__assert_fail@plt+0x1520c>
   143ec:	str	r0, [r9]
   143f0:	mov	r4, r0
   143f4:	add	r3, sp, #8
   143f8:	ldr	r0, [r7]
   143fc:	ldr	r1, [r7, #40]	; 0x28
   14400:	ldr	r2, [r7, #44]	; 0x2c
   14404:	stm	sp, {r0, r8}
   14408:	ldr	r0, [sp, #20]
   1440c:	stm	r3, {r0, r1, r2}
   14410:	mov	r0, r4
   14414:	mov	r1, r6
   14418:	ldr	r2, [sp, #32]
   1441c:	ldr	r3, [sp, #36]	; 0x24
   14420:	bl	13054 <__assert_fail@plt+0x1ba0>
   14424:	ldr	r0, [sp, #28]
   14428:	ldr	r1, [sp, #24]
   1442c:	str	r1, [r0]
   14430:	mov	r0, r4
   14434:	sub	sp, fp, #28
   14438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1443c:	bl	114a8 <abort@plt>
   14440:	movw	r3, #46480	; 0xb590
   14444:	movt	r3, #3
   14448:	b	142ac <__assert_fail@plt+0x2df8>
   1444c:	movw	r3, #46480	; 0xb590
   14450:	mov	r1, r0
   14454:	mov	r0, #0
   14458:	mvn	r2, #0
   1445c:	movt	r3, #3
   14460:	b	142ac <__assert_fail@plt+0x2df8>
   14464:	movw	r3, #46480	; 0xb590
   14468:	mov	r2, r1
   1446c:	mov	r1, r0
   14470:	mov	r0, #0
   14474:	movt	r3, #3
   14478:	b	142ac <__assert_fail@plt+0x2df8>
   1447c:	push	{fp, lr}
   14480:	mov	fp, sp
   14484:	sub	sp, sp, #48	; 0x30
   14488:	vmov.i32	q8, #0	; 0x00000000
   1448c:	mov	ip, #32
   14490:	mov	r3, sp
   14494:	mov	lr, r2
   14498:	cmp	r1, #10
   1449c:	add	r2, r3, #16
   144a0:	vst1.64	{d16-d17}, [r3], ip
   144a4:	vst1.64	{d16-d17}, [r3]
   144a8:	vst1.64	{d16-d17}, [r2]
   144ac:	beq	144cc <__assert_fail@plt+0x3018>
   144b0:	str	r1, [sp]
   144b4:	mov	r3, sp
   144b8:	mov	r1, lr
   144bc:	mvn	r2, #0
   144c0:	bl	142ac <__assert_fail@plt+0x2df8>
   144c4:	mov	sp, fp
   144c8:	pop	{fp, pc}
   144cc:	bl	114a8 <abort@plt>
   144d0:	push	{r4, sl, fp, lr}
   144d4:	add	fp, sp, #8
   144d8:	sub	sp, sp, #48	; 0x30
   144dc:	mov	ip, r3
   144e0:	mov	r3, sp
   144e4:	vmov.i32	q8, #0	; 0x00000000
   144e8:	mov	lr, #32
   144ec:	cmp	r1, #10
   144f0:	add	r4, r3, #16
   144f4:	vst1.64	{d16-d17}, [r3], lr
   144f8:	vst1.64	{d16-d17}, [r3]
   144fc:	vst1.64	{d16-d17}, [r4]
   14500:	beq	14520 <__assert_fail@plt+0x306c>
   14504:	str	r1, [sp]
   14508:	mov	r1, r2
   1450c:	mov	r3, sp
   14510:	mov	r2, ip
   14514:	bl	142ac <__assert_fail@plt+0x2df8>
   14518:	sub	sp, fp, #8
   1451c:	pop	{r4, sl, fp, pc}
   14520:	bl	114a8 <abort@plt>
   14524:	push	{fp, lr}
   14528:	mov	fp, sp
   1452c:	sub	sp, sp, #48	; 0x30
   14530:	mov	r3, sp
   14534:	vmov.i32	q8, #0	; 0x00000000
   14538:	mov	ip, #32
   1453c:	cmp	r0, #10
   14540:	add	r2, r3, #16
   14544:	vst1.64	{d16-d17}, [r3], ip
   14548:	vst1.64	{d16-d17}, [r3]
   1454c:	vst1.64	{d16-d17}, [r2]
   14550:	beq	14570 <__assert_fail@plt+0x30bc>
   14554:	str	r0, [sp]
   14558:	mov	r3, sp
   1455c:	mov	r0, #0
   14560:	mvn	r2, #0
   14564:	bl	142ac <__assert_fail@plt+0x2df8>
   14568:	mov	sp, fp
   1456c:	pop	{fp, pc}
   14570:	bl	114a8 <abort@plt>
   14574:	push	{fp, lr}
   14578:	mov	fp, sp
   1457c:	sub	sp, sp, #48	; 0x30
   14580:	mov	r3, sp
   14584:	vmov.i32	q8, #0	; 0x00000000
   14588:	mov	ip, #32
   1458c:	cmp	r0, #10
   14590:	add	lr, r3, #16
   14594:	vst1.64	{d16-d17}, [r3], ip
   14598:	vst1.64	{d16-d17}, [r3]
   1459c:	vst1.64	{d16-d17}, [lr]
   145a0:	beq	145bc <__assert_fail@plt+0x3108>
   145a4:	str	r0, [sp]
   145a8:	mov	r3, sp
   145ac:	mov	r0, #0
   145b0:	bl	142ac <__assert_fail@plt+0x2df8>
   145b4:	mov	sp, fp
   145b8:	pop	{fp, pc}
   145bc:	bl	114a8 <abort@plt>
   145c0:	push	{r4, sl, fp, lr}
   145c4:	add	fp, sp, #8
   145c8:	sub	sp, sp, #48	; 0x30
   145cc:	mov	lr, r0
   145d0:	movw	r0, #46480	; 0xb590
   145d4:	mov	r3, #32
   145d8:	mov	ip, r1
   145dc:	mov	r4, #1
   145e0:	movt	r0, #3
   145e4:	add	r1, r0, #16
   145e8:	vld1.64	{d16-d17}, [r0], r3
   145ec:	mov	r3, sp
   145f0:	vld1.64	{d18-d19}, [r1]
   145f4:	add	r1, r3, #16
   145f8:	vld1.64	{d20-d21}, [r0]
   145fc:	add	r0, r3, #32
   14600:	vst1.64	{d18-d19}, [r1]
   14604:	mov	r1, r3
   14608:	vst1.64	{d20-d21}, [r0]
   1460c:	mov	r0, #28
   14610:	and	r0, r0, r2, lsr #3
   14614:	and	r2, r2, #31
   14618:	vst1.64	{d16-d17}, [r1], r0
   1461c:	ldr	r0, [r1, #8]
   14620:	bic	r4, r4, r0, lsr r2
   14624:	eor	r0, r0, r4, lsl r2
   14628:	mov	r2, ip
   1462c:	str	r0, [r1, #8]
   14630:	mov	r0, #0
   14634:	mov	r1, lr
   14638:	bl	142ac <__assert_fail@plt+0x2df8>
   1463c:	sub	sp, fp, #8
   14640:	pop	{r4, sl, fp, pc}
   14644:	push	{fp, lr}
   14648:	mov	fp, sp
   1464c:	sub	sp, sp, #48	; 0x30
   14650:	mov	ip, r0
   14654:	movw	r0, #46480	; 0xb590
   14658:	mov	r3, #32
   1465c:	movt	r0, #3
   14660:	add	r2, r0, #16
   14664:	vld1.64	{d16-d17}, [r0], r3
   14668:	mov	r3, sp
   1466c:	vld1.64	{d18-d19}, [r2]
   14670:	add	r2, r3, #16
   14674:	vld1.64	{d20-d21}, [r0]
   14678:	add	r0, r3, #32
   1467c:	vst1.64	{d18-d19}, [r2]
   14680:	mov	r2, r3
   14684:	vst1.64	{d20-d21}, [r0]
   14688:	mov	r0, #28
   1468c:	and	r0, r0, r1, lsr #3
   14690:	and	r1, r1, #31
   14694:	vst1.64	{d16-d17}, [r2], r0
   14698:	mov	r0, #1
   1469c:	ldr	lr, [r2, #8]
   146a0:	bic	r0, r0, lr, lsr r1
   146a4:	eor	r0, lr, r0, lsl r1
   146a8:	mov	r1, ip
   146ac:	str	r0, [r2, #8]
   146b0:	mov	r0, #0
   146b4:	mvn	r2, #0
   146b8:	bl	142ac <__assert_fail@plt+0x2df8>
   146bc:	mov	sp, fp
   146c0:	pop	{fp, pc}
   146c4:	push	{fp, lr}
   146c8:	mov	fp, sp
   146cc:	sub	sp, sp, #48	; 0x30
   146d0:	movw	r2, #46480	; 0xb590
   146d4:	mov	r3, #32
   146d8:	mov	r1, r0
   146dc:	movt	r2, #3
   146e0:	add	r0, r2, #16
   146e4:	vld1.64	{d16-d17}, [r2], r3
   146e8:	mov	r3, sp
   146ec:	vld1.64	{d18-d19}, [r0]
   146f0:	add	r0, r3, #16
   146f4:	vld1.64	{d20-d21}, [r2]
   146f8:	mov	r2, r3
   146fc:	vst1.64	{d18-d19}, [r0]
   14700:	add	r0, r3, #32
   14704:	vst1.64	{d20-d21}, [r0]
   14708:	mov	r0, #12
   1470c:	vst1.64	{d16-d17}, [r2], r0
   14710:	ldr	r0, [r2]
   14714:	orr	r0, r0, #67108864	; 0x4000000
   14718:	str	r0, [r2]
   1471c:	mov	r0, #0
   14720:	mvn	r2, #0
   14724:	bl	142ac <__assert_fail@plt+0x2df8>
   14728:	mov	sp, fp
   1472c:	pop	{fp, pc}
   14730:	push	{fp, lr}
   14734:	mov	fp, sp
   14738:	sub	sp, sp, #48	; 0x30
   1473c:	mov	ip, r1
   14740:	mov	r1, r0
   14744:	movw	r0, #46480	; 0xb590
   14748:	mov	r3, #32
   1474c:	movt	r0, #3
   14750:	add	r2, r0, #16
   14754:	vld1.64	{d16-d17}, [r0], r3
   14758:	mov	r3, sp
   1475c:	vld1.64	{d18-d19}, [r2]
   14760:	add	r2, r3, #16
   14764:	vld1.64	{d20-d21}, [r0]
   14768:	add	r0, r3, #32
   1476c:	vst1.64	{d18-d19}, [r2]
   14770:	mov	r2, r3
   14774:	vst1.64	{d20-d21}, [r0]
   14778:	mov	r0, #12
   1477c:	vst1.64	{d16-d17}, [r2], r0
   14780:	ldr	r0, [r2]
   14784:	orr	r0, r0, #67108864	; 0x4000000
   14788:	str	r0, [r2]
   1478c:	mov	r0, #0
   14790:	mov	r2, ip
   14794:	bl	142ac <__assert_fail@plt+0x2df8>
   14798:	mov	sp, fp
   1479c:	pop	{fp, pc}
   147a0:	push	{r4, sl, fp, lr}
   147a4:	add	fp, sp, #8
   147a8:	sub	sp, sp, #96	; 0x60
   147ac:	mov	ip, r2
   147b0:	mov	r2, sp
   147b4:	vmov.i32	q8, #0	; 0x00000000
   147b8:	mov	r4, #28
   147bc:	cmp	r1, #10
   147c0:	mov	r3, r2
   147c4:	add	lr, r2, #16
   147c8:	vst1.64	{d16-d17}, [r3], r4
   147cc:	vst1.64	{d16-d17}, [lr]
   147d0:	vst1.32	{d16-d17}, [r3]
   147d4:	beq	14824 <__assert_fail@plt+0x3370>
   147d8:	vld1.64	{d16-d17}, [r2], r4
   147dc:	vld1.64	{d18-d19}, [lr]
   147e0:	add	r3, sp, #48	; 0x30
   147e4:	add	r4, r3, #4
   147e8:	vld1.32	{d20-d21}, [r2]
   147ec:	add	r2, r3, #20
   147f0:	vst1.32	{d16-d17}, [r4]
   147f4:	vst1.32	{d18-d19}, [r2]
   147f8:	add	r2, r3, #32
   147fc:	vst1.32	{d20-d21}, [r2]
   14800:	str	r1, [sp, #48]	; 0x30
   14804:	mvn	r2, #0
   14808:	ldr	r1, [sp, #60]	; 0x3c
   1480c:	orr	r1, r1, #67108864	; 0x4000000
   14810:	str	r1, [sp, #60]	; 0x3c
   14814:	mov	r1, ip
   14818:	bl	142ac <__assert_fail@plt+0x2df8>
   1481c:	sub	sp, fp, #8
   14820:	pop	{r4, sl, fp, pc}
   14824:	bl	114a8 <abort@plt>
   14828:	push	{r4, r5, fp, lr}
   1482c:	add	fp, sp, #8
   14830:	sub	sp, sp, #48	; 0x30
   14834:	mov	ip, r3
   14838:	movw	r3, #46480	; 0xb590
   1483c:	mov	lr, #32
   14840:	cmp	r1, #0
   14844:	mov	r5, sp
   14848:	movt	r3, #3
   1484c:	cmpne	r2, #0
   14850:	add	r4, r3, #16
   14854:	vld1.64	{d16-d17}, [r3], lr
   14858:	vld1.64	{d18-d19}, [r4]
   1485c:	add	r4, r5, #16
   14860:	vld1.64	{d20-d21}, [r3]
   14864:	vst1.64	{d16-d17}, [r5], lr
   14868:	mov	r3, #10
   1486c:	vst1.64	{d18-d19}, [r4]
   14870:	vst1.64	{d20-d21}, [r5]
   14874:	str	r3, [sp]
   14878:	bne	14880 <__assert_fail@plt+0x33cc>
   1487c:	bl	114a8 <abort@plt>
   14880:	str	r2, [sp, #44]	; 0x2c
   14884:	str	r1, [sp, #40]	; 0x28
   14888:	mov	r3, sp
   1488c:	mov	r1, ip
   14890:	mvn	r2, #0
   14894:	bl	142ac <__assert_fail@plt+0x2df8>
   14898:	sub	sp, fp, #8
   1489c:	pop	{r4, r5, fp, pc}
   148a0:	push	{r4, r5, fp, lr}
   148a4:	add	fp, sp, #8
   148a8:	sub	sp, sp, #48	; 0x30
   148ac:	mov	lr, r3
   148b0:	movw	r3, #46480	; 0xb590
   148b4:	mov	ip, #32
   148b8:	cmp	r1, #0
   148bc:	mov	r5, sp
   148c0:	movt	r3, #3
   148c4:	cmpne	r2, #0
   148c8:	add	r4, r3, #16
   148cc:	vld1.64	{d16-d17}, [r3], ip
   148d0:	vld1.64	{d18-d19}, [r4]
   148d4:	add	r4, r5, #16
   148d8:	vld1.64	{d20-d21}, [r3]
   148dc:	vst1.64	{d16-d17}, [r5], ip
   148e0:	mov	r3, #10
   148e4:	vst1.64	{d18-d19}, [r4]
   148e8:	vst1.64	{d20-d21}, [r5]
   148ec:	str	r3, [sp]
   148f0:	bne	148f8 <__assert_fail@plt+0x3444>
   148f4:	bl	114a8 <abort@plt>
   148f8:	ldr	ip, [fp, #8]
   148fc:	str	r2, [sp, #44]	; 0x2c
   14900:	str	r1, [sp, #40]	; 0x28
   14904:	mov	r3, sp
   14908:	mov	r1, lr
   1490c:	mov	r2, ip
   14910:	bl	142ac <__assert_fail@plt+0x2df8>
   14914:	sub	sp, fp, #8
   14918:	pop	{r4, r5, fp, pc}
   1491c:	push	{r4, sl, fp, lr}
   14920:	add	fp, sp, #8
   14924:	sub	sp, sp, #48	; 0x30
   14928:	mov	ip, r2
   1492c:	movw	r2, #46480	; 0xb590
   14930:	mov	lr, #32
   14934:	cmp	r0, #0
   14938:	mov	r4, sp
   1493c:	movt	r2, #3
   14940:	cmpne	r1, #0
   14944:	add	r3, r2, #16
   14948:	vld1.64	{d16-d17}, [r2], lr
   1494c:	vld1.64	{d18-d19}, [r3]
   14950:	add	r3, r4, #16
   14954:	vld1.64	{d20-d21}, [r2]
   14958:	vst1.64	{d16-d17}, [r4], lr
   1495c:	mov	r2, #10
   14960:	vst1.64	{d18-d19}, [r3]
   14964:	vst1.64	{d20-d21}, [r4]
   14968:	str	r2, [sp]
   1496c:	bne	14974 <__assert_fail@plt+0x34c0>
   14970:	bl	114a8 <abort@plt>
   14974:	str	r1, [sp, #44]	; 0x2c
   14978:	str	r0, [sp, #40]	; 0x28
   1497c:	mov	r3, sp
   14980:	mov	r0, #0
   14984:	mov	r1, ip
   14988:	mvn	r2, #0
   1498c:	bl	142ac <__assert_fail@plt+0x2df8>
   14990:	sub	sp, fp, #8
   14994:	pop	{r4, sl, fp, pc}
   14998:	push	{r4, r5, fp, lr}
   1499c:	add	fp, sp, #8
   149a0:	sub	sp, sp, #48	; 0x30
   149a4:	mov	lr, r2
   149a8:	movw	r2, #46480	; 0xb590
   149ac:	mov	ip, r3
   149b0:	mov	r3, #32
   149b4:	cmp	r0, #0
   149b8:	mov	r5, sp
   149bc:	movt	r2, #3
   149c0:	cmpne	r1, #0
   149c4:	add	r4, r2, #16
   149c8:	vld1.64	{d16-d17}, [r2], r3
   149cc:	vld1.64	{d18-d19}, [r4]
   149d0:	add	r4, r5, #16
   149d4:	vld1.64	{d20-d21}, [r2]
   149d8:	vst1.64	{d16-d17}, [r5], r3
   149dc:	mov	r2, #10
   149e0:	vst1.64	{d18-d19}, [r4]
   149e4:	vst1.64	{d20-d21}, [r5]
   149e8:	str	r2, [sp]
   149ec:	bne	149f4 <__assert_fail@plt+0x3540>
   149f0:	bl	114a8 <abort@plt>
   149f4:	str	r1, [sp, #44]	; 0x2c
   149f8:	str	r0, [sp, #40]	; 0x28
   149fc:	mov	r3, sp
   14a00:	mov	r0, #0
   14a04:	mov	r1, lr
   14a08:	mov	r2, ip
   14a0c:	bl	142ac <__assert_fail@plt+0x2df8>
   14a10:	sub	sp, fp, #8
   14a14:	pop	{r4, r5, fp, pc}
   14a18:	movw	r3, #45432	; 0xb178
   14a1c:	movt	r3, #3
   14a20:	b	142ac <__assert_fail@plt+0x2df8>
   14a24:	movw	r3, #45432	; 0xb178
   14a28:	mov	r2, r1
   14a2c:	mov	r1, r0
   14a30:	mov	r0, #0
   14a34:	movt	r3, #3
   14a38:	b	142ac <__assert_fail@plt+0x2df8>
   14a3c:	movw	r3, #45432	; 0xb178
   14a40:	mvn	r2, #0
   14a44:	movt	r3, #3
   14a48:	b	142ac <__assert_fail@plt+0x2df8>
   14a4c:	movw	r3, #45432	; 0xb178
   14a50:	mov	r1, r0
   14a54:	mov	r0, #0
   14a58:	mvn	r2, #0
   14a5c:	movt	r3, #3
   14a60:	b	142ac <__assert_fail@plt+0x2df8>
   14a64:	push	{r4, r5, fp, lr}
   14a68:	add	fp, sp, #8
   14a6c:	mov	r5, r0
   14a70:	mov	r4, r1
   14a74:	mov	r0, #0
   14a78:	mov	r2, #5
   14a7c:	mov	r1, r5
   14a80:	bl	112b0 <dcgettext@plt>
   14a84:	cmp	r0, r5
   14a88:	popne	{r4, r5, fp, pc}
   14a8c:	bl	288a0 <__assert_fail@plt+0x173ec>
   14a90:	ldrb	r1, [r0]
   14a94:	and	r1, r1, #223	; 0xdf
   14a98:	cmp	r1, #71	; 0x47
   14a9c:	beq	14b04 <__assert_fail@plt+0x3650>
   14aa0:	cmp	r1, #85	; 0x55
   14aa4:	bne	14b28 <__assert_fail@plt+0x3674>
   14aa8:	ldrb	r1, [r0, #1]
   14aac:	and	r1, r1, #223	; 0xdf
   14ab0:	cmp	r1, #84	; 0x54
   14ab4:	bne	14b28 <__assert_fail@plt+0x3674>
   14ab8:	ldrb	r1, [r0, #2]
   14abc:	and	r1, r1, #223	; 0xdf
   14ac0:	cmp	r1, #70	; 0x46
   14ac4:	ldrbeq	r1, [r0, #3]
   14ac8:	cmpeq	r1, #45	; 0x2d
   14acc:	bne	14b28 <__assert_fail@plt+0x3674>
   14ad0:	ldrb	r1, [r0, #4]
   14ad4:	cmp	r1, #56	; 0x38
   14ad8:	ldrbeq	r0, [r0, #5]
   14adc:	cmpeq	r0, #0
   14ae0:	bne	14b28 <__assert_fail@plt+0x3674>
   14ae4:	ldrb	r1, [r5]
   14ae8:	movw	r2, #39424	; 0x9a00
   14aec:	movw	r0, #39428	; 0x9a04
   14af0:	movt	r2, #2
   14af4:	movt	r0, #2
   14af8:	cmp	r1, #96	; 0x60
   14afc:	moveq	r0, r2
   14b00:	pop	{r4, r5, fp, pc}
   14b04:	ldrb	r1, [r0, #1]
   14b08:	and	r1, r1, #223	; 0xdf
   14b0c:	cmp	r1, #66	; 0x42
   14b10:	bne	14b28 <__assert_fail@plt+0x3674>
   14b14:	ldrb	r1, [r0, #2]
   14b18:	cmp	r1, #49	; 0x31
   14b1c:	ldrbeq	r1, [r0, #3]
   14b20:	cmpeq	r1, #56	; 0x38
   14b24:	beq	14b44 <__assert_fail@plt+0x3690>
   14b28:	movw	r1, #39418	; 0x99fa
   14b2c:	movw	r0, #39422	; 0x99fe
   14b30:	cmp	r4, #9
   14b34:	movt	r1, #2
   14b38:	movt	r0, #2
   14b3c:	moveq	r0, r1
   14b40:	pop	{r4, r5, fp, pc}
   14b44:	ldrb	r1, [r0, #4]
   14b48:	cmp	r1, #48	; 0x30
   14b4c:	ldrbeq	r1, [r0, #5]
   14b50:	cmpeq	r1, #51	; 0x33
   14b54:	bne	14b28 <__assert_fail@plt+0x3674>
   14b58:	ldrb	r1, [r0, #6]
   14b5c:	cmp	r1, #48	; 0x30
   14b60:	ldrbeq	r0, [r0, #7]
   14b64:	cmpeq	r0, #0
   14b68:	bne	14b28 <__assert_fail@plt+0x3674>
   14b6c:	ldrb	r1, [r5]
   14b70:	movw	r2, #39432	; 0x9a08
   14b74:	movw	r0, #39436	; 0x9a0c
   14b78:	movt	r2, #2
   14b7c:	movt	r0, #2
   14b80:	b	14af8 <__assert_fail@plt+0x3644>
	...
   14b90:	push	{fp, lr}
   14b94:	mov	fp, sp
   14b98:	mov	lr, r0
   14b9c:	movw	r0, #46784	; 0xb6c0
   14ba0:	mov	ip, r1
   14ba4:	ldrb	r1, [r2, #28]
   14ba8:	movt	r0, #3
   14bac:	ldr	r3, [r0]
   14bb0:	mov	r0, #16
   14bb4:	and	r1, r1, #111	; 0x6f
   14bb8:	and	r0, r0, r3, lsr #21
   14bbc:	orr	r0, r1, r0
   14bc0:	mov	r1, lr
   14bc4:	orr	r0, r0, #128	; 0x80
   14bc8:	strb	r0, [r2, #28]
   14bcc:	mov	r0, r2
   14bd0:	mov	r2, ip
   14bd4:	bl	14c10 <__assert_fail@plt+0x375c>
   14bd8:	cmp	r0, #0
   14bdc:	moveq	r0, #0
   14be0:	popeq	{fp, pc}
   14be4:	movw	r1, #39912	; 0x9be8
   14be8:	mov	r2, #5
   14bec:	movt	r1, #2
   14bf0:	ldr	r0, [r1, r0, lsl #2]
   14bf4:	movw	r1, #39528	; 0x9a68
   14bf8:	movt	r1, #2
   14bfc:	add	r1, r1, r0
   14c00:	mov	r0, #0
   14c04:	pop	{fp, lr}
   14c08:	b	112b0 <dcgettext@plt>
   14c0c:	nop	{0}
   14c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c14:	add	fp, sp, #28
   14c18:	sub	sp, sp, #140	; 0x8c
   14c1c:	mov	r9, r0
   14c20:	mov	r0, #0
   14c24:	str	r1, [sp, #20]
   14c28:	str	r3, [sp, #24]
   14c2c:	mov	sl, r2
   14c30:	str	r0, [fp, #-52]	; 0xffffffcc
   14c34:	str	r0, [r9, #8]
   14c38:	str	r3, [r9, #12]
   14c3c:	str	r0, [r9, #24]
   14c40:	ldrb	r0, [r9, #28]
   14c44:	and	r0, r0, #144	; 0x90
   14c48:	strb	r0, [r9, #28]
   14c4c:	ldm	r9, {r0, r1}
   14c50:	cmp	r1, #159	; 0x9f
   14c54:	bls	153a0 <__assert_fail@plt+0x3eec>
   14c58:	mov	r1, #160	; 0xa0
   14c5c:	mov	r2, #160	; 0xa0
   14c60:	str	r0, [sp, #28]
   14c64:	str	r1, [r9, #8]
   14c68:	mov	r1, #0
   14c6c:	bl	113d0 <memset@plt>
   14c70:	ldr	r3, [sp, #28]
   14c74:	mov	r0, #31
   14c78:	str	r0, [r3, #64]	; 0x40
   14c7c:	movw	r0, #43689	; 0xaaa9
   14c80:	movt	r0, #2730	; 0xaaa
   14c84:	cmp	sl, r0
   14c88:	bhi	14e14 <__assert_fail@plt+0x3960>
   14c8c:	add	r5, sl, #1
   14c90:	mov	r4, r3
   14c94:	lsl	r0, r5, #3
   14c98:	str	r5, [r3, #4]
   14c9c:	bl	286b0 <__assert_fail@plt+0x171fc>
   14ca0:	str	r0, [r4]
   14ca4:	mov	r0, #1
   14ca8:	mov	r4, r0
   14cac:	lsl	r0, r0, #1
   14cb0:	cmp	r4, sl
   14cb4:	bls	14ca8 <__assert_fail@plt+0x37f4>
   14cb8:	mov	r0, #12
   14cbc:	mov	r1, r4
   14cc0:	str	r5, [sp, #12]
   14cc4:	bl	2865c <__assert_fail@plt+0x171a8>
   14cc8:	ldr	r5, [sp, #28]
   14ccc:	str	r0, [r5, #32]
   14cd0:	sub	r0, r4, #1
   14cd4:	str	r0, [r5, #68]	; 0x44
   14cd8:	bl	112f8 <__ctype_get_mb_cur_max@plt>
   14cdc:	str	r0, [r5, #92]	; 0x5c
   14ce0:	mov	r0, #14
   14ce4:	bl	11454 <nl_langinfo@plt>
   14ce8:	ldrb	r1, [r0]
   14cec:	orr	r1, r1, #32
   14cf0:	cmp	r1, #117	; 0x75
   14cf4:	bne	14d48 <__assert_fail@plt+0x3894>
   14cf8:	ldrb	r1, [r0, #1]
   14cfc:	orr	r1, r1, #32
   14d00:	cmp	r1, #116	; 0x74
   14d04:	bne	14d48 <__assert_fail@plt+0x3894>
   14d08:	ldrb	r1, [r0, #2]
   14d0c:	orr	r1, r1, #32
   14d10:	cmp	r1, #102	; 0x66
   14d14:	bne	14d48 <__assert_fail@plt+0x3894>
   14d18:	ldrb	r1, [r0, #3]!
   14d1c:	cmp	r1, #45	; 0x2d
   14d20:	movw	r1, #40028	; 0x9c5c
   14d24:	addeq	r0, r0, #1
   14d28:	movt	r1, #2
   14d2c:	bl	111fc <strcmp@plt>
   14d30:	cmp	r0, #0
   14d34:	bne	14d48 <__assert_fail@plt+0x3894>
   14d38:	ldr	r1, [sp, #28]
   14d3c:	ldrb	r0, [r1, #88]	; 0x58
   14d40:	orr	r0, r0, #4
   14d44:	strb	r0, [r1, #88]	; 0x58
   14d48:	ldr	r3, [sp, #28]
   14d4c:	ldrb	r0, [r3, #88]	; 0x58
   14d50:	and	r1, r0, #247	; 0xf7
   14d54:	strb	r1, [r3, #88]	; 0x58
   14d58:	ldr	r1, [r3, #92]	; 0x5c
   14d5c:	cmp	r1, #2
   14d60:	blt	14e00 <__assert_fail@plt+0x394c>
   14d64:	tst	r0, #4
   14d68:	bne	14df4 <__assert_fail@plt+0x3940>
   14d6c:	mov	r0, #32
   14d70:	mov	r1, #1
   14d74:	mov	r5, #1
   14d78:	bl	2865c <__assert_fail@plt+0x171a8>
   14d7c:	ldr	r3, [sp, #28]
   14d80:	cmp	r0, #0
   14d84:	str	r0, [r3, #60]	; 0x3c
   14d88:	beq	14e14 <__assert_fail@plt+0x3960>
   14d8c:	mov	r6, #0
   14d90:	mov	r7, #0
   14d94:	mov	r8, #0
   14d98:	add	r4, r6, r8
   14d9c:	mov	r0, r4
   14da0:	bl	113dc <btowc@plt>
   14da4:	ldr	r3, [sp, #28]
   14da8:	cmn	r0, #1
   14dac:	ldrne	r1, [r3, #60]	; 0x3c
   14db0:	ldrne	r2, [r1, r7, lsl #2]
   14db4:	orrne	r2, r2, r5, lsl r8
   14db8:	strne	r2, [r1, r7, lsl #2]
   14dbc:	cmp	r4, #127	; 0x7f
   14dc0:	bhi	14dd4 <__assert_fail@plt+0x3920>
   14dc4:	cmp	r4, r0
   14dc8:	ldrbne	r0, [r3, #88]	; 0x58
   14dcc:	orrne	r0, r0, #8
   14dd0:	strbne	r0, [r3, #88]	; 0x58
   14dd4:	add	r8, r8, #1
   14dd8:	cmp	r8, #32
   14ddc:	bne	14d98 <__assert_fail@plt+0x38e4>
   14de0:	add	r7, r7, #1
   14de4:	add	r6, r6, #32
   14de8:	cmp	r7, #8
   14dec:	bne	14d94 <__assert_fail@plt+0x38e0>
   14df0:	b	14e00 <__assert_fail@plt+0x394c>
   14df4:	movw	r0, #39980	; 0x9c2c
   14df8:	movt	r0, #2
   14dfc:	str	r0, [r3, #60]	; 0x3c
   14e00:	ldr	r0, [r3]
   14e04:	cmp	r0, #0
   14e08:	ldrne	r0, [r3, #32]
   14e0c:	cmpne	r0, #0
   14e10:	bne	14e34 <__assert_fail@plt+0x3980>
   14e14:	mov	r4, #12
   14e18:	mov	r0, r3
   14e1c:	str	r4, [fp, #-52]	; 0xffffffcc
   14e20:	bl	16760 <__assert_fail@plt+0x52ac>
   14e24:	mov	r0, #0
   14e28:	str	r0, [r9]
   14e2c:	str	r0, [r9, #4]
   14e30:	b	15fd0 <__assert_fail@plt+0x4b1c>
   14e34:	movw	r0, #0
   14e38:	movw	r1, #0
   14e3c:	mov	r4, #0
   14e40:	movt	r0, #0
   14e44:	movt	r1, #0
   14e48:	str	r4, [fp, #-52]	; 0xffffffcc
   14e4c:	orrs	r0, r1, r0
   14e50:	str	r0, [sp, #8]
   14e54:	beq	14e70 <__assert_fail@plt+0x39bc>
   14e58:	add	r0, r3, #136	; 0x88
   14e5c:	mov	r1, #0
   14e60:	bl	11268 <pthread_mutex_init@plt>
   14e64:	ldr	r3, [sp, #28]
   14e68:	cmp	r0, #0
   14e6c:	bne	14e14 <__assert_fail@plt+0x3960>
   14e70:	add	r1, sp, #32
   14e74:	vmov.i32	q8, #0	; 0x00000000
   14e78:	ldr	r5, [r9, #20]
   14e7c:	ldr	r7, [sp, #20]
   14e80:	ldr	r2, [sp, #24]
   14e84:	add	r0, r1, #64	; 0x40
   14e88:	vst1.32	{d16-d17}, [r0]
   14e8c:	add	r0, r1, #52	; 0x34
   14e90:	vst1.32	{d16-d17}, [r0]
   14e94:	add	r0, r1, #36	; 0x24
   14e98:	vst1.32	{d16-d17}, [r0]
   14e9c:	add	r0, r1, #20
   14ea0:	vst1.32	{d16-d17}, [r0]
   14ea4:	add	r0, r1, #4
   14ea8:	add	r1, r1, #44	; 0x2c
   14eac:	vst1.32	{d16-d17}, [r0]
   14eb0:	str	r7, [sp, #32]
   14eb4:	ubfx	r0, r2, #22, #1
   14eb8:	vdup.32	q8, sl
   14ebc:	strb	r0, [sp, #104]	; 0x68
   14ec0:	and	r0, r2, #4194304	; 0x400000
   14ec4:	str	r5, [sp, #96]	; 0x60
   14ec8:	orrs	r6, r0, r5
   14ecc:	str	r0, [sp, #16]
   14ed0:	movwne	r6, #1
   14ed4:	cmp	sl, #1
   14ed8:	strb	r6, [sp, #107]	; 0x6b
   14edc:	ldr	r0, [r3, #92]	; 0x5c
   14ee0:	str	r0, [sp, #112]	; 0x70
   14ee4:	ldrb	r2, [r3, #88]	; 0x58
   14ee8:	vst1.32	{d16-d17}, [r1]
   14eec:	ubfx	r1, r2, #3, #1
   14ef0:	strb	r1, [sp, #106]	; 0x6a
   14ef4:	ubfx	r1, r2, #2, #1
   14ef8:	strb	r1, [sp, #105]	; 0x69
   14efc:	blt	14f80 <__assert_fail@plt+0x3acc>
   14f00:	cmp	r0, #2
   14f04:	blt	14f38 <__assert_fail@plt+0x3a84>
   14f08:	ldr	r0, [sp, #12]
   14f0c:	mov	r8, #12
   14f10:	cmn	r0, #-1073741823	; 0xc0000001
   14f14:	bhi	15398 <__assert_fail@plt+0x3ee4>
   14f18:	lsl	r1, r0, #2
   14f1c:	mov	r0, #0
   14f20:	bl	286e0 <__assert_fail@plt+0x1722c>
   14f24:	ldr	r3, [sp, #28]
   14f28:	cmp	r0, #0
   14f2c:	beq	15398 <__assert_fail@plt+0x3ee4>
   14f30:	ldr	r7, [sp, #20]
   14f34:	str	r0, [sp, #40]	; 0x28
   14f38:	ldr	r8, [sp, #12]
   14f3c:	cmp	r6, #0
   14f40:	mov	r4, #0
   14f44:	mov	r6, #0
   14f48:	beq	14f74 <__assert_fail@plt+0x3ac0>
   14f4c:	mov	r0, #0
   14f50:	mov	r1, r8
   14f54:	bl	286e0 <__assert_fail@plt+0x1722c>
   14f58:	cmp	r0, #0
   14f5c:	beq	15394 <__assert_fail@plt+0x3ee0>
   14f60:	ldr	r3, [sp, #28]
   14f64:	ldr	r7, [sp, #20]
   14f68:	mov	r4, r0
   14f6c:	mov	r6, #1
   14f70:	str	r0, [sp, #36]	; 0x24
   14f74:	str	r8, [sp, #68]	; 0x44
   14f78:	ldr	r0, [r3, #92]	; 0x5c
   14f7c:	b	14f84 <__assert_fail@plt+0x3ad0>
   14f80:	mov	r8, #0
   14f84:	ldr	r1, [sp, #16]
   14f88:	cmp	r6, #0
   14f8c:	moveq	r4, r7
   14f90:	str	r4, [sp, #36]	; 0x24
   14f94:	cmp	r1, #0
   14f98:	beq	1507c <__assert_fail@plt+0x3bc8>
   14f9c:	cmp	r0, #2
   14fa0:	blt	15090 <__assert_fail@plt+0x3bdc>
   14fa4:	add	r0, sp, #32
   14fa8:	bl	19d20 <__assert_fail@plt+0x886c>
   14fac:	cmp	r0, #0
   14fb0:	bne	15074 <__assert_fail@plt+0x3bc0>
   14fb4:	ldr	r1, [sp, #28]
   14fb8:	add	r5, sp, #32
   14fbc:	ldr	r0, [sp, #64]	; 0x40
   14fc0:	cmp	r0, sl
   14fc4:	bge	15180 <__assert_fail@plt+0x3ccc>
   14fc8:	ldr	r0, [r1, #92]	; 0x5c
   14fcc:	ldr	r2, [sp, #60]	; 0x3c
   14fd0:	ldr	r1, [sp, #68]	; 0x44
   14fd4:	add	r0, r0, r2
   14fd8:	cmp	r1, r0
   14fdc:	bgt	15180 <__assert_fail@plt+0x3ccc>
   14fe0:	ldr	r0, [sp, #112]	; 0x70
   14fe4:	lsl	r6, r1, #1
   14fe8:	cmp	r0, #2
   14fec:	blt	15038 <__assert_fail@plt+0x3b84>
   14ff0:	mov	r8, #12
   14ff4:	cmn	r6, #-1073741823	; 0xc0000001
   14ff8:	bhi	15398 <__assert_fail@plt+0x3ee4>
   14ffc:	ldr	r0, [sp, #40]	; 0x28
   15000:	lsl	r4, r1, #3
   15004:	mov	r1, r4
   15008:	bl	286e0 <__assert_fail@plt+0x1722c>
   1500c:	cmp	r0, #0
   15010:	beq	15398 <__assert_fail@plt+0x3ee4>
   15014:	str	r0, [sp, #40]	; 0x28
   15018:	ldr	r0, [sp, #44]	; 0x2c
   1501c:	cmp	r0, #0
   15020:	beq	15038 <__assert_fail@plt+0x3b84>
   15024:	mov	r1, r4
   15028:	bl	286e0 <__assert_fail@plt+0x1722c>
   1502c:	cmp	r0, #0
   15030:	beq	15398 <__assert_fail@plt+0x3ee4>
   15034:	str	r0, [sp, #44]	; 0x2c
   15038:	ldrb	r0, [sp, #107]	; 0x6b
   1503c:	cmp	r0, #0
   15040:	beq	1505c <__assert_fail@plt+0x3ba8>
   15044:	ldr	r0, [sp, #36]	; 0x24
   15048:	mov	r1, r6
   1504c:	bl	286e0 <__assert_fail@plt+0x1722c>
   15050:	cmp	r0, #0
   15054:	beq	15394 <__assert_fail@plt+0x3ee0>
   15058:	str	r0, [sp, #36]	; 0x24
   1505c:	mov	r0, r5
   15060:	str	r6, [sp, #68]	; 0x44
   15064:	bl	19d20 <__assert_fail@plt+0x886c>
   15068:	ldr	r1, [sp, #28]
   1506c:	cmp	r0, #0
   15070:	beq	14fbc <__assert_fail@plt+0x3b08>
   15074:	mov	r8, r0
   15078:	b	15398 <__assert_fail@plt+0x3ee4>
   1507c:	cmp	r0, #2
   15080:	blt	150fc <__assert_fail@plt+0x3c48>
   15084:	add	r0, sp, #32
   15088:	bl	1a3e0 <__assert_fail@plt+0x8f2c>
   1508c:	b	15180 <__assert_fail@plt+0x3ccc>
   15090:	cmp	r8, sl
   15094:	movgt	r8, sl
   15098:	cmp	r8, #1
   1509c:	blt	15164 <__assert_fail@plt+0x3cb0>
   150a0:	mov	r0, #0
   150a4:	mov	r4, #0
   150a8:	b	150b8 <__assert_fail@plt+0x3c04>
   150ac:	ldr	r7, [sp, #32]
   150b0:	ldr	r0, [sp, #56]	; 0x38
   150b4:	ldr	r5, [sp, #96]	; 0x60
   150b8:	add	r0, r7, r0
   150bc:	cmp	r5, #0
   150c0:	ldrb	r6, [r0, r4]
   150c4:	ldrbne	r6, [r5, r6]
   150c8:	add	r0, r6, #128	; 0x80
   150cc:	lsr	r0, r0, #7
   150d0:	cmp	r0, #2
   150d4:	bhi	150e4 <__assert_fail@plt+0x3c30>
   150d8:	bl	11358 <__ctype_toupper_loc@plt>
   150dc:	ldr	r0, [r0]
   150e0:	ldr	r6, [r0, r6, lsl #2]
   150e4:	ldr	r0, [sp, #36]	; 0x24
   150e8:	strb	r6, [r0, r4]
   150ec:	add	r4, r4, #1
   150f0:	cmp	r4, r8
   150f4:	blt	150ac <__assert_fail@plt+0x3bf8>
   150f8:	b	15168 <__assert_fail@plt+0x3cb4>
   150fc:	cmp	r5, #0
   15100:	beq	15168 <__assert_fail@plt+0x3cb4>
   15104:	cmp	r8, sl
   15108:	movgt	r8, sl
   1510c:	cmp	r8, #1
   15110:	blt	15174 <__assert_fail@plt+0x3cc0>
   15114:	ldrb	r0, [r7]
   15118:	cmp	r8, #1
   1511c:	ldrb	r0, [r5, r0]
   15120:	strb	r0, [r4]
   15124:	mov	r0, #1
   15128:	beq	15178 <__assert_fail@plt+0x3cc4>
   1512c:	mov	r0, #1
   15130:	ldr	r1, [sp, #32]
   15134:	ldr	r3, [sp, #56]	; 0x38
   15138:	ldr	r7, [sp, #96]	; 0x60
   1513c:	ldr	r2, [sp, #36]	; 0x24
   15140:	add	r1, r1, r3
   15144:	ldrb	r1, [r1, r0]
   15148:	ldrb	r1, [r7, r1]
   1514c:	strb	r1, [r2, r0]
   15150:	add	r0, r0, #1
   15154:	cmp	r0, r8
   15158:	blt	15130 <__assert_fail@plt+0x3c7c>
   1515c:	mov	r0, r8
   15160:	b	15178 <__assert_fail@plt+0x3cc4>
   15164:	mov	r8, #0
   15168:	str	r8, [sp, #64]	; 0x40
   1516c:	str	r8, [sp, #60]	; 0x3c
   15170:	b	15180 <__assert_fail@plt+0x3ccc>
   15174:	mov	r0, #0
   15178:	str	r0, [sp, #64]	; 0x40
   1517c:	str	r0, [sp, #60]	; 0x3c
   15180:	mov	r5, #0
   15184:	ldr	r4, [sp, #24]
   15188:	sub	r8, fp, #48	; 0x30
   1518c:	add	r6, sp, #32
   15190:	str	r5, [fp, #-52]	; 0xffffffcc
   15194:	str	r5, [r9, #24]
   15198:	mov	r0, r8
   1519c:	mov	r1, r6
   151a0:	ldr	r7, [r9]
   151a4:	orr	r2, r4, #8388608	; 0x800000
   151a8:	str	r4, [r7, #128]	; 0x80
   151ac:	bl	1a82c <__assert_fail@plt+0x9378>
   151b0:	ldr	r1, [sp, #72]	; 0x48
   151b4:	mov	r2, r8
   151b8:	mov	r3, r4
   151bc:	str	r5, [sp]
   151c0:	add	r0, r1, r0
   151c4:	mov	r1, r9
   151c8:	str	r0, [sp, #72]	; 0x48
   151cc:	sub	r0, fp, #52	; 0x34
   151d0:	str	r0, [sp, #4]
   151d4:	mov	r0, r6
   151d8:	bl	1a5bc <__assert_fail@plt+0x9108>
   151dc:	ldr	r5, [sp, #28]
   151e0:	mov	r4, r0
   151e4:	cmp	r0, #0
   151e8:	bne	151f8 <__assert_fail@plt+0x3d44>
   151ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   151f0:	cmp	r0, #0
   151f4:	bne	15424 <__assert_fail@plt+0x3f70>
   151f8:	ldr	r1, [r7, #64]	; 0x40
   151fc:	cmp	r1, #31
   15200:	beq	153bc <__assert_fail@plt+0x3f08>
   15204:	ldr	r0, [r7, #56]	; 0x38
   15208:	add	r2, r1, #1
   1520c:	add	r0, r0, r1, lsl #5
   15210:	mov	r1, #0
   15214:	vmov.i32	q8, #0	; 0x00000000
   15218:	str	r2, [r7, #64]	; 0x40
   1521c:	add	r6, r0, #4
   15220:	mov	r2, #2
   15224:	str	r1, [r0, #20]
   15228:	str	r1, [r0, #24]
   1522c:	str	r2, [r0, #28]
   15230:	mov	r0, #28
   15234:	mov	r1, r6
   15238:	vst1.32	{d16-d17}, [r1], r0
   1523c:	mvn	r0, #0
   15240:	str	r0, [r1]
   15244:	cmp	r4, #0
   15248:	mov	r0, r6
   1524c:	beq	152a0 <__assert_fail@plt+0x3dec>
   15250:	ldr	r1, [r7, #64]	; 0x40
   15254:	cmp	r1, #31
   15258:	beq	153f0 <__assert_fail@plt+0x3f3c>
   1525c:	ldr	r0, [r7, #56]	; 0x38
   15260:	add	r2, r1, #1
   15264:	add	r0, r0, r1, lsl #5
   15268:	mov	r1, #0
   1526c:	mvn	r3, #0
   15270:	cmp	r6, #0
   15274:	str	r2, [r7, #64]	; 0x40
   15278:	str	r1, [r0, #4]!
   1527c:	mov	r2, #16
   15280:	add	ip, r0, #20
   15284:	stmib	r0, {r4, r6}
   15288:	str	r1, [r0, #12]
   1528c:	str	r1, [r0, #16]
   15290:	stm	ip, {r1, r2, r3}
   15294:	str	r0, [r4]
   15298:	beq	1541c <__assert_fail@plt+0x3f68>
   1529c:	str	r0, [r6]
   152a0:	cmp	r6, #0
   152a4:	cmpne	r0, #0
   152a8:	beq	1541c <__assert_fail@plt+0x3f68>
   152ac:	str	r0, [r5, #52]	; 0x34
   152b0:	ldr	sl, [r9]
   152b4:	ldr	r0, [sl, #4]
   152b8:	lsl	r0, r0, #2
   152bc:	bl	286b0 <__assert_fail@plt+0x171fc>
   152c0:	str	r0, [sl, #12]
   152c4:	ldr	r0, [sl, #4]
   152c8:	lsl	r0, r0, #2
   152cc:	bl	286b0 <__assert_fail@plt+0x171fc>
   152d0:	str	r0, [sl, #16]
   152d4:	ldr	r0, [sl, #4]
   152d8:	add	r0, r0, r0, lsl #1
   152dc:	lsl	r0, r0, #2
   152e0:	bl	286b0 <__assert_fail@plt+0x171fc>
   152e4:	str	r0, [sl, #20]
   152e8:	ldr	r0, [sl, #4]
   152ec:	add	r0, r0, r0, lsl #1
   152f0:	lsl	r0, r0, #2
   152f4:	bl	286b0 <__assert_fail@plt+0x171fc>
   152f8:	str	r0, [sl, #24]
   152fc:	ldr	r1, [sl, #12]
   15300:	cmp	r1, #0
   15304:	ldrne	r1, [sl, #16]
   15308:	cmpne	r1, #0
   1530c:	beq	15320 <__assert_fail@plt+0x3e6c>
   15310:	cmp	r0, #0
   15314:	ldrne	r0, [sl, #20]
   15318:	cmpne	r0, #0
   1531c:	bne	1532c <__assert_fail@plt+0x3e78>
   15320:	mov	r0, #12
   15324:	str	r0, [fp, #-52]	; 0xffffffcc
   15328:	b	1542c <__assert_fail@plt+0x3f78>
   1532c:	ldr	r0, [r9, #24]
   15330:	lsl	r0, r0, #2
   15334:	bl	286b0 <__assert_fail@plt+0x171fc>
   15338:	cmp	r0, #0
   1533c:	str	r0, [sl, #132]	; 0x84
   15340:	beq	1538c <__assert_fail@plt+0x3ed8>
   15344:	ldr	r1, [r9, #24]
   15348:	cmp	r1, #0
   1534c:	beq	154e4 <__assert_fail@plt+0x4030>
   15350:	mov	r2, #0
   15354:	cmp	r1, #4
   15358:	bcc	154d4 <__assert_fail@plt+0x4020>
   1535c:	add	r3, pc, #876	; 0x36c
   15360:	bic	r2, r1, #3
   15364:	vmov.i32	q8, #4	; 0x00000004
   15368:	mov	r7, r0
   1536c:	vld1.64	{d18-d19}, [r3 :128]
   15370:	mov	r3, r2
   15374:	vadd.i32	q10, q9, q8
   15378:	vst1.32	{d18-d19}, [r7]!
   1537c:	subs	r3, r3, #4
   15380:	vorr	q9, q10, q10
   15384:	bne	15374 <__assert_fail@plt+0x3ec0>
   15388:	b	154dc <__assert_fail@plt+0x4028>
   1538c:	add	r8, sl, #52	; 0x34
   15390:	b	1569c <__assert_fail@plt+0x41e8>
   15394:	mov	r8, #12
   15398:	str	r8, [fp, #-52]	; 0xffffffcc
   1539c:	b	1542c <__assert_fail@plt+0x3f78>
   153a0:	mov	r1, #160	; 0xa0
   153a4:	mov	r4, #160	; 0xa0
   153a8:	bl	286e0 <__assert_fail@plt+0x1722c>
   153ac:	cmp	r0, #0
   153b0:	beq	153e8 <__assert_fail@plt+0x3f34>
   153b4:	stm	r9, {r0, r4}
   153b8:	b	14c58 <__assert_fail@plt+0x37a4>
   153bc:	mov	r0, #996	; 0x3e4
   153c0:	bl	286b0 <__assert_fail@plt+0x171fc>
   153c4:	cmp	r0, #0
   153c8:	beq	154c8 <__assert_fail@plt+0x4014>
   153cc:	ldr	r1, [r7, #56]	; 0x38
   153d0:	ldr	r5, [sp, #28]
   153d4:	str	r1, [r0]
   153d8:	mov	r1, #0
   153dc:	str	r1, [r7, #64]	; 0x40
   153e0:	str	r0, [r7, #56]	; 0x38
   153e4:	b	15208 <__assert_fail@plt+0x3d54>
   153e8:	mov	r4, #12
   153ec:	b	15fd0 <__assert_fail@plt+0x4b1c>
   153f0:	mov	r0, #996	; 0x3e4
   153f4:	bl	286b0 <__assert_fail@plt+0x171fc>
   153f8:	ldr	r5, [sp, #28]
   153fc:	cmp	r0, #0
   15400:	beq	1541c <__assert_fail@plt+0x3f68>
   15404:	ldr	r1, [r7, #56]	; 0x38
   15408:	str	r1, [r0]
   1540c:	mov	r1, #0
   15410:	str	r1, [r7, #64]	; 0x40
   15414:	str	r0, [r7, #56]	; 0x38
   15418:	b	15260 <__assert_fail@plt+0x3dac>
   1541c:	mov	r0, #12
   15420:	str	r0, [fp, #-52]	; 0xffffffcc
   15424:	mov	r0, #0
   15428:	str	r0, [r5, #52]	; 0x34
   1542c:	ldr	r4, [r9]
   15430:	ldr	r0, [r4, #56]	; 0x38
   15434:	cmp	r0, #0
   15438:	beq	15450 <__assert_fail@plt+0x3f9c>
   1543c:	ldr	r5, [r0]
   15440:	bl	28878 <__assert_fail@plt+0x173c4>
   15444:	cmp	r5, #0
   15448:	mov	r0, r5
   1544c:	bne	1543c <__assert_fail@plt+0x3f88>
   15450:	mov	r0, #31
   15454:	mov	r5, #0
   15458:	str	r0, [r4, #64]	; 0x40
   1545c:	str	r5, [r4, #52]	; 0x34
   15460:	str	r5, [r4, #56]	; 0x38
   15464:	ldr	r0, [r4, #16]
   15468:	bl	28878 <__assert_fail@plt+0x173c4>
   1546c:	str	r5, [r4, #16]
   15470:	ldr	r0, [sp, #40]	; 0x28
   15474:	bl	28878 <__assert_fail@plt+0x173c4>
   15478:	ldr	r0, [sp, #44]	; 0x2c
   1547c:	bl	28878 <__assert_fail@plt+0x173c4>
   15480:	ldrb	r0, [sp, #107]	; 0x6b
   15484:	cmp	r0, #0
   15488:	beq	15494 <__assert_fail@plt+0x3fe0>
   1548c:	ldr	r0, [sp, #36]	; 0x24
   15490:	bl	28878 <__assert_fail@plt+0x173c4>
   15494:	ldr	r0, [sp, #8]
   15498:	cmp	r0, #0
   1549c:	beq	154ac <__assert_fail@plt+0x3ff8>
   154a0:	ldr	r0, [sp, #28]
   154a4:	add	r0, r0, #136	; 0x88
   154a8:	bl	11214 <pthread_mutex_destroy@plt>
   154ac:	ldr	r0, [sp, #28]
   154b0:	bl	16760 <__assert_fail@plt+0x52ac>
   154b4:	mov	r0, #0
   154b8:	str	r0, [r9]
   154bc:	str	r0, [r9, #4]
   154c0:	ldr	r4, [fp, #-52]	; 0xffffffcc
   154c4:	b	15fd0 <__assert_fail@plt+0x4b1c>
   154c8:	ldr	r5, [sp, #28]
   154cc:	mov	r6, #0
   154d0:	b	15244 <__assert_fail@plt+0x3d90>
   154d4:	str	r2, [r0, r2, lsl #2]
   154d8:	add	r2, r2, #1
   154dc:	cmp	r1, r2
   154e0:	bne	154d4 <__assert_fail@plt+0x4020>
   154e4:	mov	r8, sl
   154e8:	ldr	r2, [r8, #52]!	; 0x34
   154ec:	ldrb	r1, [r2, #24]
   154f0:	cmp	r1, #17
   154f4:	beq	15520 <__assert_fail@plt+0x406c>
   154f8:	cmp	r1, #4
   154fc:	bne	15570 <__assert_fail@plt+0x40bc>
   15500:	ldr	r1, [r2, #20]
   15504:	mov	r3, #1
   15508:	ldr	r0, [r0, r1, lsl #2]
   1550c:	str	r0, [r2, #20]
   15510:	ldr	r1, [sl, #80]	; 0x50
   15514:	orr	r0, r1, r3, lsl r0
   15518:	str	r0, [sl, #80]	; 0x50
   1551c:	b	15570 <__assert_fail@plt+0x40bc>
   15520:	ldr	r1, [r2, #4]
   15524:	cmp	r1, #0
   15528:	beq	15570 <__assert_fail@plt+0x40bc>
   1552c:	ldrb	r3, [r1, #24]
   15530:	cmp	r3, #17
   15534:	bne	15570 <__assert_fail@plt+0x40bc>
   15538:	ldr	r3, [r1, #4]
   1553c:	ldr	r1, [r1, #20]
   15540:	cmp	r3, #0
   15544:	str	r3, [r2, #4]
   15548:	strne	r2, [r3]
   1554c:	cmp	r1, #31
   15550:	ldr	r3, [r2, #20]
   15554:	ldr	r3, [r0, r3, lsl #2]
   15558:	str	r3, [r0, r1, lsl #2]
   1555c:	bgt	15570 <__assert_fail@plt+0x40bc>
   15560:	ldr	r0, [sl, #80]	; 0x50
   15564:	mov	r3, #1
   15568:	bic	r0, r0, r3, lsl r1
   1556c:	b	15518 <__assert_fail@plt+0x4064>
   15570:	mov	r0, #1
   15574:	b	15580 <__assert_fail@plt+0x40cc>
   15578:	str	r1, [sl, #80]	; 0x50
   1557c:	mov	r2, r7
   15580:	ldr	r7, [r2, #4]
   15584:	cmp	r7, #0
   15588:	bne	155b8 <__assert_fail@plt+0x4104>
   1558c:	mov	r3, #0
   15590:	ldr	r7, [r2, #8]
   15594:	mov	r1, r2
   15598:	cmp	r7, r3
   1559c:	cmpne	r7, #0
   155a0:	bne	155b8 <__assert_fail@plt+0x4104>
   155a4:	ldr	r2, [r1]
   155a8:	mov	r3, r1
   155ac:	cmp	r2, #0
   155b0:	bne	15590 <__assert_fail@plt+0x40dc>
   155b4:	b	15654 <__assert_fail@plt+0x41a0>
   155b8:	ldrb	r1, [r7, #24]
   155bc:	cmp	r1, #17
   155c0:	beq	155f8 <__assert_fail@plt+0x4144>
   155c4:	cmp	r1, #4
   155c8:	mov	r2, r7
   155cc:	bne	15580 <__assert_fail@plt+0x40cc>
   155d0:	ldr	r1, [sl, #132]	; 0x84
   155d4:	mov	r2, r7
   155d8:	cmp	r1, #0
   155dc:	beq	15580 <__assert_fail@plt+0x40cc>
   155e0:	ldr	r2, [r7, #20]
   155e4:	ldr	r1, [r1, r2, lsl #2]
   155e8:	str	r1, [r7, #20]
   155ec:	ldr	r2, [sl, #80]	; 0x50
   155f0:	orr	r1, r2, r0, lsl r1
   155f4:	b	15578 <__assert_fail@plt+0x40c4>
   155f8:	ldr	r3, [r7, #4]
   155fc:	mov	r2, r7
   15600:	cmp	r3, #0
   15604:	beq	15580 <__assert_fail@plt+0x40cc>
   15608:	ldrb	r1, [r3, #24]
   1560c:	mov	r2, r7
   15610:	cmp	r1, #17
   15614:	bne	15580 <__assert_fail@plt+0x40cc>
   15618:	ldr	r1, [r3, #4]
   1561c:	ldr	r3, [r3, #20]
   15620:	cmp	r1, #0
   15624:	str	r1, [r7, #4]
   15628:	strne	r7, [r1]
   1562c:	cmp	r3, #31
   15630:	ldr	r1, [r7, #20]
   15634:	ldr	r2, [sl, #132]	; 0x84
   15638:	ldr	r1, [r2, r1, lsl #2]
   1563c:	str	r1, [r2, r3, lsl #2]
   15640:	mov	r2, r7
   15644:	bgt	15580 <__assert_fail@plt+0x40cc>
   15648:	ldr	r1, [sl, #80]	; 0x50
   1564c:	bic	r1, r1, r0, lsl r3
   15650:	b	15578 <__assert_fail@plt+0x40c4>
   15654:	ldr	r1, [r9, #24]
   15658:	cmp	r1, #0
   1565c:	beq	1568c <__assert_fail@plt+0x41d8>
   15660:	ldr	r0, [sl, #132]	; 0x84
   15664:	mov	r2, #0
   15668:	ldr	r3, [r0, r2, lsl #2]
   1566c:	cmp	r2, r3
   15670:	bne	15680 <__assert_fail@plt+0x41cc>
   15674:	add	r2, r2, #1
   15678:	cmp	r2, r1
   1567c:	bcc	15668 <__assert_fail@plt+0x41b4>
   15680:	cmp	r2, r1
   15684:	beq	15690 <__assert_fail@plt+0x41dc>
   15688:	b	1569c <__assert_fail@plt+0x41e8>
   1568c:	ldr	r0, [sl, #132]	; 0x84
   15690:	bl	28878 <__assert_fail@plt+0x173c4>
   15694:	mov	r0, #0
   15698:	str	r0, [sl, #132]	; 0x84
   1569c:	ldr	r0, [r8]
   156a0:	mov	r7, #0
   156a4:	sub	r5, fp, #48	; 0x30
   156a8:	mov	r4, r0
   156ac:	ldr	r0, [r0, #4]
   156b0:	cmp	r0, #0
   156b4:	bne	156a8 <__assert_fail@plt+0x41f4>
   156b8:	ldr	r0, [r4, #8]
   156bc:	cmp	r0, #0
   156c0:	bne	156a8 <__assert_fail@plt+0x41f4>
   156c4:	mov	r2, #0
   156c8:	b	156e8 <__assert_fail@plt+0x4234>
   156cc:	nop	{0}
   156d0:	andeq	r0, r0, r0
   156d4:	andeq	r0, r0, r1
   156d8:	andeq	r0, r0, r2
   156dc:	andeq	r0, r0, r3
   156e0:	ldr	r2, [r1, #4]
   156e4:	mov	r4, r1
   156e8:	cmp	r2, #0
   156ec:	str	r7, [fp, #-48]	; 0xffffffd0
   156f0:	beq	15718 <__assert_fail@plt+0x4264>
   156f4:	ldrb	r0, [r2, #24]
   156f8:	cmp	r0, #17
   156fc:	bne	15718 <__assert_fail@plt+0x4264>
   15700:	mov	r0, r5
   15704:	mov	r1, r9
   15708:	bl	1ea34 <__assert_fail@plt+0xd580>
   1570c:	cmp	r0, #0
   15710:	str	r0, [r4, #4]
   15714:	strne	r4, [r0]
   15718:	ldr	r2, [r4, #8]
   1571c:	cmp	r2, #0
   15720:	beq	15748 <__assert_fail@plt+0x4294>
   15724:	ldrb	r0, [r2, #24]
   15728:	cmp	r0, #17
   1572c:	bne	15748 <__assert_fail@plt+0x4294>
   15730:	mov	r0, r5
   15734:	mov	r1, r9
   15738:	bl	1ea34 <__assert_fail@plt+0xd580>
   1573c:	cmp	r0, #0
   15740:	str	r0, [r4, #8]
   15744:	strne	r4, [r0]
   15748:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1574c:	cmp	r0, #0
   15750:	bne	15324 <__assert_fail@plt+0x3e70>
   15754:	ldr	r1, [r4]
   15758:	cmp	r1, #0
   1575c:	beq	15774 <__assert_fail@plt+0x42c0>
   15760:	ldr	r0, [r1, #8]
   15764:	cmp	r0, r4
   15768:	cmpne	r0, #0
   1576c:	beq	156e0 <__assert_fail@plt+0x422c>
   15770:	b	156a8 <__assert_fail@plt+0x41f4>
   15774:	ldr	r0, [sl, #52]	; 0x34
   15778:	mov	r4, r0
   1577c:	ldr	r0, [r0, #4]
   15780:	cmp	r0, #0
   15784:	bne	15778 <__assert_fail@plt+0x42c4>
   15788:	ldr	r0, [r4, #8]
   1578c:	cmp	r0, #0
   15790:	bne	15778 <__assert_fail@plt+0x42c4>
   15794:	ldr	r2, [r4, #24]
   15798:	uxtb	r0, r2
   1579c:	cmp	r0, #16
   157a0:	bne	157bc <__assert_fail@plt+0x4308>
   157a4:	ldr	r0, [r4, #4]
   157a8:	ldr	r1, [r0, #12]
   157ac:	str	r1, [r4, #12]
   157b0:	ldr	r0, [r0, #28]
   157b4:	str	r0, [r4, #28]
   157b8:	b	157fc <__assert_fail@plt+0x4348>
   157bc:	str	r4, [r4, #12]
   157c0:	mov	r0, sl
   157c4:	ldr	r1, [r4, #20]
   157c8:	bl	1ecf0 <__assert_fail@plt+0xd83c>
   157cc:	cmn	r0, #1
   157d0:	str	r0, [r4, #28]
   157d4:	beq	15320 <__assert_fail@plt+0x3e6c>
   157d8:	ldrb	r1, [r4, #24]
   157dc:	cmp	r1, #12
   157e0:	bne	157fc <__assert_fail@plt+0x4348>
   157e4:	ldr	r1, [sl]
   157e8:	ldr	r2, [r4, #20]
   157ec:	add	r0, r1, r0, lsl #3
   157f0:	ldr	r1, [r0, #4]
   157f4:	bfi	r1, r2, #8, #10
   157f8:	str	r1, [r0, #4]
   157fc:	ldr	r1, [r4]
   15800:	cmp	r1, #0
   15804:	beq	15828 <__assert_fail@plt+0x4374>
   15808:	ldr	r0, [r1, #8]
   1580c:	cmp	r0, r4
   15810:	mov	r4, r1
   15814:	beq	15794 <__assert_fail@plt+0x42e0>
   15818:	cmp	r0, #0
   1581c:	mov	r4, r1
   15820:	beq	15794 <__assert_fail@plt+0x42e0>
   15824:	b	15778 <__assert_fail@plt+0x42c4>
   15828:	ldr	r4, [r8]
   1582c:	ldrb	r0, [r4, #24]
   15830:	cmp	r0, #16
   15834:	beq	1584c <__assert_fail@plt+0x4398>
   15838:	cmp	r0, #11
   1583c:	bne	1585c <__assert_fail@plt+0x43a8>
   15840:	ldr	r0, [r4, #4]
   15844:	str	r4, [r0, #16]
   15848:	b	15880 <__assert_fail@plt+0x43cc>
   1584c:	ldmib	r4, {r0, r1}
   15850:	ldr	r2, [r1, #12]
   15854:	str	r2, [r0, #16]
   15858:	b	15878 <__assert_fail@plt+0x43c4>
   1585c:	ldr	r0, [r4, #4]
   15860:	cmp	r0, #0
   15864:	ldrne	r1, [r4, #16]
   15868:	strne	r1, [r0, #16]
   1586c:	ldr	r1, [r4, #8]
   15870:	cmp	r1, #0
   15874:	beq	15880 <__assert_fail@plt+0x43cc>
   15878:	ldr	r2, [r4, #16]
   1587c:	str	r2, [r1, #16]
   15880:	mov	r1, r4
   15884:	b	158a4 <__assert_fail@plt+0x43f0>
   15888:	ldr	r3, [r1, #16]
   1588c:	str	r3, [r2, #16]
   15890:	b	158a4 <__assert_fail@plt+0x43f0>
   15894:	ldmib	r1, {r0, r2}
   15898:	ldr	r3, [r2, #12]
   1589c:	str	r3, [r0, #16]
   158a0:	b	15888 <__assert_fail@plt+0x43d4>
   158a4:	cmp	r0, #0
   158a8:	bne	158d8 <__assert_fail@plt+0x4424>
   158ac:	mov	r3, #0
   158b0:	ldr	r0, [r1, #8]
   158b4:	mov	r2, r1
   158b8:	cmp	r0, r3
   158bc:	cmpne	r0, #0
   158c0:	bne	158d8 <__assert_fail@plt+0x4424>
   158c4:	ldr	r1, [r2]
   158c8:	mov	r3, r2
   158cc:	cmp	r1, #0
   158d0:	bne	158b0 <__assert_fail@plt+0x43fc>
   158d4:	b	1591c <__assert_fail@plt+0x4468>
   158d8:	mov	r1, r0
   158dc:	ldrb	r0, [r0, #24]
   158e0:	cmp	r0, #16
   158e4:	beq	15894 <__assert_fail@plt+0x43e0>
   158e8:	cmp	r0, #11
   158ec:	bne	158fc <__assert_fail@plt+0x4448>
   158f0:	ldr	r0, [r1, #4]
   158f4:	str	r1, [r0, #16]
   158f8:	b	158a4 <__assert_fail@plt+0x43f0>
   158fc:	ldr	r0, [r1, #4]
   15900:	cmp	r0, #0
   15904:	ldrne	r2, [r1, #16]
   15908:	strne	r2, [r0, #16]
   1590c:	ldr	r2, [r1, #8]
   15910:	cmp	r2, #0
   15914:	beq	158a4 <__assert_fail@plt+0x43f0>
   15918:	b	15888 <__assert_fail@plt+0x43d4>
   1591c:	mov	r0, sl
   15920:	mov	r1, r4
   15924:	bl	1e89c <__assert_fail@plt+0xd3e8>
   15928:	cmp	r0, #0
   1592c:	bne	15324 <__assert_fail@plt+0x3e70>
   15930:	ldr	r7, [r4, #4]
   15934:	cmp	r7, #0
   15938:	bne	15968 <__assert_fail@plt+0x44b4>
   1593c:	mov	r1, #0
   15940:	ldr	r7, [r4, #8]
   15944:	mov	r0, r4
   15948:	cmp	r7, r1
   1594c:	cmpne	r7, #0
   15950:	bne	15968 <__assert_fail@plt+0x44b4>
   15954:	ldr	r4, [r0]
   15958:	mov	r1, r0
   1595c:	cmp	r4, #0
   15960:	bne	15940 <__assert_fail@plt+0x448c>
   15964:	b	15984 <__assert_fail@plt+0x44d0>
   15968:	mov	r0, sl
   1596c:	mov	r1, r7
   15970:	bl	1e89c <__assert_fail@plt+0xd3e8>
   15974:	cmp	r0, #0
   15978:	mov	r4, r7
   1597c:	beq	15930 <__assert_fail@plt+0x447c>
   15980:	b	15324 <__assert_fail@plt+0x3e70>
   15984:	ldr	r0, [sl, #8]
   15988:	cmp	r0, #0
   1598c:	beq	15a30 <__assert_fail@plt+0x457c>
   15990:	mov	r5, #0
   15994:	sub	r4, fp, #48	; 0x30
   15998:	mov	r7, #0
   1599c:	ldr	r0, [sl, #24]
   159a0:	add	r6, r7, r7, lsl #1
   159a4:	add	r0, r0, r6, lsl #2
   159a8:	ldr	r0, [r0, #4]
   159ac:	cmp	r0, #0
   159b0:	beq	159bc <__assert_fail@plt+0x4508>
   159b4:	mov	r1, r5
   159b8:	b	159fc <__assert_fail@plt+0x4548>
   159bc:	mov	r0, r4
   159c0:	mov	r1, sl
   159c4:	mov	r2, r7
   159c8:	mov	r3, #1
   159cc:	bl	1eec0 <__assert_fail@plt+0xda0c>
   159d0:	cmp	r0, #0
   159d4:	bne	15324 <__assert_fail@plt+0x3e70>
   159d8:	ldr	r0, [sl, #24]
   159dc:	mov	r1, r5
   159e0:	add	r0, r0, r6, lsl #2
   159e4:	ldr	r0, [r0, #4]
   159e8:	cmp	r0, #0
   159ec:	bne	159fc <__assert_fail@plt+0x4548>
   159f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   159f4:	bl	28878 <__assert_fail@plt+0x173c4>
   159f8:	mov	r1, #1
   159fc:	ldr	r2, [sl, #8]
   15a00:	add	r0, r7, #1
   15a04:	subs	r3, r0, r2
   15a08:	mov	r7, r3
   15a0c:	movwne	r3, #1
   15a10:	movne	r7, r0
   15a14:	tst	r1, #1
   15a18:	and	r5, r1, r3
   15a1c:	cmpeq	r0, r2
   15a20:	bne	1599c <__assert_fail@plt+0x44e8>
   15a24:	add	r0, r0, r0, lsl #1
   15a28:	lsl	r0, r0, #2
   15a2c:	b	15a34 <__assert_fail@plt+0x4580>
   15a30:	mov	r0, #0
   15a34:	ldrb	r1, [r9, #28]
   15a38:	str	r9, [sp, #12]
   15a3c:	tst	r1, #16
   15a40:	bne	15a5c <__assert_fail@plt+0x45a8>
   15a44:	ldr	r1, [sp, #12]
   15a48:	ldr	r1, [r1, #24]
   15a4c:	cmp	r1, #0
   15a50:	ldrbne	r1, [sl, #88]	; 0x58
   15a54:	tstne	r1, #1
   15a58:	bne	15a68 <__assert_fail@plt+0x45b4>
   15a5c:	ldr	r1, [sl, #76]	; 0x4c
   15a60:	cmp	r1, #0
   15a64:	beq	15ba0 <__assert_fail@plt+0x46ec>
   15a68:	bl	286b0 <__assert_fail@plt+0x171fc>
   15a6c:	cmp	r0, #0
   15a70:	str	r0, [sl, #28]
   15a74:	beq	15fdc <__assert_fail@plt+0x4b28>
   15a78:	ldr	r1, [sl, #8]
   15a7c:	cmp	r1, #0
   15a80:	beq	15ba0 <__assert_fail@plt+0x46ec>
   15a84:	mov	r1, #0
   15a88:	str	r1, [r0]
   15a8c:	str	r1, [r0, #4]
   15a90:	str	r1, [r0, #8]
   15a94:	ldr	r0, [sl, #8]
   15a98:	cmp	r0, #2
   15a9c:	bcc	15acc <__assert_fail@plt+0x4618>
   15aa0:	mov	r2, #1
   15aa4:	mov	r3, #12
   15aa8:	ldr	r0, [sl, #28]
   15aac:	add	r2, r2, #1
   15ab0:	str	r1, [r0, r3]!
   15ab4:	add	r3, r3, #12
   15ab8:	str	r1, [r0, #4]
   15abc:	str	r1, [r0, #8]
   15ac0:	ldr	r0, [sl, #8]
   15ac4:	cmp	r2, r0
   15ac8:	bcc	15aa8 <__assert_fail@plt+0x45f4>
   15acc:	cmp	r0, #0
   15ad0:	beq	15ba0 <__assert_fail@plt+0x46ec>
   15ad4:	ldr	ip, [sl, #24]
   15ad8:	mov	r6, #0
   15adc:	add	lr, r6, r6, lsl #1
   15ae0:	add	r2, ip, lr, lsl #2
   15ae4:	ldr	r3, [r2, #4]
   15ae8:	cmp	r3, #1
   15aec:	blt	15b94 <__assert_fail@plt+0x46e0>
   15af0:	ldr	r1, [r2, #8]
   15af4:	mov	r5, #0
   15af8:	str	lr, [sp, #24]
   15afc:	str	r1, [sp, #20]
   15b00:	ldr	r0, [r1, r5, lsl #2]
   15b04:	ldr	r4, [sl, #28]
   15b08:	add	r0, r0, r0, lsl #1
   15b0c:	mov	r3, r4
   15b10:	ldr	r7, [r3, r0, lsl #2]!
   15b14:	mov	r8, r3
   15b18:	ldr	r2, [r8, #4]!
   15b1c:	cmp	r7, r2
   15b20:	bne	15b68 <__assert_fail@plt+0x46b4>
   15b24:	mov	r1, #2
   15b28:	mov	r9, sl
   15b2c:	add	sl, r4, r0, lsl #2
   15b30:	add	r1, r1, r7, lsl #1
   15b34:	str	r1, [r3]
   15b38:	lsl	r1, r1, #2
   15b3c:	ldr	r0, [sl, #8]!
   15b40:	bl	286e0 <__assert_fail@plt+0x1722c>
   15b44:	cmp	r0, #0
   15b48:	beq	15fdc <__assert_fail@plt+0x4b28>
   15b4c:	str	r0, [sl]
   15b50:	ldr	lr, [sp, #24]
   15b54:	ldr	r1, [sp, #20]
   15b58:	mov	sl, r9
   15b5c:	ldr	ip, [r9, #24]
   15b60:	ldr	r2, [r8]
   15b64:	b	15b70 <__assert_fail@plt+0x46bc>
   15b68:	add	r0, r4, r0, lsl #2
   15b6c:	ldr	r0, [r0, #8]
   15b70:	add	r3, r2, #1
   15b74:	add	r5, r5, #1
   15b78:	str	r3, [r8]
   15b7c:	str	r6, [r0, r2, lsl #2]
   15b80:	add	r0, ip, lr, lsl #2
   15b84:	ldr	r0, [r0, #4]
   15b88:	cmp	r5, r0
   15b8c:	blt	15b00 <__assert_fail@plt+0x464c>
   15b90:	ldr	r0, [sl, #8]
   15b94:	add	r6, r6, #1
   15b98:	cmp	r6, r0
   15b9c:	bcc	15adc <__assert_fail@plt+0x4628>
   15ba0:	mov	r0, #0
   15ba4:	str	r0, [fp, #-52]	; 0xffffffcc
   15ba8:	ldr	r0, [sp, #16]
   15bac:	cmp	r0, #0
   15bb0:	bne	15cfc <__assert_fail@plt+0x4848>
   15bb4:	ldr	r0, [sp, #28]
   15bb8:	ldrb	r2, [r0, #88]	; 0x58
   15bbc:	ands	r0, r2, #4
   15bc0:	beq	15cfc <__assert_fail@plt+0x4848>
   15bc4:	ldr	r0, [sp, #12]
   15bc8:	ldr	r0, [r0, #20]
   15bcc:	cmp	r0, #0
   15bd0:	bne	15cfc <__assert_fail@plt+0x4848>
   15bd4:	ldr	r5, [sp, #28]
   15bd8:	mov	r9, #0
   15bdc:	ldr	r7, [r5, #8]
   15be0:	cmp	r7, #0
   15be4:	beq	15cd0 <__assert_fail@plt+0x481c>
   15be8:	ldr	r3, [r5]
   15bec:	mov	r8, #0
   15bf0:	mov	ip, #1
   15bf4:	mov	lr, #139	; 0x8b
   15bf8:	mov	r6, #0
   15bfc:	mov	r4, #0
   15c00:	add	r5, r3, r4, lsl #3
   15c04:	ldrb	r1, [r5, #4]
   15c08:	sub	r1, r1, #1
   15c0c:	cmp	r1, #11
   15c10:	bhi	160b8 <__assert_fail@plt+0x4c04>
   15c14:	add	r0, pc, #0
   15c18:	ldr	pc, [r0, r1, lsl #2]
   15c1c:			; <UNDEFINED> instruction: 0x00015cb0
   15c20:	andeq	r5, r1, ip, asr #24
   15c24:	andeq	r5, r1, ip, asr ip
   15c28:	andeq	r5, r1, ip, asr #24
   15c2c:	andeq	r5, r1, r8, asr #25
   15c30:	strdeq	r5, [r1], -ip
   15c34:	strheq	r6, [r1], -r8
   15c38:	andeq	r5, r1, ip, asr #24
   15c3c:	andeq	r5, r1, ip, asr #24
   15c40:	andeq	r5, r1, ip, asr #24
   15c44:	andeq	r5, r1, ip, asr #24
   15c48:	muleq	r1, r0, ip
   15c4c:	add	r4, r4, #1
   15c50:	cmp	r4, r7
   15c54:	bcc	15c00 <__assert_fail@plt+0x474c>
   15c58:	b	15ff4 <__assert_fail@plt+0x4b40>
   15c5c:	ldr	r5, [r3, r4, lsl #3]
   15c60:	ldr	r0, [r5, #16]
   15c64:	cmp	r0, #0
   15c68:	bne	15cfc <__assert_fail@plt+0x4848>
   15c6c:	ldr	r0, [r5, #20]
   15c70:	cmp	r0, #0
   15c74:	ldreq	r0, [r5, #24]
   15c78:	cmpeq	r0, #0
   15c7c:	bne	15cfc <__assert_fail@plt+0x4848>
   15c80:	ldr	r0, [r5, #28]
   15c84:	cmp	r0, #0
   15c88:	beq	15c4c <__assert_fail@plt+0x4798>
   15c8c:	b	15cfc <__assert_fail@plt+0x4848>
   15c90:	ldr	r0, [r3, r4, lsl #3]
   15c94:	sub	r0, r0, #16
   15c98:	ror	r1, r0, #4
   15c9c:	cmp	r1, #7
   15ca0:	bhi	15cfc <__assert_fail@plt+0x4848>
   15ca4:	tst	lr, ip, lsl r1
   15ca8:	bne	15c4c <__assert_fail@plt+0x4798>
   15cac:	b	15cfc <__assert_fail@plt+0x4848>
   15cb0:	ldrsb	r0, [r5]
   15cb4:	cmp	r0, #0
   15cb8:	mov	r0, #0
   15cbc:	movwlt	r0, #1
   15cc0:	orr	r6, r6, r0
   15cc4:	b	15c4c <__assert_fail@plt+0x4798>
   15cc8:	mov	r8, #1
   15ccc:	b	15c4c <__assert_fail@plt+0x4798>
   15cd0:	mov	r8, #0
   15cd4:	mov	r0, #1
   15cd8:	and	r1, r2, #249	; 0xf9
   15cdc:	str	r0, [r5, #92]	; 0x5c
   15ce0:	ldr	r0, [r5, #76]	; 0x4c
   15ce4:	cmp	r0, #0
   15ce8:	movwgt	r9, #1
   15cec:	orr	r0, r8, r9
   15cf0:	and	r0, r0, #1
   15cf4:	orr	r0, r1, r0, lsl #1
   15cf8:	strb	r0, [r5, #88]	; 0x58
   15cfc:	ldr	r1, [sp, #28]
   15d00:	ldr	r2, [r1, #52]	; 0x34
   15d04:	ldr	r0, [r1, #24]
   15d08:	ldr	r2, [r2, #12]
   15d0c:	ldr	r2, [r2, #28]
   15d10:	str	r2, [r1, #72]	; 0x48
   15d14:	add	r2, r2, r2, lsl #1
   15d18:	add	r5, r0, r2, lsl #2
   15d1c:	mov	r4, r5
   15d20:	ldr	sl, [r4, #4]!
   15d24:	str	sl, [fp, #-44]	; 0xffffffd4
   15d28:	ldr	r0, [r4]
   15d2c:	cmp	r0, #1
   15d30:	blt	15e7c <__assert_fail@plt+0x49c8>
   15d34:	lsl	r0, sl, #2
   15d38:	str	sl, [fp, #-48]	; 0xffffffd0
   15d3c:	bl	286b0 <__assert_fail@plt+0x171fc>
   15d40:	cmp	r0, #0
   15d44:	str	r0, [fp, #-40]	; 0xffffffd8
   15d48:	beq	1609c <__assert_fail@plt+0x4be8>
   15d4c:	mov	r6, r0
   15d50:	ldr	r0, [r4]
   15d54:	ldr	r1, [r5, #8]
   15d58:	lsl	r2, r0, #2
   15d5c:	mov	r0, r6
   15d60:	bl	1125c <memcpy@plt>
   15d64:	ldr	r1, [sp, #28]
   15d68:	mov	r0, #0
   15d6c:	cmp	sl, #1
   15d70:	str	r0, [fp, #-32]	; 0xffffffe0
   15d74:	ldrge	r0, [r1, #76]	; 0x4c
   15d78:	cmpge	r0, #1
   15d7c:	blt	15e90 <__assert_fail@plt+0x49dc>
   15d80:	mov	ip, #0
   15d84:	sub	r8, fp, #48	; 0x30
   15d88:	mov	r9, #1
   15d8c:	b	15d94 <__assert_fail@plt+0x48e0>
   15d90:	ldr	r6, [fp, #-40]	; 0xffffffd8
   15d94:	ldr	r7, [r6, ip, lsl #2]
   15d98:	ldr	r2, [r1]
   15d9c:	add	r3, r2, r7, lsl #3
   15da0:	ldrb	r3, [r3, #4]
   15da4:	cmp	r3, #4
   15da8:	bne	15e6c <__assert_fail@plt+0x49b8>
   15dac:	mov	r3, #0
   15db0:	cmp	sl, #1
   15db4:	blt	15de8 <__assert_fail@plt+0x4934>
   15db8:	ldr	r5, [r6, r3, lsl #2]
   15dbc:	add	r4, r2, r5, lsl #3
   15dc0:	ldrb	r4, [r4, #4]
   15dc4:	cmp	r4, #9
   15dc8:	bne	15ddc <__assert_fail@plt+0x4928>
   15dcc:	ldr	r4, [r2, r7, lsl #3]
   15dd0:	ldr	r5, [r2, r5, lsl #3]
   15dd4:	cmp	r5, r4
   15dd8:	beq	15de8 <__assert_fail@plt+0x4934>
   15ddc:	add	r3, r3, #1
   15de0:	cmp	r3, sl
   15de4:	blt	15db8 <__assert_fail@plt+0x4904>
   15de8:	cmp	r3, sl
   15dec:	beq	15e6c <__assert_fail@plt+0x49b8>
   15df0:	ldr	r2, [r1, #20]
   15df4:	add	r0, r7, r7, lsl #1
   15df8:	cmp	sl, #1
   15dfc:	add	r0, r2, r0, lsl #2
   15e00:	ldr	r0, [r0, #8]
   15e04:	ldr	r0, [r0]
   15e08:	blt	15e44 <__assert_fail@plt+0x4990>
   15e0c:	mov	r2, #0
   15e10:	subs	r3, sl, #1
   15e14:	beq	15e38 <__assert_fail@plt+0x4984>
   15e18:	add	r5, r2, r3
   15e1c:	lsr	r4, r5, #1
   15e20:	ldr	r7, [r6, r4, lsl #2]
   15e24:	cmp	r7, r0
   15e28:	movge	r3, r4
   15e2c:	addlt	r2, r9, r5, lsr #1
   15e30:	cmp	r2, r3
   15e34:	bcc	15e18 <__assert_fail@plt+0x4964>
   15e38:	ldr	r2, [r6, r2, lsl #2]
   15e3c:	cmp	r2, r0
   15e40:	beq	15e6c <__assert_fail@plt+0x49b8>
   15e44:	ldr	r2, [r1, #24]
   15e48:	add	r1, r0, r0, lsl #1
   15e4c:	mov	r0, r8
   15e50:	add	r1, r2, r1, lsl #2
   15e54:	bl	1f590 <__assert_fail@plt+0xe0dc>
   15e58:	cmp	r0, #0
   15e5c:	bne	15fec <__assert_fail@plt+0x4b38>
   15e60:	ldr	sl, [fp, #-44]	; 0xffffffd4
   15e64:	ldr	r1, [sp, #28]
   15e68:	mov	ip, #0
   15e6c:	add	ip, ip, #1
   15e70:	cmp	ip, sl
   15e74:	blt	15d90 <__assert_fail@plt+0x48dc>
   15e78:	b	15e90 <__assert_fail@plt+0x49dc>
   15e7c:	mov	r0, #0
   15e80:	str	r0, [fp, #-44]	; 0xffffffd4
   15e84:	str	r0, [fp, #-48]	; 0xffffffd0
   15e88:	str	r0, [fp, #-40]	; 0xffffffd8
   15e8c:	str	r0, [fp, #-32]	; 0xffffffe0
   15e90:	sub	r0, fp, #32
   15e94:	sub	r2, fp, #48	; 0x30
   15e98:	mov	r3, #0
   15e9c:	bl	1f85c <__assert_fail@plt+0xe3a8>
   15ea0:	ldr	r1, [sp, #28]
   15ea4:	ldr	r7, [sp, #12]
   15ea8:	cmp	r0, #0
   15eac:	str	r0, [r1, #36]	; 0x24
   15eb0:	beq	15f38 <__assert_fail@plt+0x4a84>
   15eb4:	ldrsb	r2, [r0, #52]	; 0x34
   15eb8:	cmn	r2, #1
   15ebc:	ble	15ed0 <__assert_fail@plt+0x4a1c>
   15ec0:	str	r0, [r1, #40]	; 0x28
   15ec4:	str	r0, [r1, #44]	; 0x2c
   15ec8:	str	r0, [r1, #48]	; 0x30
   15ecc:	b	15f4c <__assert_fail@plt+0x4a98>
   15ed0:	sub	r4, fp, #32
   15ed4:	sub	r6, fp, #48	; 0x30
   15ed8:	mov	r3, #1
   15edc:	mov	r0, r4
   15ee0:	mov	r2, r6
   15ee4:	bl	1f85c <__assert_fail@plt+0xe3a8>
   15ee8:	ldr	r1, [sp, #28]
   15eec:	mov	r2, r6
   15ef0:	mov	r3, #2
   15ef4:	str	r0, [r1, #40]	; 0x28
   15ef8:	ldr	r1, [sp, #28]
   15efc:	mov	r0, r4
   15f00:	bl	1f85c <__assert_fail@plt+0xe3a8>
   15f04:	ldr	r1, [sp, #28]
   15f08:	mov	r2, r6
   15f0c:	mov	r3, #6
   15f10:	str	r0, [r1, #44]	; 0x2c
   15f14:	ldr	r1, [sp, #28]
   15f18:	mov	r0, r4
   15f1c:	bl	1f85c <__assert_fail@plt+0xe3a8>
   15f20:	ldr	r2, [sp, #28]
   15f24:	str	r0, [r2, #48]	; 0x30
   15f28:	ldr	r1, [r2, #40]	; 0x28
   15f2c:	cmp	r1, #0
   15f30:	cmpne	r0, #0
   15f34:	bne	15f40 <__assert_fail@plt+0x4a8c>
   15f38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15f3c:	b	15f58 <__assert_fail@plt+0x4aa4>
   15f40:	ldr	r0, [r2, #44]	; 0x2c
   15f44:	cmp	r0, #0
   15f48:	beq	15f38 <__assert_fail@plt+0x4a84>
   15f4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15f50:	bl	28878 <__assert_fail@plt+0x173c4>
   15f54:	mov	r0, #0
   15f58:	str	r0, [fp, #-52]	; 0xffffffcc
   15f5c:	ldr	r5, [r7]
   15f60:	ldr	r0, [r5, #56]	; 0x38
   15f64:	cmp	r0, #0
   15f68:	beq	15f80 <__assert_fail@plt+0x4acc>
   15f6c:	ldr	r4, [r0]
   15f70:	bl	28878 <__assert_fail@plt+0x173c4>
   15f74:	cmp	r4, #0
   15f78:	mov	r0, r4
   15f7c:	bne	15f6c <__assert_fail@plt+0x4ab8>
   15f80:	mov	r0, #31
   15f84:	mov	r4, #0
   15f88:	str	r0, [r5, #64]	; 0x40
   15f8c:	str	r4, [r5, #52]	; 0x34
   15f90:	str	r4, [r5, #56]	; 0x38
   15f94:	ldr	r0, [r5, #16]
   15f98:	bl	28878 <__assert_fail@plt+0x173c4>
   15f9c:	str	r4, [r5, #16]
   15fa0:	ldr	r0, [sp, #40]	; 0x28
   15fa4:	bl	28878 <__assert_fail@plt+0x173c4>
   15fa8:	ldr	r0, [sp, #44]	; 0x2c
   15fac:	bl	28878 <__assert_fail@plt+0x173c4>
   15fb0:	ldrb	r0, [sp, #107]	; 0x6b
   15fb4:	cmp	r0, #0
   15fb8:	beq	15fc4 <__assert_fail@plt+0x4b10>
   15fbc:	ldr	r0, [sp, #36]	; 0x24
   15fc0:	bl	28878 <__assert_fail@plt+0x173c4>
   15fc4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15fc8:	cmp	r0, #0
   15fcc:	bne	1606c <__assert_fail@plt+0x4bb8>
   15fd0:	mov	r0, r4
   15fd4:	sub	sp, fp, #28
   15fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fdc:	ldr	r9, [sp, #12]
   15fe0:	mov	r0, #12
   15fe4:	str	r0, [fp, #-52]	; 0xffffffcc
   15fe8:	b	1542c <__assert_fail@plt+0x3f78>
   15fec:	ldr	r7, [sp, #12]
   15ff0:	b	15f58 <__assert_fail@plt+0x4aa4>
   15ff4:	orr	r0, r6, r8
   15ff8:	tst	r0, #1
   15ffc:	beq	16064 <__assert_fail@plt+0x4bb0>
   16000:	ldr	r5, [sp, #28]
   16004:	mov	r2, #0
   16008:	mov	r7, #7
   1600c:	b	16014 <__assert_fail@plt+0x4b60>
   16010:	ldr	r3, [r5]
   16014:	add	r3, r3, r2, lsl #3
   16018:	ldr	r6, [r3, #4]
   1601c:	uxtb	r1, r6
   16020:	cmp	r1, #5
   16024:	beq	16044 <__assert_fail@plt+0x4b90>
   16028:	cmp	r1, #1
   1602c:	bne	1604c <__assert_fail@plt+0x4b98>
   16030:	ldrsb	r0, [r3]
   16034:	cmn	r0, #1
   16038:	bicle	r0, r6, #2097152	; 0x200000
   1603c:	strle	r0, [r3, #4]
   16040:	b	1604c <__assert_fail@plt+0x4b98>
   16044:	bfi	r6, r7, #0, #8
   16048:	str	r6, [r3, #4]
   1604c:	ldr	r0, [r5, #8]
   16050:	add	r2, r2, #1
   16054:	cmp	r2, r0
   16058:	bcc	16010 <__assert_fail@plt+0x4b5c>
   1605c:	ldrb	r2, [r5, #88]	; 0x58
   16060:	b	15cd4 <__assert_fail@plt+0x4820>
   16064:	ldr	r5, [sp, #28]
   16068:	b	15cd4 <__assert_fail@plt+0x4820>
   1606c:	ldr	r0, [sp, #8]
   16070:	cmp	r0, #0
   16074:	beq	16084 <__assert_fail@plt+0x4bd0>
   16078:	ldr	r0, [sp, #28]
   1607c:	add	r0, r0, #136	; 0x88
   16080:	bl	11214 <pthread_mutex_destroy@plt>
   16084:	ldr	r0, [sp, #28]
   16088:	bl	16760 <__assert_fail@plt+0x52ac>
   1608c:	mov	r0, #0
   16090:	str	r0, [r7]
   16094:	str	r0, [r7, #4]
   16098:	b	154c0 <__assert_fail@plt+0x400c>
   1609c:	ldr	r7, [sp, #12]
   160a0:	mov	r0, #0
   160a4:	str	r0, [fp, #-48]	; 0xffffffd0
   160a8:	str	r0, [fp, #-44]	; 0xffffffd4
   160ac:	mov	r0, #12
   160b0:	str	r0, [fp, #-32]	; 0xffffffe0
   160b4:	b	15f58 <__assert_fail@plt+0x4aa4>
   160b8:	bl	114a8 <abort@plt>
   160bc:	movw	r2, #46784	; 0xb6c0
   160c0:	movt	r2, #3
   160c4:	ldr	r1, [r2]
   160c8:	str	r0, [r2]
   160cc:	mov	r0, r1
   160d0:	bx	lr
   160d4:	push	{r4, r5, r6, sl, fp, lr}
   160d8:	add	fp, sp, #16
   160dc:	ldr	r5, [r0, #16]
   160e0:	ldr	r6, [r0]
   160e4:	mov	r4, r0
   160e8:	mov	r1, #0
   160ec:	mov	r2, #256	; 0x100
   160f0:	mov	r0, r5
   160f4:	bl	113d0 <memset@plt>
   160f8:	ldr	r1, [r6, #36]	; 0x24
   160fc:	mov	r0, r4
   16100:	mov	r2, r5
   16104:	bl	16170 <__assert_fail@plt+0x4cbc>
   16108:	ldr	r0, [r6, #36]	; 0x24
   1610c:	ldr	r1, [r6, #40]	; 0x28
   16110:	cmp	r0, r1
   16114:	beq	16128 <__assert_fail@plt+0x4c74>
   16118:	mov	r0, r4
   1611c:	mov	r2, r5
   16120:	bl	16170 <__assert_fail@plt+0x4cbc>
   16124:	ldr	r0, [r6, #36]	; 0x24
   16128:	ldr	r1, [r6, #44]	; 0x2c
   1612c:	cmp	r0, r1
   16130:	beq	16144 <__assert_fail@plt+0x4c90>
   16134:	mov	r0, r4
   16138:	mov	r2, r5
   1613c:	bl	16170 <__assert_fail@plt+0x4cbc>
   16140:	ldr	r0, [r6, #36]	; 0x24
   16144:	ldr	r1, [r6, #48]	; 0x30
   16148:	cmp	r0, r1
   1614c:	beq	1615c <__assert_fail@plt+0x4ca8>
   16150:	mov	r0, r4
   16154:	mov	r2, r5
   16158:	bl	16170 <__assert_fail@plt+0x4cbc>
   1615c:	ldrb	r0, [r4, #28]
   16160:	orr	r0, r0, #8
   16164:	strb	r0, [r4, #28]
   16168:	mov	r0, #0
   1616c:	pop	{r4, r5, r6, sl, fp, pc}
   16170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16174:	add	fp, sp, #28
   16178:	sub	sp, sp, #316	; 0x13c
   1617c:	ldr	r8, [r0]
   16180:	str	r0, [sp, #20]
   16184:	mov	r3, #0
   16188:	str	r2, [sp, #36]	; 0x24
   1618c:	ldr	r0, [r8, #92]	; 0x5c
   16190:	cmp	r0, #1
   16194:	ldreq	r0, [sp, #20]
   16198:	ldrbeq	r0, [r0, #14]
   1619c:	ubfxeq	r3, r0, #6, #1
   161a0:	ldr	r0, [r1, #8]
   161a4:	cmp	r0, #1
   161a8:	blt	1653c <__assert_fail@plt+0x5088>
   161ac:	add	r0, sp, #40	; 0x28
   161b0:	mov	r4, #1
   161b4:	mov	r2, #0
   161b8:	str	r3, [sp, #32]
   161bc:	str	r1, [sp, #12]
   161c0:	str	r8, [sp, #24]
   161c4:	add	r0, r0, #1
   161c8:	str	r0, [sp, #8]
   161cc:	movw	r0, #1
   161d0:	movt	r0, #32
   161d4:	add	r0, r0, #254	; 0xfe
   161d8:	str	r0, [sp, #4]
   161dc:	ldr	r0, [r1, #12]
   161e0:	str	r2, [sp, #16]
   161e4:	ldr	sl, [r0, r2, lsl #2]
   161e8:	ldr	r0, [r8]
   161ec:	add	r1, r0, sl, lsl #3
   161f0:	ldrb	r5, [r1, #4]
   161f4:	sub	r1, r5, #1
   161f8:	cmp	r1, #6
   161fc:	bhi	16524 <__assert_fail@plt+0x5070>
   16200:	add	r2, pc, #0
   16204:	ldr	pc, [r2, r1, lsl #2]
   16208:	andeq	r6, r1, r4, lsr #4
   1620c:	andeq	r6, r1, r4, asr #10
   16210:	andeq	r6, r1, r4, lsr r3
   16214:	andeq	r6, r1, r4, lsr #10
   16218:	andeq	r6, r1, r4, asr #10
   1621c:	ldrdeq	r6, [r1], -r8
   16220:	andeq	r6, r1, r4, asr #10
   16224:	ldrb	r5, [r0, sl, lsl #3]
   16228:	ldr	r0, [sp, #36]	; 0x24
   1622c:	cmp	r3, #0
   16230:	strb	r4, [r0, r5]
   16234:	beq	16250 <__assert_fail@plt+0x4d9c>
   16238:	bl	1134c <__ctype_tolower_loc@plt>
   1623c:	ldr	r0, [r0]
   16240:	ldr	r3, [sp, #32]
   16244:	ldr	r1, [sp, #36]	; 0x24
   16248:	ldr	r0, [r0, r5, lsl #2]
   1624c:	strb	r4, [r1, r0]
   16250:	ldr	r0, [sp, #20]
   16254:	ldrb	r0, [r0, #14]
   16258:	tst	r0, #64	; 0x40
   1625c:	beq	16524 <__assert_fail@plt+0x5070>
   16260:	ldr	r0, [r8, #92]	; 0x5c
   16264:	cmp	r0, #2
   16268:	blt	16524 <__assert_fail@plt+0x5070>
   1626c:	ldr	r0, [r8]
   16270:	add	r1, sl, #1
   16274:	ldr	r5, [sp, #4]
   16278:	movw	r6, #1
   1627c:	add	r9, sp, #40	; 0x28
   16280:	mov	r7, #0
   16284:	movt	r6, #32
   16288:	ldrb	r0, [r0, sl, lsl #3]
   1628c:	strb	r0, [sp, #40]	; 0x28
   16290:	ldr	r0, [r8, #8]
   16294:	cmp	r1, r0
   16298:	ldr	r0, [sp, #8]
   1629c:	bcs	162dc <__assert_fail@plt+0x4e28>
   162a0:	ldr	r0, [sp, #8]
   162a4:	ldr	r1, [r8]
   162a8:	add	r1, r1, sl, lsl #3
   162ac:	ldr	r2, [r1, #12]
   162b0:	and	r2, r2, r5
   162b4:	cmp	r2, r6
   162b8:	bne	162dc <__assert_fail@plt+0x4e28>
   162bc:	ldrb	r1, [r1, #8]
   162c0:	add	r3, sl, #2
   162c4:	strb	r1, [r0], #1
   162c8:	add	r1, sl, #1
   162cc:	ldr	r2, [r8, #8]
   162d0:	mov	sl, r1
   162d4:	cmp	r3, r2
   162d8:	bcc	162a4 <__assert_fail@plt+0x4df0>
   162dc:	sub	r6, r0, r9
   162e0:	sub	r5, fp, #48	; 0x30
   162e4:	sub	r0, fp, #36	; 0x24
   162e8:	mov	r1, r9
   162ec:	str	r7, [fp, #-44]	; 0xffffffd4
   162f0:	str	r7, [fp, #-48]	; 0xffffffd0
   162f4:	mov	r2, r6
   162f8:	mov	r3, r5
   162fc:	bl	288d8 <__assert_fail@plt+0x17424>
   16300:	cmp	r0, r6
   16304:	bne	16454 <__assert_fail@plt+0x4fa0>
   16308:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1630c:	bl	11274 <towlower@plt>
   16310:	mov	r1, r0
   16314:	mov	r0, r9
   16318:	mov	r2, r5
   1631c:	bl	111e4 <wcrtomb@plt>
   16320:	cmn	r0, #1
   16324:	ldrbne	r0, [sp, #40]	; 0x28
   16328:	ldrne	r1, [sp, #36]	; 0x24
   1632c:	strbne	r4, [r1, r0]
   16330:	b	16454 <__assert_fail@plt+0x4fa0>
   16334:	ldr	r5, [sp, #36]	; 0x24
   16338:	mov	r7, #0
   1633c:	mov	r6, #0
   16340:	mov	r9, #0
   16344:	str	sl, [sp, #28]
   16348:	b	1635c <__assert_fail@plt+0x4ea8>
   1634c:	ldr	r0, [r8]
   16350:	add	r7, r7, #128	; 0x80
   16354:	add	r5, r5, #32
   16358:	add	r6, r6, #32
   1635c:	ldr	r0, [r0, sl, lsl #3]
   16360:	mov	sl, #0
   16364:	ldr	r8, [r0, r9, lsl #2]
   16368:	tst	r8, r4, lsl sl
   1636c:	beq	163b4 <__assert_fail@plt+0x4f00>
   16370:	mov	r0, r5
   16374:	cmp	r3, #0
   16378:	strb	r4, [r0, sl]!
   1637c:	beq	163b4 <__assert_fail@plt+0x4f00>
   16380:	add	r1, r6, sl
   16384:	add	r1, r1, #128	; 0x80
   16388:	lsr	r1, r1, #7
   1638c:	cmp	r1, #2
   16390:	bhi	163b0 <__assert_fail@plt+0x4efc>
   16394:	bl	1134c <__ctype_tolower_loc@plt>
   16398:	ldr	r0, [r0]
   1639c:	ldr	r1, [sp, #36]	; 0x24
   163a0:	ldr	r3, [sp, #32]
   163a4:	add	r0, r0, r7
   163a8:	ldr	r0, [r0, sl, lsl #2]
   163ac:	add	r0, r1, r0
   163b0:	strb	r4, [r0]
   163b4:	add	sl, sl, #1
   163b8:	cmp	sl, #32
   163bc:	bne	16368 <__assert_fail@plt+0x4eb4>
   163c0:	ldr	r8, [sp, #24]
   163c4:	ldr	sl, [sp, #28]
   163c8:	add	r9, r9, #1
   163cc:	cmp	r9, #8
   163d0:	bne	1634c <__assert_fail@plt+0x4e98>
   163d4:	b	16524 <__assert_fail@plt+0x5070>
   163d8:	ldr	r6, [r0, sl, lsl #3]
   163dc:	ldr	r0, [r8, #92]	; 0x5c
   163e0:	cmp	r0, #2
   163e4:	blt	1645c <__assert_fail@plt+0x4fa8>
   163e8:	ldr	r0, [r6, #36]	; 0x24
   163ec:	cmp	r0, #0
   163f0:	bne	16408 <__assert_fail@plt+0x4f54>
   163f4:	ldrb	r0, [r6, #16]
   163f8:	tst	r0, #1
   163fc:	ldreq	r0, [r6, #32]
   16400:	cmpeq	r0, #0
   16404:	beq	1645c <__assert_fail@plt+0x4fa8>
   16408:	mov	r6, #0
   1640c:	add	r5, sp, #40	; 0x28
   16410:	sub	r7, fp, #48	; 0x30
   16414:	strb	r6, [fp, #-48]	; 0xffffffd0
   16418:	mov	r0, #0
   1641c:	mov	r1, r7
   16420:	mov	r2, #1
   16424:	mov	r3, r5
   16428:	str	r6, [sp, #44]	; 0x2c
   1642c:	str	r6, [sp, #40]	; 0x28
   16430:	bl	288d8 <__assert_fail@plt+0x17424>
   16434:	cmn	r0, #2
   16438:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   1643c:	ldreq	r0, [sp, #36]	; 0x24
   16440:	strbeq	r4, [r0, r1]
   16444:	add	r0, r1, #1
   16448:	tst	r0, #255	; 0xff
   1644c:	strb	r0, [fp, #-48]	; 0xffffffd0
   16450:	bne	16418 <__assert_fail@plt+0x4f64>
   16454:	ldr	r3, [sp, #32]
   16458:	b	16524 <__assert_fail@plt+0x5070>
   1645c:	ldr	r0, [r6, #20]
   16460:	cmp	r0, #1
   16464:	blt	16524 <__assert_fail@plt+0x5070>
   16468:	mov	r9, #0
   1646c:	mov	r0, #0
   16470:	add	r7, sp, #40	; 0x28
   16474:	sub	r2, fp, #48	; 0x30
   16478:	str	r0, [fp, #-44]	; 0xffffffd4
   1647c:	str	r0, [fp, #-48]	; 0xffffffd0
   16480:	ldr	r0, [r6]
   16484:	ldr	r1, [r0, r9, lsl #2]
   16488:	mov	r0, r7
   1648c:	bl	111e4 <wcrtomb@plt>
   16490:	ldr	r3, [sp, #32]
   16494:	cmn	r0, #1
   16498:	beq	164c8 <__assert_fail@plt+0x5014>
   1649c:	ldrb	r5, [sp, #40]	; 0x28
   164a0:	ldr	r0, [sp, #36]	; 0x24
   164a4:	cmp	r3, #0
   164a8:	strb	r4, [r0, r5]
   164ac:	beq	164c8 <__assert_fail@plt+0x5014>
   164b0:	bl	1134c <__ctype_tolower_loc@plt>
   164b4:	ldr	r0, [r0]
   164b8:	ldr	r3, [sp, #32]
   164bc:	ldr	r1, [sp, #36]	; 0x24
   164c0:	ldr	r0, [r0, r5, lsl #2]
   164c4:	strb	r4, [r1, r0]
   164c8:	ldr	r0, [sp, #20]
   164cc:	ldrb	r0, [r0, #14]
   164d0:	tst	r0, #64	; 0x40
   164d4:	beq	16514 <__assert_fail@plt+0x5060>
   164d8:	ldr	r0, [r8, #92]	; 0x5c
   164dc:	cmp	r0, #2
   164e0:	blt	16514 <__assert_fail@plt+0x5060>
   164e4:	ldr	r0, [r6]
   164e8:	ldr	r0, [r0, r9, lsl #2]
   164ec:	bl	11274 <towlower@plt>
   164f0:	mov	r1, r0
   164f4:	mov	r0, r7
   164f8:	sub	r2, fp, #48	; 0x30
   164fc:	bl	111e4 <wcrtomb@plt>
   16500:	cmn	r0, #1
   16504:	ldr	r3, [sp, #32]
   16508:	ldrbne	r0, [sp, #40]	; 0x28
   1650c:	ldrne	r1, [sp, #36]	; 0x24
   16510:	strbne	r4, [r1, r0]
   16514:	ldr	r0, [r6, #20]
   16518:	add	r9, r9, #1
   1651c:	cmp	r9, r0
   16520:	blt	1646c <__assert_fail@plt+0x4fb8>
   16524:	ldr	r1, [sp, #12]
   16528:	ldr	r2, [sp, #16]
   1652c:	ldr	r0, [r1, #8]
   16530:	add	r2, r2, #1
   16534:	cmp	r2, r0
   16538:	blt	161dc <__assert_fail@plt+0x4d28>
   1653c:	sub	sp, fp, #28
   16540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16544:	ldr	r0, [sp, #36]	; 0x24
   16548:	mov	r1, #1
   1654c:	mov	r2, #256	; 0x100
   16550:	bl	113d0 <memset@plt>
   16554:	cmp	r5, #2
   16558:	ldreq	r1, [sp, #20]
   1655c:	ldrbeq	r0, [r1, #28]
   16560:	orreq	r0, r0, #1
   16564:	strbeq	r0, [r1, #28]
   16568:	sub	sp, fp, #28
   1656c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16570:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16574:	add	fp, sp, #24
   16578:	mov	r4, r0
   1657c:	mov	r0, #0
   16580:	mov	r6, r2
   16584:	mov	r8, r1
   16588:	str	r0, [r4]
   1658c:	str	r0, [r4, #4]
   16590:	str	r0, [r4, #8]
   16594:	mov	r0, #256	; 0x100
   16598:	bl	286b0 <__assert_fail@plt+0x171fc>
   1659c:	cmp	r0, #0
   165a0:	str	r0, [r4, #16]
   165a4:	beq	16654 <__assert_fail@plt+0x51a0>
   165a8:	movw	r0, #45820	; 0xb2fc
   165ac:	tst	r6, #1
   165b0:	and	r1, r6, #2
   165b4:	movt	r0, #3
   165b8:	movweq	r0, #710	; 0x2c6
   165bc:	movteq	r0, #257	; 0x101
   165c0:	tst	r6, #4
   165c4:	orr	r5, r0, r1, lsl #21
   165c8:	bne	165dc <__assert_fail@plt+0x5128>
   165cc:	ldrb	r0, [r4, #28]
   165d0:	and	r0, r0, #127	; 0x7f
   165d4:	strb	r0, [r4, #28]
   165d8:	b	165fc <__assert_fail@plt+0x5148>
   165dc:	ldrb	r0, [r4, #28]
   165e0:	mvn	r1, #127	; 0x7f
   165e4:	orr	r0, r0, r1
   165e8:	movw	r1, #45758	; 0xb2be
   165ec:	movt	r1, #323	; 0x143
   165f0:	strb	r0, [r4, #28]
   165f4:	and	r1, r5, r1
   165f8:	orr	r5, r1, #256	; 0x100
   165fc:	and	r1, r6, #8
   16600:	and	r0, r0, #239	; 0xef
   16604:	mov	r7, #0
   16608:	orr	r0, r0, r1, lsl #1
   1660c:	str	r7, [r4, #20]
   16610:	strb	r0, [r4, #28]
   16614:	mov	r0, r8
   16618:	bl	11394 <strlen@plt>
   1661c:	mov	r2, r0
   16620:	mov	r0, r4
   16624:	mov	r1, r8
   16628:	mov	r3, r5
   1662c:	bl	14c10 <__assert_fail@plt+0x375c>
   16630:	mov	r5, r0
   16634:	cmp	r0, #16
   16638:	movweq	r5, #8
   1663c:	cmp	r5, #0
   16640:	bne	16660 <__assert_fail@plt+0x51ac>
   16644:	mov	r0, r4
   16648:	bl	160d4 <__assert_fail@plt+0x4c20>
   1664c:	mov	r0, r7
   16650:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16654:	mov	r7, #12
   16658:	mov	r0, r7
   1665c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16660:	ldr	r0, [r4, #16]
   16664:	bl	28878 <__assert_fail@plt+0x173c4>
   16668:	mov	r0, r5
   1666c:	str	r7, [r4, #16]
   16670:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16674:	push	{r4, r5, r6, r7, fp, lr}
   16678:	add	fp, sp, #16
   1667c:	cmp	r0, #17
   16680:	bcs	166f4 <__assert_fail@plt+0x5240>
   16684:	movw	r1, #39912	; 0x9be8
   16688:	mov	r4, r2
   1668c:	mov	r2, #5
   16690:	mov	r5, r3
   16694:	movt	r1, #2
   16698:	ldr	r0, [r1, r0, lsl #2]
   1669c:	movw	r1, #39528	; 0x9a68
   166a0:	movt	r1, #2
   166a4:	add	r1, r1, r0
   166a8:	mov	r0, #0
   166ac:	bl	112b0 <dcgettext@plt>
   166b0:	mov	r6, r0
   166b4:	bl	11394 <strlen@plt>
   166b8:	add	r7, r0, #1
   166bc:	cmp	r5, #0
   166c0:	beq	166dc <__assert_fail@plt+0x5228>
   166c4:	cmp	r7, r5
   166c8:	mov	r2, r7
   166cc:	bhi	166e4 <__assert_fail@plt+0x5230>
   166d0:	mov	r0, r4
   166d4:	mov	r1, r6
   166d8:	bl	1125c <memcpy@plt>
   166dc:	mov	r0, r7
   166e0:	pop	{r4, r5, r6, r7, fp, pc}
   166e4:	sub	r2, r5, #1
   166e8:	mov	r0, #0
   166ec:	strb	r0, [r4, r2]
   166f0:	b	166d0 <__assert_fail@plt+0x521c>
   166f4:	bl	114a8 <abort@plt>
   166f8:	push	{r4, r5, fp, lr}
   166fc:	add	fp, sp, #8
   16700:	ldr	r5, [r0]
   16704:	mov	r4, r0
   16708:	cmp	r5, #0
   1670c:	beq	16738 <__assert_fail@plt+0x5284>
   16710:	movw	r0, #0
   16714:	movw	r1, #0
   16718:	movt	r0, #0
   1671c:	movt	r1, #0
   16720:	orrs	r0, r1, r0
   16724:	beq	16730 <__assert_fail@plt+0x527c>
   16728:	add	r0, r5, #136	; 0x88
   1672c:	bl	11214 <pthread_mutex_destroy@plt>
   16730:	mov	r0, r5
   16734:	bl	16760 <__assert_fail@plt+0x52ac>
   16738:	mov	r5, #0
   1673c:	str	r5, [r4]
   16740:	str	r5, [r4, #4]
   16744:	ldr	r0, [r4, #16]
   16748:	bl	28878 <__assert_fail@plt+0x173c4>
   1674c:	str	r5, [r4, #16]
   16750:	ldr	r0, [r4, #20]
   16754:	bl	28878 <__assert_fail@plt+0x173c4>
   16758:	str	r5, [r4, #20]
   1675c:	pop	{r4, r5, fp, pc}
   16760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16764:	add	fp, sp, #28
   16768:	sub	sp, sp, #4
   1676c:	mov	sl, r0
   16770:	ldr	r0, [r0]
   16774:	cmp	r0, #0
   16778:	ldrne	r1, [sl, #8]
   1677c:	cmpne	r1, #0
   16780:	beq	167f8 <__assert_fail@plt+0x5344>
   16784:	movw	r7, #255	; 0xff
   16788:	mov	r6, #0
   1678c:	movt	r7, #4
   16790:	b	16798 <__assert_fail@plt+0x52e4>
   16794:	ldr	r0, [sl]
   16798:	add	r1, r0, r6, lsl #3
   1679c:	ldr	r1, [r1, #4]
   167a0:	and	r1, r1, r7
   167a4:	cmp	r1, #3
   167a8:	beq	167e0 <__assert_fail@plt+0x532c>
   167ac:	cmp	r1, #6
   167b0:	bne	167e8 <__assert_fail@plt+0x5334>
   167b4:	ldr	r5, [r0, r6, lsl #3]
   167b8:	ldr	r0, [r5]
   167bc:	bl	28878 <__assert_fail@plt+0x173c4>
   167c0:	ldr	r0, [r5, #4]
   167c4:	bl	28878 <__assert_fail@plt+0x173c4>
   167c8:	ldr	r0, [r5, #8]
   167cc:	bl	28878 <__assert_fail@plt+0x173c4>
   167d0:	ldr	r0, [r5, #12]
   167d4:	bl	28878 <__assert_fail@plt+0x173c4>
   167d8:	mov	r0, r5
   167dc:	b	167e4 <__assert_fail@plt+0x5330>
   167e0:	ldr	r0, [r0, r6, lsl #3]
   167e4:	bl	28878 <__assert_fail@plt+0x173c4>
   167e8:	ldr	r0, [sl, #8]
   167ec:	add	r6, r6, #1
   167f0:	cmp	r6, r0
   167f4:	bcc	16794 <__assert_fail@plt+0x52e0>
   167f8:	ldr	r0, [sl, #12]
   167fc:	bl	28878 <__assert_fail@plt+0x173c4>
   16800:	ldr	r0, [sl, #8]
   16804:	cmp	r0, #0
   16808:	beq	16874 <__assert_fail@plt+0x53c0>
   1680c:	add	r7, sl, #20
   16810:	add	r8, sl, #28
   16814:	add	r9, sl, #24
   16818:	mov	r5, #0
   1681c:	mov	r6, #8
   16820:	ldr	r0, [r9]
   16824:	cmp	r0, #0
   16828:	beq	16834 <__assert_fail@plt+0x5380>
   1682c:	ldr	r0, [r0, r6]
   16830:	bl	28878 <__assert_fail@plt+0x173c4>
   16834:	ldr	r0, [r8]
   16838:	cmp	r0, #0
   1683c:	beq	16848 <__assert_fail@plt+0x5394>
   16840:	ldr	r0, [r0, r6]
   16844:	bl	28878 <__assert_fail@plt+0x173c4>
   16848:	ldr	r0, [r7]
   1684c:	cmp	r0, #0
   16850:	beq	1685c <__assert_fail@plt+0x53a8>
   16854:	ldr	r0, [r0, r6]
   16858:	bl	28878 <__assert_fail@plt+0x173c4>
   1685c:	ldr	r0, [sl, #8]
   16860:	add	r5, r5, #1
   16864:	add	r6, r6, #12
   16868:	cmp	r5, r0
   1686c:	bcc	16820 <__assert_fail@plt+0x536c>
   16870:	b	16880 <__assert_fail@plt+0x53cc>
   16874:	add	r8, sl, #28
   16878:	add	r9, sl, #24
   1687c:	add	r7, sl, #20
   16880:	ldr	r0, [r7]
   16884:	bl	28878 <__assert_fail@plt+0x173c4>
   16888:	ldr	r0, [r9]
   1688c:	bl	28878 <__assert_fail@plt+0x173c4>
   16890:	ldr	r0, [r8]
   16894:	bl	28878 <__assert_fail@plt+0x173c4>
   16898:	ldr	r0, [sl]
   1689c:	bl	28878 <__assert_fail@plt+0x173c4>
   168a0:	ldr	r5, [sl, #32]
   168a4:	cmp	r5, #0
   168a8:	beq	16908 <__assert_fail@plt+0x5454>
   168ac:	mov	r6, #0
   168b0:	b	168bc <__assert_fail@plt+0x5408>
   168b4:	ldr	r5, [sl, #32]
   168b8:	add	r6, r6, #1
   168bc:	add	r0, r6, r6, lsl #1
   168c0:	ldr	r0, [r5, r0, lsl #2]!
   168c4:	add	r7, r5, #8
   168c8:	cmp	r0, #1
   168cc:	blt	168f0 <__assert_fail@plt+0x543c>
   168d0:	mov	r4, #0
   168d4:	ldr	r0, [r7]
   168d8:	ldr	r0, [r0, r4, lsl #2]
   168dc:	bl	19cbc <__assert_fail@plt+0x8808>
   168e0:	ldr	r0, [r5]
   168e4:	add	r4, r4, #1
   168e8:	cmp	r4, r0
   168ec:	blt	168d4 <__assert_fail@plt+0x5420>
   168f0:	ldr	r0, [r7]
   168f4:	bl	28878 <__assert_fail@plt+0x173c4>
   168f8:	ldr	r0, [sl, #68]	; 0x44
   168fc:	cmp	r6, r0
   16900:	bcc	168b4 <__assert_fail@plt+0x5400>
   16904:	ldr	r5, [sl, #32]
   16908:	mov	r0, r5
   1690c:	bl	28878 <__assert_fail@plt+0x173c4>
   16910:	ldr	r0, [sl, #60]	; 0x3c
   16914:	movw	r1, #39980	; 0x9c2c
   16918:	movt	r1, #2
   1691c:	cmp	r0, r1
   16920:	beq	16928 <__assert_fail@plt+0x5474>
   16924:	bl	28878 <__assert_fail@plt+0x173c4>
   16928:	ldr	r0, [sl, #132]	; 0x84
   1692c:	bl	28878 <__assert_fail@plt+0x173c4>
   16930:	mov	r0, sl
   16934:	sub	sp, fp, #28
   16938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1693c:	b	28878 <__assert_fail@plt+0x173c4>
   16940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16944:	add	fp, sp, #28
   16948:	sub	sp, sp, #28
   1694c:	ldr	sl, [fp, #8]
   16950:	mov	r7, #2
   16954:	cmp	sl, #7
   16958:	bhi	16a2c <__assert_fail@plt+0x5578>
   1695c:	mov	r5, r0
   16960:	ldr	r0, [r0]
   16964:	mov	r6, r3
   16968:	mov	r9, r2
   1696c:	mov	r4, r1
   16970:	tst	sl, #4
   16974:	str	r0, [sp, #24]
   16978:	bne	16990 <__assert_fail@plt+0x54dc>
   1697c:	mov	r0, r4
   16980:	bl	11394 <strlen@plt>
   16984:	mov	r7, r0
   16988:	mov	r8, #0
   1698c:	b	16998 <__assert_fail@plt+0x54e4>
   16990:	ldr	r8, [r6]
   16994:	ldr	r7, [r6, #4]
   16998:	movw	r0, #0
   1699c:	movw	r1, #0
   169a0:	movt	r0, #0
   169a4:	movt	r1, #0
   169a8:	orrs	r0, r1, r0
   169ac:	str	r0, [sp, #20]
   169b0:	beq	169c0 <__assert_fail@plt+0x550c>
   169b4:	ldr	r0, [sp, #24]
   169b8:	add	r0, r0, #136	; 0x88
   169bc:	bl	11244 <pthread_mutex_lock@plt>
   169c0:	ldrb	r0, [r5, #28]
   169c4:	tst	r0, #16
   169c8:	bne	169dc <__assert_fail@plt+0x5528>
   169cc:	str	r7, [sp]
   169d0:	stmib	sp, {r7, r9}
   169d4:	str	r6, [sp, #12]
   169d8:	b	169f0 <__assert_fail@plt+0x553c>
   169dc:	mov	r0, #0
   169e0:	str	r7, [sp]
   169e4:	str	r7, [sp, #4]
   169e8:	str	r0, [sp, #8]
   169ec:	str	r0, [sp, #12]
   169f0:	mov	r0, r5
   169f4:	mov	r1, r4
   169f8:	mov	r2, r7
   169fc:	mov	r3, r8
   16a00:	str	sl, [sp, #16]
   16a04:	bl	16a38 <__assert_fail@plt+0x5584>
   16a08:	mov	r7, r0
   16a0c:	ldr	r0, [sp, #20]
   16a10:	cmp	r0, #0
   16a14:	beq	16a24 <__assert_fail@plt+0x5570>
   16a18:	ldr	r0, [sp, #24]
   16a1c:	add	r0, r0, #136	; 0x88
   16a20:	bl	111a8 <pthread_mutex_unlock@plt>
   16a24:	cmp	r7, #0
   16a28:	movwne	r7, #1
   16a2c:	mov	r0, r7
   16a30:	sub	sp, fp, #28
   16a34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a3c:	add	fp, sp, #28
   16a40:	sub	sp, sp, #412	; 0x19c
   16a44:	ldr	r8, [r0]
   16a48:	str	r2, [sp, #68]	; 0x44
   16a4c:	str	r1, [sp, #100]	; 0x64
   16a50:	mov	sl, r0
   16a54:	add	r0, sp, #104	; 0x68
   16a58:	mov	r1, #0
   16a5c:	mov	r2, #136	; 0x88
   16a60:	mov	r6, r3
   16a64:	mov	r4, #0
   16a68:	bl	113d0 <memset@plt>
   16a6c:	str	r8, [sp, #188]	; 0xbc
   16a70:	ldr	r0, [fp, #8]
   16a74:	mov	ip, #0
   16a78:	ldr	r1, [sl, #16]
   16a7c:	cmp	r1, #0
   16a80:	beq	16a9c <__assert_fail@plt+0x55e8>
   16a84:	ldrb	r2, [sl, #28]
   16a88:	and	r2, r2, #9
   16a8c:	cmp	r2, #8
   16a90:	movne	r1, #0
   16a94:	subs	ip, r6, r0
   16a98:	movne	ip, r1
   16a9c:	ldr	r2, [sl, #24]
   16aa0:	ldr	r7, [fp, #16]
   16aa4:	ldr	r1, [sl, #8]
   16aa8:	mov	r9, #1
   16aac:	mvn	r3, r2
   16ab0:	cmp	r2, r7
   16ab4:	addcc	r4, r3, r7
   16ab8:	cmp	r1, #0
   16abc:	str	r4, [sp, #32]
   16ac0:	beq	19490 <__assert_fail@plt+0x7fdc>
   16ac4:	ldr	r1, [r8, #36]	; 0x24
   16ac8:	cmp	r1, #0
   16acc:	ldrne	r2, [r8, #40]	; 0x28
   16ad0:	cmpne	r2, #0
   16ad4:	beq	19490 <__assert_fail@plt+0x7fdc>
   16ad8:	ldr	r3, [r8, #44]	; 0x2c
   16adc:	cmp	r3, #0
   16ae0:	ldrne	r7, [r8, #48]	; 0x30
   16ae4:	cmpne	r7, #0
   16ae8:	beq	19490 <__assert_fail@plt+0x7fdc>
   16aec:	ldr	r1, [r1, #8]
   16af0:	ldr	r7, [sl, #20]
   16af4:	cmp	r1, #0
   16af8:	bne	16b08 <__assert_fail@plt+0x5654>
   16afc:	ldr	r1, [r2, #8]
   16b00:	cmp	r1, #0
   16b04:	beq	18690 <__assert_fail@plt+0x71dc>
   16b08:	str	r0, [sp, #76]	; 0x4c
   16b0c:	ldr	r0, [sp, #32]
   16b10:	ldr	r1, [fp, #16]
   16b14:	subs	lr, r1, r0
   16b18:	mov	r0, #1
   16b1c:	str	r0, [sp, #44]	; 0x2c
   16b20:	bne	16b34 <__assert_fail@plt+0x5680>
   16b24:	ldr	r0, [r8, #76]	; 0x4c
   16b28:	cmp	r0, #0
   16b2c:	movwne	r0, #1
   16b30:	str	r0, [sp, #44]	; 0x2c
   16b34:	ldr	r0, [sl, #12]
   16b38:	ldr	r2, [r8, #92]	; 0x5c
   16b3c:	ldr	r3, [sp, #100]	; 0x64
   16b40:	ldr	r1, [r8, #8]
   16b44:	str	r7, [sp, #168]	; 0xa8
   16b48:	str	sl, [sp, #80]	; 0x50
   16b4c:	str	r3, [sp, #104]	; 0x68
   16b50:	str	r2, [sp, #184]	; 0xb8
   16b54:	ubfx	r3, r0, #22, #1
   16b58:	and	r0, r0, #4194304	; 0x400000
   16b5c:	ldr	r4, [sp, #68]	; 0x44
   16b60:	add	r5, r1, #1
   16b64:	orrs	sl, r7, r0
   16b68:	strb	r3, [sp, #176]	; 0xb0
   16b6c:	add	r3, sp, #104	; 0x68
   16b70:	movwne	sl, #1
   16b74:	add	r3, r3, #44	; 0x2c
   16b78:	cmp	r2, r5
   16b7c:	strb	sl, [sp, #179]	; 0xb3
   16b80:	movgt	r5, r2
   16b84:	ldrb	r0, [r8, #88]	; 0x58
   16b88:	vdup.32	q8, r4
   16b8c:	vst1.32	{d16-d17}, [r3]
   16b90:	ubfx	r3, r0, #3, #1
   16b94:	strb	r3, [sp, #178]	; 0xb2
   16b98:	ubfx	r0, r0, #2, #1
   16b9c:	str	r8, [sp, #96]	; 0x60
   16ba0:	str	ip, [sp, #88]	; 0x58
   16ba4:	str	r7, [sp, #84]	; 0x54
   16ba8:	strb	r0, [sp, #177]	; 0xb1
   16bac:	add	r0, r4, #1
   16bb0:	cmp	r0, r5
   16bb4:	movlt	r5, r0
   16bb8:	cmp	r2, #2
   16bbc:	blt	16bf8 <__assert_fail@plt+0x5744>
   16bc0:	mov	r9, #12
   16bc4:	cmn	r5, #-1073741823	; 0xc0000001
   16bc8:	bhi	1943c <__assert_fail@plt+0x7f88>
   16bcc:	lsl	r1, r5, #2
   16bd0:	mov	r0, #0
   16bd4:	mov	r4, lr
   16bd8:	bl	286e0 <__assert_fail@plt+0x1722c>
   16bdc:	ldr	r7, [sp, #84]	; 0x54
   16be0:	ldr	ip, [sp, #88]	; 0x58
   16be4:	cmp	r0, #0
   16be8:	beq	1943c <__assert_fail@plt+0x7f88>
   16bec:	ldr	r8, [sp, #96]	; 0x60
   16bf0:	mov	lr, r4
   16bf4:	str	r0, [sp, #112]	; 0x70
   16bf8:	cmp	sl, #0
   16bfc:	ldr	sl, [sp, #80]	; 0x50
   16c00:	mov	r4, #1
   16c04:	beq	16c34 <__assert_fail@plt+0x5780>
   16c08:	mov	r0, #0
   16c0c:	mov	r1, r5
   16c10:	mov	r9, lr
   16c14:	mov	r4, #0
   16c18:	bl	286e0 <__assert_fail@plt+0x1722c>
   16c1c:	cmp	r0, #0
   16c20:	beq	19268 <__assert_fail@plt+0x7db4>
   16c24:	ldr	ip, [sp, #88]	; 0x58
   16c28:	ldr	r7, [sp, #84]	; 0x54
   16c2c:	mov	lr, r9
   16c30:	str	r0, [sp, #108]	; 0x6c
   16c34:	add	r1, r8, #96	; 0x60
   16c38:	str	r5, [sp, #140]	; 0x8c
   16c3c:	ldr	r0, [fp, #12]
   16c40:	cmp	r4, #0
   16c44:	str	r1, [sp, #172]	; 0xac
   16c48:	ldrb	r1, [r8, #88]	; 0x58
   16c4c:	ubfx	r1, r1, #4, #1
   16c50:	strb	r1, [sp, #182]	; 0xb6
   16c54:	mov	r1, #0
   16c58:	beq	16c74 <__assert_fail@plt+0x57c0>
   16c5c:	ldr	r1, [sp, #100]	; 0x64
   16c60:	str	r1, [sp, #108]	; 0x6c
   16c64:	ldr	r1, [r8, #92]	; 0x5c
   16c68:	cmp	r1, #1
   16c6c:	ldr	r1, [sp, #68]	; 0x44
   16c70:	movwgt	r1, #0
   16c74:	str	r1, [sp, #136]	; 0x88
   16c78:	str	r1, [sp, #132]	; 0x84
   16c7c:	str	r0, [sp, #160]	; 0xa0
   16c80:	str	r0, [sp, #156]	; 0x9c
   16c84:	str	lr, [sp, #92]	; 0x5c
   16c88:	ldrb	r0, [sl, #28]
   16c8c:	lsr	r0, r0, #7
   16c90:	strb	r0, [sp, #181]	; 0xb5
   16c94:	mvn	r0, #0
   16c98:	ldr	r8, [r8, #76]	; 0x4c
   16c9c:	str	r0, [sp, #196]	; 0xc4
   16ca0:	ldr	r0, [fp, #24]
   16ca4:	lsl	sl, r8, #1
   16ca8:	cmp	r8, #1
   16cac:	str	r0, [sp, #192]	; 0xc0
   16cb0:	blt	16d08 <__assert_fail@plt+0x5854>
   16cb4:	movw	r0, #43690	; 0xaaaa
   16cb8:	mov	r9, #12
   16cbc:	movt	r0, #2730	; 0xaaa
   16cc0:	cmp	sl, r0
   16cc4:	bhi	1943c <__assert_fail@plt+0x7f88>
   16cc8:	add	r0, r8, r8, lsl #1
   16ccc:	mov	r4, r5
   16cd0:	lsl	r0, r0, #4
   16cd4:	bl	286b0 <__assert_fail@plt+0x171fc>
   16cd8:	mov	r5, r0
   16cdc:	str	r0, [sp, #220]	; 0xdc
   16ce0:	lsl	r0, r8, #3
   16ce4:	bl	286b0 <__assert_fail@plt+0x171fc>
   16ce8:	cmp	r0, #0
   16cec:	str	r0, [sp, #236]	; 0xec
   16cf0:	beq	1943c <__assert_fail@plt+0x7f88>
   16cf4:	add	lr, sp, #84	; 0x54
   16cf8:	cmp	r5, #0
   16cfc:	mov	r5, r4
   16d00:	ldm	lr, {r7, ip, lr}
   16d04:	beq	1943c <__assert_fail@plt+0x7f88>
   16d08:	mov	r0, #1
   16d0c:	cmp	lr, #1
   16d10:	str	r0, [sp, #224]	; 0xe0
   16d14:	str	sl, [sp, #216]	; 0xd8
   16d18:	str	sl, [sp, #232]	; 0xe8
   16d1c:	bhi	16d30 <__assert_fail@plt+0x587c>
   16d20:	ldr	r0, [sp, #96]	; 0x60
   16d24:	ldrb	r0, [r0, #88]	; 0x58
   16d28:	tst	r0, #2
   16d2c:	beq	16d5c <__assert_fail@plt+0x58a8>
   16d30:	mov	r9, #12
   16d34:	cmn	r5, #-1073741822	; 0xc0000002
   16d38:	bhi	1943c <__assert_fail@plt+0x7f88>
   16d3c:	mov	r0, #4
   16d40:	add	r0, r0, r5, lsl #2
   16d44:	bl	286b0 <__assert_fail@plt+0x171fc>
   16d48:	ldr	r7, [sp, #84]	; 0x54
   16d4c:	ldr	ip, [sp, #88]	; 0x58
   16d50:	cmp	r0, #0
   16d54:	str	r0, [sp, #204]	; 0xcc
   16d58:	beq	1943c <__assert_fail@plt+0x7f88>
   16d5c:	ldr	r1, [fp, #24]
   16d60:	ldr	r2, [sp, #76]	; 0x4c
   16d64:	str	r6, [fp, #-200]	; 0xffffff38
   16d68:	mov	r8, #1
   16d6c:	mov	r5, r6
   16d70:	mov	r0, #4
   16d74:	tst	r1, #1
   16d78:	mov	r1, #4
   16d7c:	mov	r4, r2
   16d80:	movweq	r1, #6
   16d84:	cmp	r2, r6
   16d88:	str	r1, [sp, #164]	; 0xa4
   16d8c:	ldr	r1, [sp, #96]	; 0x60
   16d90:	mvnlt	r8, #0
   16d94:	movlt	r4, r6
   16d98:	movlt	r5, r2
   16d9c:	cmp	ip, #0
   16da0:	ldr	r1, [r1, #92]	; 0x5c
   16da4:	str	r1, [sp, #60]	; 0x3c
   16da8:	beq	16dec <__assert_fail@plt+0x5938>
   16dac:	cmp	r1, #1
   16db0:	beq	16dd0 <__assert_fail@plt+0x591c>
   16db4:	ldr	r0, [sp, #80]	; 0x50
   16db8:	ldr	r0, [r0, #12]
   16dbc:	and	r0, r0, #4194304	; 0x400000
   16dc0:	orr	r0, r7, r0
   16dc4:	clz	r0, r0
   16dc8:	lsr	r0, r0, #5
   16dcc:	lsl	r0, r0, #2
   16dd0:	cmp	r7, #0
   16dd4:	mov	r1, r7
   16dd8:	movwne	r1, #1
   16ddc:	cmp	r2, r6
   16de0:	orrge	r1, r1, #2
   16de4:	orr	r0, r1, r0
   16de8:	b	16df0 <__assert_fail@plt+0x593c>
   16dec:	mov	r0, #8
   16df0:	add	r1, sp, #104	; 0x68
   16df4:	cmp	r2, r6
   16df8:	sub	r0, r0, #4
   16dfc:	str	r4, [sp, #52]	; 0x34
   16e00:	str	r5, [sp, #48]	; 0x30
   16e04:	str	r8, [sp, #64]	; 0x40
   16e08:	add	r1, r1, #32
   16e0c:	str	r0, [sp, #76]	; 0x4c
   16e10:	str	r1, [sp, #24]
   16e14:	sub	r1, fp, #200	; 0xc8
   16e18:	movwlt	r1, #0
   16e1c:	cmp	r1, #0
   16e20:	str	r1, [sp, #36]	; 0x24
   16e24:	movwne	r1, #1
   16e28:	str	r1, [sp, #40]	; 0x28
   16e2c:	sub	r1, fp, #192	; 0xc0
   16e30:	add	r1, r1, #16
   16e34:	str	r1, [sp, #28]
   16e38:	b	17508 <__assert_fail@plt+0x6054>
   16e3c:	mov	r1, #0
   16e40:	sub	r0, fp, #188	; 0xbc
   16e44:	str	r8, [fp, #-192]	; 0xffffff40
   16e48:	stm	r0, {r1, r6, sl}
   16e4c:	ldr	r0, [sp, #28]
   16e50:	str	r1, [r0]
   16e54:	str	r1, [r0, #4]
   16e58:	str	r1, [r0, #8]
   16e5c:	add	r0, sp, #104	; 0x68
   16e60:	sub	r1, fp, #192	; 0xc0
   16e64:	bl	245b0 <__assert_fail@plt+0x130fc>
   16e68:	mov	r9, r0
   16e6c:	mov	r0, #0
   16e70:	bl	28878 <__assert_fail@plt+0x173c4>
   16e74:	cmp	r9, #0
   16e78:	bne	16f78 <__assert_fail@plt+0x5ac4>
   16e7c:	ldr	r0, [r8]
   16e80:	mov	r4, #0
   16e84:	cmp	r0, #0
   16e88:	beq	17338 <__assert_fail@plt+0x5e84>
   16e8c:	b	184b8 <__assert_fail@plt+0x7004>
   16e90:	mov	r9, r0
   16e94:	b	184a8 <__assert_fail@plt+0x6ff4>
   16e98:	sxtb	r0, r0
   16e9c:	cmn	r0, #1
   16ea0:	ble	16ef8 <__assert_fail@plt+0x5a44>
   16ea4:	ldr	r0, [sp, #44]	; 0x2c
   16ea8:	mov	lr, #1
   16eac:	mov	r9, sl
   16eb0:	cmp	r0, #0
   16eb4:	bne	17884 <__assert_fail@plt+0x63d0>
   16eb8:	mov	r9, sl
   16ebc:	ldr	r8, [sp, #64]	; 0x40
   16ec0:	mov	sl, r5
   16ec4:	cmn	r9, #1
   16ec8:	beq	1734c <__assert_fail@plt+0x5e98>
   16ecc:	b	18190 <__assert_fail@plt+0x6cdc>
   16ed0:	ldr	r0, [r8, #8]
   16ed4:	cmp	r0, #1
   16ed8:	blt	1747c <__assert_fail@plt+0x5fc8>
   16edc:	ldr	r4, [sp, #188]	; 0xbc
   16ee0:	mov	r9, #0
   16ee4:	b	173e8 <__assert_fail@plt+0x5f34>
   16ee8:	ldr	r0, [sp, #192]	; 0xc0
   16eec:	and	r0, r0, #2
   16ef0:	eor	r3, r0, #10
   16ef4:	b	18210 <__assert_fail@plt+0x6d5c>
   16ef8:	cmn	sl, #1
   16efc:	ble	16f3c <__assert_fail@plt+0x5a88>
   16f00:	ldr	r0, [sp, #152]	; 0x98
   16f04:	cmp	r0, sl
   16f08:	beq	174c0 <__assert_fail@plt+0x600c>
   16f0c:	ldr	r0, [sp, #184]	; 0xb8
   16f10:	cmp	r0, #2
   16f14:	blt	16f44 <__assert_fail@plt+0x5a90>
   16f18:	ldr	r0, [sp, #112]	; 0x70
   16f1c:	mov	r1, sl
   16f20:	ldr	r4, [r0, r1, lsl #2]
   16f24:	cmn	r4, #1
   16f28:	bne	16fc0 <__assert_fail@plt+0x5b0c>
   16f2c:	sub	r2, r1, #1
   16f30:	cmp	r1, #0
   16f34:	mov	r1, r2
   16f38:	bgt	16f20 <__assert_fail@plt+0x5a6c>
   16f3c:	ldr	r3, [sp, #164]	; 0xa4
   16f40:	b	16fe4 <__assert_fail@plt+0x5b30>
   16f44:	ldr	r0, [sp, #108]	; 0x6c
   16f48:	ldr	r1, [sp, #172]	; 0xac
   16f4c:	mov	r3, #1
   16f50:	ldrb	r0, [r0, sl]
   16f54:	ubfx	r2, r0, #5, #3
   16f58:	ldr	r1, [r1, r2, lsl #2]
   16f5c:	and	r2, r0, #31
   16f60:	tst	r1, r3, lsl r2
   16f64:	bne	16fe4 <__assert_fail@plt+0x5b30>
   16f68:	mov	r3, #0
   16f6c:	cmp	r0, #10
   16f70:	beq	16fd8 <__assert_fail@plt+0x5b24>
   16f74:	b	16fe4 <__assert_fail@plt+0x5b30>
   16f78:	mov	r0, #0
   16f7c:	str	r0, [sp, #56]	; 0x38
   16f80:	b	1738c <__assert_fail@plt+0x5ed8>
   16f84:	mov	r0, r4
   16f88:	bl	113b8 <iswalnum@plt>
   16f8c:	mov	r3, #1
   16f90:	cmp	r4, #95	; 0x5f
   16f94:	beq	18284 <__assert_fail@plt+0x6dd0>
   16f98:	cmp	r0, #0
   16f9c:	beq	1826c <__assert_fail@plt+0x6db8>
   16fa0:	b	18284 <__assert_fail@plt+0x6dd0>
   16fa4:	mov	r0, r5
   16fa8:	bl	113b8 <iswalnum@plt>
   16fac:	cmp	r5, #95	; 0x5f
   16fb0:	beq	17838 <__assert_fail@plt+0x6384>
   16fb4:	cmp	r0, #0
   16fb8:	beq	1779c <__assert_fail@plt+0x62e8>
   16fbc:	b	17838 <__assert_fail@plt+0x6384>
   16fc0:	ldrb	r0, [sp, #182]	; 0xb6
   16fc4:	cmp	r0, #0
   16fc8:	bne	174d0 <__assert_fail@plt+0x601c>
   16fcc:	mov	r3, #0
   16fd0:	cmp	r4, #10
   16fd4:	bne	16fe4 <__assert_fail@plt+0x5b30>
   16fd8:	ldrb	r3, [sp, #181]	; 0xb5
   16fdc:	cmp	r3, #0
   16fe0:	movwne	r3, #2
   16fe4:	ldr	r0, [r8, #8]
   16fe8:	cmp	r0, #1
   16fec:	blt	17098 <__assert_fail@plt+0x5be4>
   16ff0:	ldr	r6, [sp, #188]	; 0xbc
   16ff4:	str	r7, [sp, #16]
   16ff8:	ldr	r7, [r8, #12]
   16ffc:	str	sl, [sp, #20]
   17000:	and	ip, r3, #8
   17004:	and	sl, r3, #2
   17008:	and	r3, r3, #1
   1700c:	mov	r2, #0
   17010:	ldr	r6, [r6]
   17014:	ldr	r1, [r7, r2, lsl #2]
   17018:	add	r4, r6, r1, lsl #3
   1701c:	mov	lr, r1
   17020:	ldr	r4, [r4, #4]
   17024:	uxtb	r1, r4
   17028:	cmp	r1, #2
   1702c:	bne	1707c <__assert_fail@plt+0x5bc8>
   17030:	movw	r1, #65280	; 0xff00
   17034:	movt	r1, #3
   17038:	tst	r4, r1
   1703c:	beq	170a0 <__assert_fail@plt+0x5bec>
   17040:	cmp	r3, #0
   17044:	bne	17050 <__assert_fail@plt+0x5b9c>
   17048:	ands	r1, r4, #1024	; 0x400
   1704c:	bne	1707c <__assert_fail@plt+0x5bc8>
   17050:	cmp	r3, #0
   17054:	andsne	r1, r4, #2048	; 0x800
   17058:	bne	1707c <__assert_fail@plt+0x5bc8>
   1705c:	cmp	sl, #0
   17060:	bne	1706c <__assert_fail@plt+0x5bb8>
   17064:	ands	r1, r4, #8192	; 0x2000
   17068:	bne	1707c <__assert_fail@plt+0x5bc8>
   1706c:	cmp	ip, #0
   17070:	bne	170a0 <__assert_fail@plt+0x5bec>
   17074:	ands	r1, r4, #32768	; 0x8000
   17078:	beq	170a0 <__assert_fail@plt+0x5bec>
   1707c:	add	r2, r2, #1
   17080:	mov	lr, #0
   17084:	cmp	r2, r0
   17088:	blt	17014 <__assert_fail@plt+0x5b60>
   1708c:	ldr	sl, [sp, #20]
   17090:	ldr	r7, [sp, #16]
   17094:	b	17884 <__assert_fail@plt+0x63d0>
   17098:	mov	lr, #0
   1709c:	b	17884 <__assert_fail@plt+0x63d0>
   170a0:	ldr	sl, [sp, #20]
   170a4:	ldr	r1, [sp, #44]	; 0x2c
   170a8:	clz	r0, lr
   170ac:	ldr	r7, [sp, #16]
   170b0:	cmp	lr, #0
   170b4:	lsr	r0, r0, #5
   170b8:	movwne	lr, #1
   170bc:	mov	r9, sl
   170c0:	orr	r0, r1, r0
   170c4:	mvneq	r9, #0
   170c8:	cmp	r0, #0
   170cc:	beq	16eb8 <__assert_fail@plt+0x5a04>
   170d0:	b	17884 <__assert_fail@plt+0x63d0>
   170d4:	ldr	r3, [sp, #164]	; 0xa4
   170d8:	movw	r9, #65280	; 0xff00
   170dc:	movt	r9, #3
   170e0:	b	17224 <__assert_fail@plt+0x5d70>
   170e4:	ldr	r0, [sp, #192]	; 0xc0
   170e8:	and	r0, r0, #2
   170ec:	eor	r3, r0, #10
   170f0:	b	17224 <__assert_fail@plt+0x5d70>
   170f4:	mov	r0, r7
   170f8:	bl	113b8 <iswalnum@plt>
   170fc:	mov	r3, #1
   17100:	cmp	r7, #95	; 0x5f
   17104:	beq	170d8 <__assert_fail@plt+0x5c24>
   17108:	movw	r9, #65280	; 0xff00
   1710c:	cmp	r0, #0
   17110:	movt	r9, #3
   17114:	beq	1720c <__assert_fail@plt+0x5d58>
   17118:	b	17224 <__assert_fail@plt+0x5d70>
   1711c:	ldr	r1, [r4]
   17120:	cmp	r1, #0
   17124:	bne	18404 <__assert_fail@plt+0x6f50>
   17128:	cmp	sl, #1
   1712c:	blt	17338 <__assert_fail@plt+0x5e84>
   17130:	ldr	r0, [sp, #204]	; 0xcc
   17134:	str	r4, [sp, #56]	; 0x38
   17138:	lsl	r4, sl, #2
   1713c:	mov	r5, sl
   17140:	sub	r0, r0, #4
   17144:	ldr	r6, [r0, r5, lsl #2]
   17148:	cmp	r6, #0
   1714c:	ldrbne	r1, [r6, #52]	; 0x34
   17150:	tstne	r1, #16
   17154:	bne	17170 <__assert_fail@plt+0x5cbc>
   17158:	sub	r5, r5, #1
   1715c:	sub	r4, r4, #4
   17160:	add	r1, r5, #1
   17164:	cmp	r1, #2
   17168:	bge	17144 <__assert_fail@plt+0x5c90>
   1716c:	b	17334 <__assert_fail@plt+0x5e80>
   17170:	cmp	r5, #0
   17174:	ble	170d4 <__assert_fail@plt+0x5c20>
   17178:	ldr	r0, [sp, #152]	; 0x98
   1717c:	movw	r9, #65280	; 0xff00
   17180:	movt	r9, #3
   17184:	add	r0, r0, #1
   17188:	cmp	r0, r5
   1718c:	beq	170e4 <__assert_fail@plt+0x5c30>
   17190:	ldr	r0, [sp, #184]	; 0xb8
   17194:	cmp	r0, #2
   17198:	blt	171c8 <__assert_fail@plt+0x5d14>
   1719c:	ldr	r0, [sp, #112]	; 0x70
   171a0:	mov	r1, r5
   171a4:	sub	r0, r0, #4
   171a8:	ldr	r7, [r0, r1, lsl #2]
   171ac:	cmn	r7, #1
   171b0:	bne	17200 <__assert_fail@plt+0x5d4c>
   171b4:	sub	r1, r1, #1
   171b8:	cmp	r1, #0
   171bc:	bgt	171a8 <__assert_fail@plt+0x5cf4>
   171c0:	ldr	r3, [sp, #164]	; 0xa4
   171c4:	b	17224 <__assert_fail@plt+0x5d70>
   171c8:	ldr	r0, [sp, #108]	; 0x6c
   171cc:	ldr	r1, [sp, #172]	; 0xac
   171d0:	mov	r3, #1
   171d4:	add	r0, r0, r5
   171d8:	ldrb	r0, [r0, #-1]
   171dc:	ubfx	r2, r0, #5, #3
   171e0:	ldr	r1, [r1, r2, lsl #2]
   171e4:	and	r2, r0, #31
   171e8:	tst	r1, r3, lsl r2
   171ec:	bne	17224 <__assert_fail@plt+0x5d70>
   171f0:	mov	r3, #0
   171f4:	cmp	r0, #10
   171f8:	beq	17218 <__assert_fail@plt+0x5d64>
   171fc:	b	17224 <__assert_fail@plt+0x5d70>
   17200:	ldrb	r0, [sp, #182]	; 0xb6
   17204:	cmp	r0, #0
   17208:	bne	170f4 <__assert_fail@plt+0x5c40>
   1720c:	mov	r3, #0
   17210:	cmp	r7, #10
   17214:	bne	17224 <__assert_fail@plt+0x5d70>
   17218:	ldrb	r3, [sp, #181]	; 0xb5
   1721c:	cmp	r3, #0
   17220:	movwne	r3, #2
   17224:	ldr	r0, [r6, #8]
   17228:	sub	sl, r5, #1
   1722c:	cmp	r0, #1
   17230:	blt	172c8 <__assert_fail@plt+0x5e14>
   17234:	and	r1, r3, #8
   17238:	ldr	r7, [r6, #12]
   1723c:	and	lr, r3, #1
   17240:	mov	r2, #0
   17244:	str	r1, [sp, #16]
   17248:	and	r1, r3, #2
   1724c:	str	r1, [sp, #20]
   17250:	ldr	r1, [sp, #188]	; 0xbc
   17254:	ldr	r1, [r1]
   17258:	ldr	r6, [r7, r2, lsl #2]
   1725c:	add	r3, r1, r6, lsl #3
   17260:	ldr	ip, [r3, #4]
   17264:	uxtb	r3, ip
   17268:	cmp	r3, #2
   1726c:	bne	172bc <__assert_fail@plt+0x5e08>
   17270:	tst	ip, r9
   17274:	beq	172cc <__assert_fail@plt+0x5e18>
   17278:	cmp	lr, #0
   1727c:	bne	17288 <__assert_fail@plt+0x5dd4>
   17280:	ands	r3, ip, #1024	; 0x400
   17284:	bne	172bc <__assert_fail@plt+0x5e08>
   17288:	cmp	lr, #0
   1728c:	andsne	r3, ip, #2048	; 0x800
   17290:	bne	172bc <__assert_fail@plt+0x5e08>
   17294:	ldr	r3, [sp, #20]
   17298:	cmp	r3, #0
   1729c:	bne	172a8 <__assert_fail@plt+0x5df4>
   172a0:	ands	r3, ip, #8192	; 0x2000
   172a4:	bne	172bc <__assert_fail@plt+0x5e08>
   172a8:	ldr	r3, [sp, #16]
   172ac:	cmp	r3, #0
   172b0:	bne	172cc <__assert_fail@plt+0x5e18>
   172b4:	ands	r3, ip, #32768	; 0x8000
   172b8:	beq	172cc <__assert_fail@plt+0x5e18>
   172bc:	add	r2, r2, #1
   172c0:	cmp	r2, r0
   172c4:	blt	17258 <__assert_fail@plt+0x5da4>
   172c8:	mov	r6, #0
   172cc:	ldr	r0, [sp, #56]	; 0x38
   172d0:	mov	r2, r4
   172d4:	mov	r1, #0
   172d8:	mov	r4, r0
   172dc:	bl	113d0 <memset@plt>
   172e0:	sub	r0, fp, #188	; 0xbc
   172e4:	str	r8, [fp, #-192]	; 0xffffff40
   172e8:	mov	r1, #0
   172ec:	stm	r0, {r4, r6, sl}
   172f0:	ldr	r0, [sp, #28]
   172f4:	str	r1, [r0]
   172f8:	str	r1, [r0, #4]
   172fc:	str	r1, [r0, #8]
   17300:	add	r0, sp, #104	; 0x68
   17304:	sub	r1, fp, #192	; 0xc0
   17308:	bl	245b0 <__assert_fail@plt+0x130fc>
   1730c:	mov	r9, r0
   17310:	mov	r0, #0
   17314:	bl	28878 <__assert_fail@plt+0x173c4>
   17318:	cmp	r9, #0
   1731c:	bne	17388 <__assert_fail@plt+0x5ed4>
   17320:	ldr	r0, [r8]
   17324:	cmp	r0, #0
   17328:	beq	1711c <__assert_fail@plt+0x5c68>
   1732c:	sub	sl, r5, #1
   17330:	b	18404 <__assert_fail@plt+0x6f50>
   17334:	ldr	r4, [sp, #56]	; 0x38
   17338:	mov	r0, r8
   1733c:	bl	28878 <__assert_fail@plt+0x173c4>
   17340:	mov	r0, r4
   17344:	bl	28878 <__assert_fail@plt+0x173c4>
   17348:	ldr	r8, [sp, #64]	; 0x40
   1734c:	add	r0, sp, #104	; 0x68
   17350:	bl	207e8 <__assert_fail@plt+0xf334>
   17354:	ldr	r0, [fp, #-200]	; 0xffffff38
   17358:	ldr	r5, [sp, #48]	; 0x30
   1735c:	ldr	r4, [sp, #52]	; 0x34
   17360:	mov	r9, #1
   17364:	add	r6, r0, r8
   17368:	cmp	r6, r5
   1736c:	str	r6, [fp, #-200]	; 0xffffff38
   17370:	blt	1943c <__assert_fail@plt+0x7f88>
   17374:	ldr	ip, [sp, #88]	; 0x58
   17378:	ldr	r7, [sp, #84]	; 0x54
   1737c:	cmp	r4, r6
   17380:	bge	17508 <__assert_fail@plt+0x6054>
   17384:	b	1943c <__assert_fail@plt+0x7f88>
   17388:	str	r4, [sp, #56]	; 0x38
   1738c:	mov	r0, r8
   17390:	bl	28878 <__assert_fail@plt+0x173c4>
   17394:	ldr	r0, [sp, #56]	; 0x38
   17398:	bl	28878 <__assert_fail@plt+0x173c4>
   1739c:	ldr	r8, [sp, #96]	; 0x60
   173a0:	ldr	sl, [sp, #92]	; 0x5c
   173a4:	ldr	r5, [sp, #80]	; 0x50
   173a8:	cmp	r9, #0
   173ac:	sub	r6, fp, #48	; 0x30
   173b0:	beq	184ec <__assert_fail@plt+0x7038>
   173b4:	ldr	r8, [sp, #64]	; 0x40
   173b8:	cmp	r9, #1
   173bc:	beq	1734c <__assert_fail@plt+0x5e98>
   173c0:	b	1943c <__assert_fail@plt+0x7f88>
   173c4:	ldr	r0, [sp, #236]	; 0xec
   173c8:	lsl	r1, r7, #3
   173cc:	bl	286e0 <__assert_fail@plt+0x1722c>
   173d0:	cmp	r0, #0
   173d4:	beq	174b4 <__assert_fail@plt+0x6000>
   173d8:	str	r0, [sp, #236]	; 0xec
   173dc:	lsl	r0, r7, #1
   173e0:	str	r0, [sp, #232]	; 0xe8
   173e4:	b	17430 <__assert_fail@plt+0x5f7c>
   173e8:	ldr	r1, [r8, #12]
   173ec:	ldr	r6, [r1, r9, lsl #2]
   173f0:	ldr	r1, [r4]
   173f4:	add	r2, r1, r6, lsl #3
   173f8:	ldrb	r2, [r2, #4]
   173fc:	cmp	r2, #8
   17400:	bne	17470 <__assert_fail@plt+0x5fbc>
   17404:	ldr	r1, [r1, r6, lsl #3]
   17408:	cmp	r1, #31
   1740c:	bgt	17470 <__assert_fail@plt+0x5fbc>
   17410:	ldr	r2, [r4, #80]	; 0x50
   17414:	mov	r3, #1
   17418:	tst	r2, r3, lsl r1
   1741c:	beq	17470 <__assert_fail@plt+0x5fbc>
   17420:	ldr	r7, [sp, #228]	; 0xe4
   17424:	ldr	r0, [sp, #232]	; 0xe8
   17428:	cmp	r7, r0
   1742c:	beq	173c4 <__assert_fail@plt+0x5f10>
   17430:	mov	r0, #1
   17434:	mov	r1, #24
   17438:	bl	2865c <__assert_fail@plt+0x171a8>
   1743c:	ldr	r1, [sp, #228]	; 0xe4
   17440:	ldr	r2, [sp, #236]	; 0xec
   17444:	str	r0, [r2, r1, lsl #2]
   17448:	ldr	r0, [sp, #236]	; 0xec
   1744c:	ldr	r0, [r0, r1, lsl #2]
   17450:	cmp	r0, #0
   17454:	beq	174b4 <__assert_fail@plt+0x6000>
   17458:	add	r1, r1, #1
   1745c:	str	r6, [r0, #4]
   17460:	str	r1, [sp, #228]	; 0xe4
   17464:	mov	r1, #0
   17468:	str	r1, [r0]
   1746c:	ldr	r0, [r8, #8]
   17470:	add	r9, r9, #1
   17474:	cmp	r9, r0
   17478:	blt	173e8 <__assert_fail@plt+0x5f34>
   1747c:	mov	r7, #0
   17480:	str	r7, [fp, #-196]	; 0xffffff3c
   17484:	ldrb	r0, [r8, #52]	; 0x34
   17488:	tst	r0, #64	; 0x40
   1748c:	beq	17870 <__assert_fail@plt+0x63bc>
   17490:	add	r1, r8, #4
   17494:	add	r0, sp, #104	; 0x68
   17498:	bl	2098c <__assert_fail@plt+0xf4d8>
   1749c:	mov	r7, #0
   174a0:	cmp	r0, #0
   174a4:	str	r0, [fp, #-196]	; 0xffffff3c
   174a8:	beq	17870 <__assert_fail@plt+0x63bc>
   174ac:	mov	r9, r0
   174b0:	b	16ebc <__assert_fail@plt+0x5a08>
   174b4:	mov	r9, #12
   174b8:	mov	sl, r5
   174bc:	b	18198 <__assert_fail@plt+0x6ce4>
   174c0:	ldr	r0, [sp, #192]	; 0xc0
   174c4:	and	r0, r0, #2
   174c8:	eor	r3, r0, #10
   174cc:	b	16fe4 <__assert_fail@plt+0x5b30>
   174d0:	mov	r0, r4
   174d4:	mov	r6, r7
   174d8:	bl	113b8 <iswalnum@plt>
   174dc:	mov	r3, #1
   174e0:	cmp	r4, #95	; 0x5f
   174e4:	beq	174fc <__assert_fail@plt+0x6048>
   174e8:	ldr	r5, [sp, #92]	; 0x5c
   174ec:	cmp	r0, #0
   174f0:	mov	r7, r6
   174f4:	beq	16fcc <__assert_fail@plt+0x5b18>
   174f8:	b	16fe4 <__assert_fail@plt+0x5b30>
   174fc:	ldr	r5, [sp, #92]	; 0x5c
   17500:	mov	r7, r6
   17504:	b	16fe4 <__assert_fail@plt+0x5b30>
   17508:	ldr	r1, [sp, #76]	; 0x4c
   1750c:	cmp	r1, #4
   17510:	bhi	17614 <__assert_fail@plt+0x6160>
   17514:	add	r0, pc, #0
   17518:	ldr	pc, [r0, r1, lsl #2]
   1751c:	andeq	r7, r1, r0, lsr r5
   17520:	andeq	r7, r1, r0, lsr r5
   17524:	andeq	r7, r1, ip, ror r5
   17528:	andeq	r7, r1, ip, lsr #11
   1752c:	muleq	r1, ip, r6
   17530:	mov	r9, #1
   17534:	cmp	r6, r5
   17538:	blt	1943c <__assert_fail@plt+0x7f88>
   1753c:	ldr	r1, [sp, #68]	; 0x44
   17540:	mov	r0, #0
   17544:	cmp	r6, r1
   17548:	ldrlt	r0, [sp, #100]	; 0x64
   1754c:	ldrblt	r0, [r0, r6]
   17550:	cmp	r7, #0
   17554:	ldrbne	r0, [r7, r0]
   17558:	ldrb	r0, [ip, r0]
   1755c:	cmp	r0, #0
   17560:	bne	1769c <__assert_fail@plt+0x61e8>
   17564:	sub	r0, r6, #1
   17568:	cmp	r6, r5
   1756c:	mov	r6, r0
   17570:	str	r0, [fp, #-200]	; 0xffffff38
   17574:	bgt	17540 <__assert_fail@plt+0x608c>
   17578:	b	1943c <__assert_fail@plt+0x7f88>
   1757c:	ldr	r1, [sp, #100]	; 0x64
   17580:	cmp	r6, r4
   17584:	bge	175dc <__assert_fail@plt+0x6128>
   17588:	ldrb	r0, [r1, r6]
   1758c:	ldrb	r0, [ip, r0]
   17590:	cmp	r0, #0
   17594:	bne	175dc <__assert_fail@plt+0x6128>
   17598:	add	r6, r6, #1
   1759c:	cmp	r6, r4
   175a0:	str	r6, [fp, #-200]	; 0xffffff38
   175a4:	blt	17588 <__assert_fail@plt+0x60d4>
   175a8:	b	175dc <__assert_fail@plt+0x6128>
   175ac:	cmp	r6, r4
   175b0:	bge	175dc <__assert_fail@plt+0x6128>
   175b4:	ldr	r1, [sp, #100]	; 0x64
   175b8:	ldrb	r0, [r1, r6]
   175bc:	ldrb	r0, [r7, r0]
   175c0:	ldrb	r0, [ip, r0]
   175c4:	cmp	r0, #0
   175c8:	bne	175dc <__assert_fail@plt+0x6128>
   175cc:	add	r6, r6, #1
   175d0:	cmp	r6, r4
   175d4:	str	r6, [fp, #-200]	; 0xffffff38
   175d8:	blt	175b8 <__assert_fail@plt+0x6104>
   175dc:	cmp	r6, r4
   175e0:	bne	1769c <__assert_fail@plt+0x61e8>
   175e4:	ldr	r1, [sp, #68]	; 0x44
   175e8:	mov	r0, #0
   175ec:	mov	r6, r4
   175f0:	cmp	r4, r1
   175f4:	ldr	r1, [sp, #100]	; 0x64
   175f8:	ldrblt	r0, [r1, r4]
   175fc:	cmp	r7, #0
   17600:	ldrbne	r0, [r7, r0]
   17604:	ldrb	r0, [ip, r0]
   17608:	cmp	r0, #0
   1760c:	bne	1769c <__assert_fail@plt+0x61e8>
   17610:	b	195e4 <__assert_fail@plt+0x8130>
   17614:	ldr	r0, [sp, #128]	; 0x80
   17618:	ldr	r2, [sp, #136]	; 0x88
   1761c:	sub	r1, r6, r0
   17620:	cmp	r1, r2
   17624:	bcs	17668 <__assert_fail@plt+0x61b4>
   17628:	ldr	r3, [sp, #132]	; 0x84
   1762c:	mov	r2, #0
   17630:	cmp	r1, r3
   17634:	ldrcc	r2, [sp, #108]	; 0x6c
   17638:	ldrbcc	r2, [r2, r1]
   1763c:	ldrb	r1, [ip, r2]
   17640:	cmp	r1, #0
   17644:	bne	1769c <__assert_fail@plt+0x61e8>
   17648:	add	r6, r6, r8
   1764c:	mov	r9, #1
   17650:	cmp	r6, r5
   17654:	str	r6, [fp, #-200]	; 0xffffff38
   17658:	blt	1943c <__assert_fail@plt+0x7f88>
   1765c:	cmp	r6, r4
   17660:	ble	17618 <__assert_fail@plt+0x6164>
   17664:	b	1943c <__assert_fail@plt+0x7f88>
   17668:	ldr	r2, [fp, #24]
   1766c:	add	r0, sp, #104	; 0x68
   17670:	mov	r1, r6
   17674:	bl	1fddc <__assert_fail@plt+0xe928>
   17678:	cmp	r0, #0
   1767c:	bne	1927c <__assert_fail@plt+0x7dc8>
   17680:	ldr	r0, [sp, #128]	; 0x80
   17684:	ldr	r6, [fp, #-200]	; 0xffffff38
   17688:	ldr	ip, [sp, #88]	; 0x58
   1768c:	ldr	r4, [sp, #52]	; 0x34
   17690:	ldr	r5, [sp, #48]	; 0x30
   17694:	sub	r1, r6, r0
   17698:	b	17628 <__assert_fail@plt+0x6174>
   1769c:	ldr	r2, [fp, #24]
   176a0:	add	r0, sp, #104	; 0x68
   176a4:	mov	r1, r6
   176a8:	bl	1fddc <__assert_fail@plt+0xe928>
   176ac:	cmp	r0, #0
   176b0:	bne	1927c <__assert_fail@plt+0x7dc8>
   176b4:	ldr	r0, [sp, #60]	; 0x3c
   176b8:	cmp	r0, #1
   176bc:	ldrne	r0, [sp, #132]	; 0x84
   176c0:	cmpne	r0, #0
   176c4:	bne	1774c <__assert_fail@plt+0x6298>
   176c8:	mov	r0, #0
   176cc:	str	r0, [sp, #212]	; 0xd4
   176d0:	str	r0, [sp, #224]	; 0xe0
   176d4:	str	r0, [sp, #208]	; 0xd0
   176d8:	str	r0, [fp, #-196]	; 0xffffff3c
   176dc:	ldr	r4, [sp, #188]	; 0xbc
   176e0:	ldr	sl, [sp, #144]	; 0x90
   176e4:	ldr	r8, [r4, #36]	; 0x24
   176e8:	ldrsb	r0, [r8, #52]	; 0x34
   176ec:	cmn	r0, #1
   176f0:	bgt	1783c <__assert_fail@plt+0x6388>
   176f4:	cmp	sl, #0
   176f8:	ble	1773c <__assert_fail@plt+0x6288>
   176fc:	ldr	r1, [sp, #152]	; 0x98
   17700:	sub	r0, sl, #1
   17704:	cmp	r1, r0
   17708:	beq	17824 <__assert_fail@plt+0x6370>
   1770c:	ldr	r1, [sp, #184]	; 0xb8
   17710:	cmp	r1, #2
   17714:	blt	17760 <__assert_fail@plt+0x62ac>
   17718:	ldr	r0, [sp, #112]	; 0x70
   1771c:	mov	r1, sl
   17720:	sub	r0, r0, #4
   17724:	ldr	r5, [r0, r1, lsl #2]
   17728:	cmn	r5, #1
   1772c:	bne	17790 <__assert_fail@plt+0x62dc>
   17730:	sub	r1, r1, #1
   17734:	cmp	r1, #0
   17738:	bgt	17724 <__assert_fail@plt+0x6270>
   1773c:	ldr	r3, [sp, #164]	; 0xa4
   17740:	tst	r3, #1
   17744:	beq	177b8 <__assert_fail@plt+0x6304>
   17748:	b	17838 <__assert_fail@plt+0x6384>
   1774c:	ldr	r0, [sp, #112]	; 0x70
   17750:	ldr	r0, [r0]
   17754:	cmn	r0, #1
   17758:	bne	176c8 <__assert_fail@plt+0x6214>
   1775c:	b	17354 <__assert_fail@plt+0x5ea0>
   17760:	ldr	r1, [sp, #108]	; 0x6c
   17764:	ldr	r2, [sp, #172]	; 0xac
   17768:	mov	r3, #1
   1776c:	ldrb	r0, [r1, r0]
   17770:	ubfx	r1, r0, #5, #3
   17774:	ldr	r1, [r2, r1, lsl #2]
   17778:	and	r2, r0, #31
   1777c:	tst	r1, r3, lsl r2
   17780:	bne	17838 <__assert_fail@plt+0x6384>
   17784:	cmp	r0, #10
   17788:	beq	177a4 <__assert_fail@plt+0x62f0>
   1778c:	b	1783c <__assert_fail@plt+0x6388>
   17790:	ldrb	r0, [sp, #182]	; 0xb6
   17794:	cmp	r0, #0
   17798:	bne	16fa4 <__assert_fail@plt+0x5af0>
   1779c:	cmp	r5, #10
   177a0:	bne	1783c <__assert_fail@plt+0x6388>
   177a4:	ldrb	r3, [sp, #181]	; 0xb5
   177a8:	cmp	r3, #0
   177ac:	movwne	r3, #2
   177b0:	tst	r3, #1
   177b4:	bne	17838 <__assert_fail@plt+0x6384>
   177b8:	cmp	r3, #0
   177bc:	beq	1783c <__assert_fail@plt+0x6388>
   177c0:	ands	r1, r3, #2
   177c4:	and	r0, r3, #4
   177c8:	cmpne	r0, #0
   177cc:	bne	17804 <__assert_fail@plt+0x6350>
   177d0:	cmp	r1, #0
   177d4:	bne	17814 <__assert_fail@plt+0x6360>
   177d8:	ldr	r8, [r4, #36]	; 0x24
   177dc:	cmp	r0, #0
   177e0:	beq	1783c <__assert_fail@plt+0x6388>
   177e4:	ldr	r2, [r8, #40]	; 0x28
   177e8:	sub	r0, fp, #196	; 0xc4
   177ec:	mov	r1, r4
   177f0:	bl	1f85c <__assert_fail@plt+0xe3a8>
   177f4:	mov	r8, r0
   177f8:	cmp	r8, #0
   177fc:	bne	17844 <__assert_fail@plt+0x6390>
   17800:	b	19268 <__assert_fail@plt+0x7db4>
   17804:	ldr	r8, [r4, #48]	; 0x30
   17808:	cmp	r8, #0
   1780c:	bne	17844 <__assert_fail@plt+0x6390>
   17810:	b	19268 <__assert_fail@plt+0x7db4>
   17814:	ldr	r8, [r4, #44]	; 0x2c
   17818:	cmp	r8, #0
   1781c:	bne	17844 <__assert_fail@plt+0x6390>
   17820:	b	19268 <__assert_fail@plt+0x7db4>
   17824:	ldr	r0, [sp, #192]	; 0xc0
   17828:	and	r0, r0, #2
   1782c:	eor	r3, r0, #10
   17830:	tst	r3, #1
   17834:	beq	177b8 <__assert_fail@plt+0x6304>
   17838:	ldr	r8, [r4, #40]	; 0x28
   1783c:	cmp	r8, #0
   17840:	beq	19268 <__assert_fail@plt+0x7db4>
   17844:	ldr	r0, [sp, #204]	; 0xcc
   17848:	ldr	r1, [sp, #40]	; 0x28
   1784c:	ldr	r5, [sp, #92]	; 0x5c
   17850:	cmp	r0, #0
   17854:	mov	r7, r1
   17858:	beq	17870 <__assert_fail@plt+0x63bc>
   1785c:	str	r8, [r0, sl, lsl #2]
   17860:	mov	r7, r1
   17864:	ldr	r0, [r4, #76]	; 0x4c
   17868:	cmp	r0, #0
   1786c:	bne	16ed0 <__assert_fail@plt+0x5a1c>
   17870:	ldrb	r0, [r8, #52]	; 0x34
   17874:	mov	lr, #0
   17878:	mvn	r9, #0
   1787c:	tst	r0, #16
   17880:	bne	16e98 <__assert_fail@plt+0x59e4>
   17884:	ldr	r0, [sp, #144]	; 0x90
   17888:	ldr	r1, [sp, #160]	; 0xa0
   1788c:	str	lr, [sp, #56]	; 0x38
   17890:	cmp	r1, r0
   17894:	ble	18164 <__assert_fail@plt+0x6cb0>
   17898:	ldr	r1, [sp, #36]	; 0x24
   1789c:	str	r1, [sp, #72]	; 0x48
   178a0:	b	18050 <__assert_fail@plt+0x6b9c>
   178a4:	ldr	r0, [fp, #-196]	; 0xffffff3c
   178a8:	cmp	r0, #0
   178ac:	bne	19268 <__assert_fail@plt+0x7db4>
   178b0:	ldr	r0, [sp, #56]	; 0x38
   178b4:	ldr	r1, [sp, #44]	; 0x2c
   178b8:	clz	r0, r0
   178bc:	lsr	r0, r0, #5
   178c0:	orr	r0, r1, r0
   178c4:	cmp	r0, #1
   178c8:	bne	1816c <__assert_fail@plt+0x6cb8>
   178cc:	ldr	r0, [sp, #204]	; 0xcc
   178d0:	cmp	r0, #0
   178d4:	bne	1792c <__assert_fail@plt+0x6478>
   178d8:	b	1816c <__assert_fail@plt+0x6cb8>
   178dc:	ldr	r0, [sp, #144]	; 0x90
   178e0:	cmn	r0, #1
   178e4:	ble	17920 <__assert_fail@plt+0x646c>
   178e8:	ldr	r1, [sp, #152]	; 0x98
   178ec:	cmp	r1, r0
   178f0:	beq	17fb4 <__assert_fail@plt+0x6b00>
   178f4:	ldr	r1, [sp, #184]	; 0xb8
   178f8:	cmp	r1, #2
   178fc:	blt	17988 <__assert_fail@plt+0x64d4>
   17900:	ldr	r1, [sp, #112]	; 0x70
   17904:	ldr	r4, [r1, r0, lsl #2]
   17908:	cmn	r4, #1
   1790c:	bne	179bc <__assert_fail@plt+0x6508>
   17910:	sub	r2, r0, #1
   17914:	cmp	r0, #0
   17918:	mov	r0, r2
   1791c:	bgt	17904 <__assert_fail@plt+0x6450>
   17920:	ldr	r3, [sp, #164]	; 0xa4
   17924:	b	179e0 <__assert_fail@plt+0x652c>
   17928:	ldr	r0, [sp, #204]	; 0xcc
   1792c:	ldr	r2, [sp, #144]	; 0x90
   17930:	ldr	r1, [sp, #208]	; 0xd0
   17934:	add	r2, r2, #1
   17938:	sub	r3, r2, #1
   1793c:	cmp	r3, r1
   17940:	bge	1816c <__assert_fail@plt+0x6cb8>
   17944:	str	r2, [sp, #144]	; 0x90
   17948:	ldr	r3, [r0, r2, lsl #2]
   1794c:	add	r2, r2, #1
   17950:	cmp	r3, #0
   17954:	beq	17938 <__assert_fail@plt+0x6484>
   17958:	sub	r0, fp, #196	; 0xc4
   1795c:	add	r1, sp, #104	; 0x68
   17960:	mov	r2, #0
   17964:	bl	21520 <__assert_fail@plt+0x1006c>
   17968:	cmp	r0, #0
   1796c:	mov	r8, r0
   17970:	ldreq	r0, [fp, #-196]	; 0xffffff3c
   17974:	cmpeq	r0, #0
   17978:	beq	17928 <__assert_fail@plt+0x6474>
   1797c:	cmp	r8, #0
   17980:	bne	18104 <__assert_fail@plt+0x6c50>
   17984:	b	1816c <__assert_fail@plt+0x6cb8>
   17988:	ldr	r1, [sp, #108]	; 0x6c
   1798c:	ldr	r2, [sp, #172]	; 0xac
   17990:	mov	r3, #1
   17994:	ldrb	r0, [r1, r0]
   17998:	ubfx	r1, r0, #5, #3
   1799c:	ldr	r1, [r2, r1, lsl #2]
   179a0:	and	r2, r0, #31
   179a4:	tst	r1, r3, lsl r2
   179a8:	bne	179e0 <__assert_fail@plt+0x652c>
   179ac:	mov	r3, #0
   179b0:	cmp	r0, #10
   179b4:	beq	179d4 <__assert_fail@plt+0x6520>
   179b8:	b	179e0 <__assert_fail@plt+0x652c>
   179bc:	ldrb	r0, [sp, #182]	; 0xb6
   179c0:	cmp	r0, #0
   179c4:	bne	17fdc <__assert_fail@plt+0x6b28>
   179c8:	mov	r3, #0
   179cc:	cmp	r4, #10
   179d0:	bne	179e0 <__assert_fail@plt+0x652c>
   179d4:	ldrb	r3, [sp, #181]	; 0xb5
   179d8:	cmp	r3, #0
   179dc:	movwne	r3, #2
   179e0:	ldr	r0, [r8, #8]
   179e4:	cmp	r0, #1
   179e8:	blt	18150 <__assert_fail@plt+0x6c9c>
   179ec:	ldr	r1, [sp, #188]	; 0xbc
   179f0:	ldr	r6, [r8, #12]
   179f4:	and	ip, r3, #8
   179f8:	and	lr, r3, #2
   179fc:	and	r3, r3, #1
   17a00:	mov	r4, #0
   17a04:	str	r7, [sp, #16]
   17a08:	str	sl, [sp, #20]
   17a0c:	ldr	r5, [r1]
   17a10:	ldr	r1, [r6, r4, lsl #2]
   17a14:	add	r7, r5, r1, lsl #3
   17a18:	ldr	r7, [r7, #4]
   17a1c:	uxtb	r2, r7
   17a20:	cmp	r2, #2
   17a24:	bne	17a74 <__assert_fail@plt+0x65c0>
   17a28:	movw	r2, #65280	; 0xff00
   17a2c:	movt	r2, #3
   17a30:	tst	r7, r2
   17a34:	beq	17a8c <__assert_fail@plt+0x65d8>
   17a38:	cmp	r3, #0
   17a3c:	bne	17a48 <__assert_fail@plt+0x6594>
   17a40:	ands	r2, r7, #1024	; 0x400
   17a44:	bne	17a74 <__assert_fail@plt+0x65c0>
   17a48:	cmp	r3, #0
   17a4c:	andsne	r2, r7, #2048	; 0x800
   17a50:	bne	17a74 <__assert_fail@plt+0x65c0>
   17a54:	cmp	lr, #0
   17a58:	bne	17a64 <__assert_fail@plt+0x65b0>
   17a5c:	ands	r2, r7, #8192	; 0x2000
   17a60:	bne	17a74 <__assert_fail@plt+0x65c0>
   17a64:	cmp	ip, #0
   17a68:	bne	17a8c <__assert_fail@plt+0x65d8>
   17a6c:	ands	r2, r7, #32768	; 0x8000
   17a70:	beq	17a8c <__assert_fail@plt+0x65d8>
   17a74:	add	r4, r4, #1
   17a78:	cmp	r4, r0
   17a7c:	blt	17a10 <__assert_fail@plt+0x655c>
   17a80:	ldr	sl, [sp, #20]
   17a84:	ldr	r7, [sp, #16]
   17a88:	b	18150 <__assert_fail@plt+0x6c9c>
   17a8c:	ldr	sl, [sp, #20]
   17a90:	ldr	r7, [sp, #16]
   17a94:	cmp	r1, #0
   17a98:	bne	18130 <__assert_fail@plt+0x6c7c>
   17a9c:	b	18150 <__assert_fail@plt+0x6c9c>
   17aa0:	ldr	r0, [r5, #8]
   17aa4:	cmp	r0, #1
   17aa8:	blt	17ed8 <__assert_fail@plt+0x6a24>
   17aac:	ldr	lr, [sp, #188]	; 0xbc
   17ab0:	mov	r3, #0
   17ab4:	str	sl, [sp, #20]
   17ab8:	str	r7, [sp, #16]
   17abc:	str	lr, [sp, #4]
   17ac0:	b	17ea4 <__assert_fail@plt+0x69f0>
   17ac4:	movw	r0, #65280	; 0xff00
   17ac8:	str	r3, [sp, #8]
   17acc:	movt	r0, #3
   17ad0:	tst	r6, r0
   17ad4:	beq	17be8 <__assert_fail@plt+0x6734>
   17ad8:	ldr	r0, [sp, #144]	; 0x90
   17adc:	cmn	r0, #1
   17ae0:	ble	17b24 <__assert_fail@plt+0x6670>
   17ae4:	ldr	r1, [sp, #152]	; 0x98
   17ae8:	cmp	r1, r0
   17aec:	beq	17dfc <__assert_fail@plt+0x6948>
   17af0:	ldr	r1, [sp, #184]	; 0xb8
   17af4:	cmp	r1, #2
   17af8:	blt	17b2c <__assert_fail@plt+0x6678>
   17afc:	ldr	r1, [sp, #112]	; 0x70
   17b00:	ldr	sl, [sp, #20]
   17b04:	ldr	r3, [sp, #8]
   17b08:	ldr	r8, [r1, r0, lsl #2]
   17b0c:	cmn	r8, #1
   17b10:	bne	17b6c <__assert_fail@plt+0x66b8>
   17b14:	sub	r2, r0, #1
   17b18:	cmp	r0, #0
   17b1c:	mov	r0, r2
   17b20:	bgt	17b08 <__assert_fail@plt+0x6654>
   17b24:	ldr	r1, [sp, #164]	; 0xa4
   17b28:	b	17b90 <__assert_fail@plt+0x66dc>
   17b2c:	ldr	r1, [sp, #108]	; 0x6c
   17b30:	ldr	r2, [sp, #172]	; 0xac
   17b34:	mov	ip, #0
   17b38:	ldrb	r0, [r1, r0]
   17b3c:	ubfx	r1, r0, #5, #3
   17b40:	ldr	sl, [sp, #20]
   17b44:	ldr	r3, [r2, r1, lsl #2]
   17b48:	and	r2, r0, #31
   17b4c:	mov	r1, #1
   17b50:	tst	r3, r1, lsl r2
   17b54:	ldr	r3, [sp, #8]
   17b58:	bne	17ba8 <__assert_fail@plt+0x66f4>
   17b5c:	mov	r1, #0
   17b60:	cmp	r0, #10
   17b64:	beq	17b84 <__assert_fail@plt+0x66d0>
   17b68:	b	17b90 <__assert_fail@plt+0x66dc>
   17b6c:	ldrb	r0, [sp, #182]	; 0xb6
   17b70:	cmp	r0, #0
   17b74:	bne	17e30 <__assert_fail@plt+0x697c>
   17b78:	mov	r1, #0
   17b7c:	cmp	r8, #10
   17b80:	bne	17b90 <__assert_fail@plt+0x66dc>
   17b84:	ldrb	r1, [sp, #181]	; 0xb5
   17b88:	cmp	r1, #0
   17b8c:	movwne	r1, #2
   17b90:	and	r0, r1, #1
   17b94:	tst	r6, #1024	; 0x400
   17b98:	eor	ip, r0, #1
   17b9c:	beq	17ba8 <__assert_fail@plt+0x66f4>
   17ba0:	cmp	r0, #0
   17ba4:	beq	17ec8 <__assert_fail@plt+0x6a14>
   17ba8:	ldr	r0, [lr]
   17bac:	ldr	r2, [sp, #12]
   17bb0:	cmp	ip, #0
   17bb4:	add	r0, r0, r2, lsl #3
   17bb8:	ldr	r0, [r0, #4]
   17bbc:	bne	17bc8 <__assert_fail@plt+0x6714>
   17bc0:	ands	r2, r0, #2048	; 0x800
   17bc4:	bne	17ec8 <__assert_fail@plt+0x6a14>
   17bc8:	tst	r1, #2
   17bcc:	bne	17bd8 <__assert_fail@plt+0x6724>
   17bd0:	ands	r2, r0, #8192	; 0x2000
   17bd4:	bne	17ec8 <__assert_fail@plt+0x6a14>
   17bd8:	tst	r1, #8
   17bdc:	bne	17be8 <__assert_fail@plt+0x6734>
   17be0:	ands	r0, r0, #32768	; 0x8000
   17be4:	bne	17ec8 <__assert_fail@plt+0x6a14>
   17be8:	ldr	r3, [sp, #144]	; 0x90
   17bec:	ldr	r1, [sp, #12]
   17bf0:	mov	r0, lr
   17bf4:	add	r2, sp, #104	; 0x68
   17bf8:	bl	22fb0 <__assert_fail@plt+0x11afc>
   17bfc:	ldr	r3, [sp, #8]
   17c00:	ldr	lr, [sp, #4]
   17c04:	ldr	r7, [sp, #16]
   17c08:	cmp	r0, #0
   17c0c:	beq	17ec8 <__assert_fail@plt+0x6a14>
   17c10:	ldr	r1, [sp, #224]	; 0xe0
   17c14:	cmp	r1, r0
   17c18:	movlt	r1, r0
   17c1c:	str	r1, [sp, #224]	; 0xe0
   17c20:	ldr	r3, [sp, #144]	; 0x90
   17c24:	ldr	r2, [sp, #140]	; 0x8c
   17c28:	ldr	r1, [sp, #152]	; 0x98
   17c2c:	ldr	r7, [sp, #208]	; 0xd0
   17c30:	add	r6, r3, r0
   17c34:	cmp	r2, r6
   17c38:	cmple	r2, r1
   17c3c:	blt	17c50 <__assert_fail@plt+0x679c>
   17c40:	ldr	r0, [sp, #132]	; 0x84
   17c44:	cmp	r0, r6
   17c48:	cmple	r0, r1
   17c4c:	bge	17c68 <__assert_fail@plt+0x67b4>
   17c50:	add	r1, r6, #1
   17c54:	add	r0, sp, #104	; 0x68
   17c58:	bl	21318 <__assert_fail@plt+0xfe64>
   17c5c:	ldr	lr, [sp, #4]
   17c60:	cmp	r0, #0
   17c64:	bne	17fc4 <__assert_fail@plt+0x6b10>
   17c68:	cmp	r6, r7
   17c6c:	ble	17c94 <__assert_fail@plt+0x67e0>
   17c70:	sub	r0, r6, r7
   17c74:	mov	r1, #0
   17c78:	lsl	r2, r0, #2
   17c7c:	ldr	r0, [sp, #204]	; 0xcc
   17c80:	add	r0, r0, r7, lsl #2
   17c84:	add	r0, r0, #4
   17c88:	bl	113d0 <memset@plt>
   17c8c:	ldr	lr, [sp, #4]
   17c90:	str	r6, [sp, #208]	; 0xd0
   17c94:	mov	r0, #0
   17c98:	ldr	r2, [sp, #12]
   17c9c:	str	r0, [fp, #-48]	; 0xffffffd0
   17ca0:	ldr	r0, [sp, #204]	; 0xcc
   17ca4:	ldr	r1, [lr, #24]
   17ca8:	ldr	r7, [r0, r6, lsl #2]
   17cac:	ldr	r0, [lr, #12]
   17cb0:	ldr	r0, [r0, r2, lsl #2]
   17cb4:	cmp	r7, #0
   17cb8:	add	r0, r0, r0, lsl #1
   17cbc:	add	r2, r1, r0, lsl #2
   17cc0:	beq	17ce4 <__assert_fail@plt+0x6830>
   17cc4:	ldr	r1, [r7, #40]	; 0x28
   17cc8:	sub	r0, fp, #192	; 0xc0
   17ccc:	bl	21734 <__assert_fail@plt+0x10280>
   17cd0:	ldr	sl, [sp, #20]
   17cd4:	cmp	r0, #0
   17cd8:	str	r0, [fp, #-48]	; 0xffffffd0
   17cdc:	beq	17cf8 <__assert_fail@plt+0x6844>
   17ce0:	b	17fc8 <__assert_fail@plt+0x6b14>
   17ce4:	vldr	d16, [r2]
   17ce8:	ldr	r0, [r2, #8]
   17cec:	ldr	sl, [sp, #20]
   17cf0:	str	r0, [fp, #-184]	; 0xffffff48
   17cf4:	vstr	d16, [fp, #-192]	; 0xffffff40
   17cf8:	cmp	r6, #0
   17cfc:	ble	17e14 <__assert_fail@plt+0x6960>
   17d00:	ldr	r1, [sp, #152]	; 0x98
   17d04:	sub	r0, r6, #1
   17d08:	cmp	r1, r0
   17d0c:	ldr	r1, [sp, #4]
   17d10:	beq	17e20 <__assert_fail@plt+0x696c>
   17d14:	ldr	r2, [sp, #184]	; 0xb8
   17d18:	cmp	r2, #2
   17d1c:	blt	17d4c <__assert_fail@plt+0x6898>
   17d20:	ldr	r0, [sp, #112]	; 0x70
   17d24:	mov	r2, r6
   17d28:	sub	r0, r0, #4
   17d2c:	ldr	r8, [r0, r2, lsl #2]
   17d30:	cmn	r8, #1
   17d34:	bne	17d88 <__assert_fail@plt+0x68d4>
   17d38:	sub	r2, r2, #1
   17d3c:	cmp	r2, #0
   17d40:	bgt	17d2c <__assert_fail@plt+0x6878>
   17d44:	ldr	r3, [sp, #164]	; 0xa4
   17d48:	b	17dac <__assert_fail@plt+0x68f8>
   17d4c:	ldr	r3, [sp, #108]	; 0x6c
   17d50:	ldr	r2, [sp, #172]	; 0xac
   17d54:	mov	ip, r7
   17d58:	ldrb	r0, [r3, r0]
   17d5c:	ubfx	r3, r0, #5, #3
   17d60:	ldr	r7, [r2, r3, lsl #2]
   17d64:	and	r2, r0, #31
   17d68:	mov	r3, #1
   17d6c:	tst	r7, r3, lsl r2
   17d70:	mov	r7, ip
   17d74:	bne	17dac <__assert_fail@plt+0x68f8>
   17d78:	mov	r3, #0
   17d7c:	cmp	r0, #10
   17d80:	beq	17da0 <__assert_fail@plt+0x68ec>
   17d84:	b	17dac <__assert_fail@plt+0x68f8>
   17d88:	ldrb	r0, [sp, #182]	; 0xb6
   17d8c:	cmp	r0, #0
   17d90:	bne	17e60 <__assert_fail@plt+0x69ac>
   17d94:	mov	r3, #0
   17d98:	cmp	r8, #10
   17d9c:	bne	17dac <__assert_fail@plt+0x68f8>
   17da0:	ldrb	r3, [sp, #181]	; 0xb5
   17da4:	cmp	r3, #0
   17da8:	movwne	r3, #2
   17dac:	sub	r0, fp, #48	; 0x30
   17db0:	sub	r2, fp, #192	; 0xc0
   17db4:	bl	1f85c <__assert_fail@plt+0xe3a8>
   17db8:	ldr	r1, [sp, #204]	; 0xcc
   17dbc:	cmp	r7, #0
   17dc0:	str	r0, [r1, r6, lsl #2]
   17dc4:	beq	17dd0 <__assert_fail@plt+0x691c>
   17dc8:	ldr	r0, [fp, #-184]	; 0xffffff48
   17dcc:	bl	28878 <__assert_fail@plt+0x173c4>
   17dd0:	ldr	r0, [sp, #204]	; 0xcc
   17dd4:	ldr	r7, [sp, #16]
   17dd8:	ldr	lr, [sp, #4]
   17ddc:	ldr	r3, [sp, #8]
   17de0:	ldr	r0, [r0, r6, lsl #2]
   17de4:	cmp	r0, #0
   17de8:	bne	17ec8 <__assert_fail@plt+0x6a14>
   17dec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   17df0:	cmp	r0, #0
   17df4:	beq	17ec8 <__assert_fail@plt+0x6a14>
   17df8:	b	17fd0 <__assert_fail@plt+0x6b1c>
   17dfc:	ldr	r0, [sp, #192]	; 0xc0
   17e00:	ldr	sl, [sp, #20]
   17e04:	ldr	r3, [sp, #8]
   17e08:	and	r0, r0, #2
   17e0c:	eor	r1, r0, #10
   17e10:	b	17b90 <__assert_fail@plt+0x66dc>
   17e14:	ldr	r3, [sp, #164]	; 0xa4
   17e18:	ldr	r1, [sp, #4]
   17e1c:	b	17dac <__assert_fail@plt+0x68f8>
   17e20:	ldr	r0, [sp, #192]	; 0xc0
   17e24:	and	r0, r0, #2
   17e28:	eor	r3, r0, #10
   17e2c:	b	17dac <__assert_fail@plt+0x68f8>
   17e30:	mov	r0, r8
   17e34:	bl	113b8 <iswalnum@plt>
   17e38:	mov	r1, #1
   17e3c:	mov	ip, #0
   17e40:	cmp	r8, #95	; 0x5f
   17e44:	beq	17e88 <__assert_fail@plt+0x69d4>
   17e48:	ldr	sl, [sp, #20]
   17e4c:	ldr	lr, [sp, #4]
   17e50:	ldr	r3, [sp, #8]
   17e54:	cmp	r0, #0
   17e58:	beq	17b78 <__assert_fail@plt+0x66c4>
   17e5c:	b	17ba8 <__assert_fail@plt+0x66f4>
   17e60:	mov	r0, r8
   17e64:	bl	113b8 <iswalnum@plt>
   17e68:	mov	r3, #1
   17e6c:	cmp	r8, #95	; 0x5f
   17e70:	beq	17e98 <__assert_fail@plt+0x69e4>
   17e74:	ldr	sl, [sp, #20]
   17e78:	ldr	r1, [sp, #4]
   17e7c:	cmp	r0, #0
   17e80:	beq	17d94 <__assert_fail@plt+0x68e0>
   17e84:	b	17dac <__assert_fail@plt+0x68f8>
   17e88:	ldr	sl, [sp, #20]
   17e8c:	ldr	lr, [sp, #4]
   17e90:	ldr	r3, [sp, #8]
   17e94:	b	17ba8 <__assert_fail@plt+0x66f4>
   17e98:	ldr	sl, [sp, #20]
   17e9c:	ldr	r1, [sp, #4]
   17ea0:	b	17dac <__assert_fail@plt+0x68f8>
   17ea4:	ldr	r0, [r5, #12]
   17ea8:	ldr	r2, [r0, r3, lsl #2]
   17eac:	ldr	r0, [lr]
   17eb0:	add	r0, r0, r2, lsl #3
   17eb4:	mov	r1, r2
   17eb8:	str	r2, [sp, #12]
   17ebc:	ldr	r6, [r0, #4]
   17ec0:	tst	r6, #1048576	; 0x100000
   17ec4:	bne	17ac4 <__assert_fail@plt+0x6610>
   17ec8:	ldr	r0, [r5, #8]
   17ecc:	add	r3, r3, #1
   17ed0:	cmp	r3, r0
   17ed4:	blt	17ea4 <__assert_fail@plt+0x69f0>
   17ed8:	mov	r0, #0
   17edc:	str	r0, [fp, #-196]	; 0xffffff3c
   17ee0:	b	18090 <__assert_fail@plt+0x6bdc>
   17ee4:	add	r1, r0, #2
   17ee8:	add	r0, sp, #104	; 0x68
   17eec:	bl	21318 <__assert_fail@plt+0xfe64>
   17ef0:	cmp	r0, #0
   17ef4:	str	r0, [fp, #-196]	; 0xffffff3c
   17ef8:	beq	18084 <__assert_fail@plt+0x6bd0>
   17efc:	b	19268 <__assert_fail@plt+0x7db4>
   17f00:	ldr	r0, [sp, #144]	; 0x90
   17f04:	cmp	r0, #0
   17f08:	ble	17f48 <__assert_fail@plt+0x6a94>
   17f0c:	ldr	r2, [sp, #152]	; 0x98
   17f10:	sub	r1, r0, #1
   17f14:	cmp	r2, r1
   17f18:	beq	1800c <__assert_fail@plt+0x6b58>
   17f1c:	ldr	r2, [sp, #184]	; 0xb8
   17f20:	cmp	r2, #2
   17f24:	blt	17f50 <__assert_fail@plt+0x6a9c>
   17f28:	ldr	r1, [sp, #112]	; 0x70
   17f2c:	sub	r1, r1, #4
   17f30:	ldr	r8, [r1, r0, lsl #2]
   17f34:	cmn	r8, #1
   17f38:	bne	17f84 <__assert_fail@plt+0x6ad0>
   17f3c:	sub	r0, r0, #1
   17f40:	cmp	r0, #0
   17f44:	bgt	17f30 <__assert_fail@plt+0x6a7c>
   17f48:	ldr	r1, [sp, #164]	; 0xa4
   17f4c:	b	17fa8 <__assert_fail@plt+0x6af4>
   17f50:	ldr	r0, [sp, #108]	; 0x6c
   17f54:	ldr	r2, [sp, #172]	; 0xac
   17f58:	ldrb	r0, [r0, r1]
   17f5c:	ubfx	r1, r0, #5, #3
   17f60:	ldr	ip, [r2, r1, lsl #2]
   17f64:	and	r2, r0, #31
   17f68:	mov	r1, #1
   17f6c:	tst	ip, r1, lsl r2
   17f70:	bne	17fa8 <__assert_fail@plt+0x6af4>
   17f74:	mov	r1, #0
   17f78:	cmp	r0, #10
   17f7c:	beq	17f9c <__assert_fail@plt+0x6ae8>
   17f80:	b	17fa8 <__assert_fail@plt+0x6af4>
   17f84:	ldrb	r0, [sp, #182]	; 0xb6
   17f88:	cmp	r0, #0
   17f8c:	bne	18014 <__assert_fail@plt+0x6b60>
   17f90:	mov	r1, #0
   17f94:	cmp	r8, #10
   17f98:	bne	17fa8 <__assert_fail@plt+0x6af4>
   17f9c:	ldrb	r1, [sp, #181]	; 0xb5
   17fa0:	cmp	r1, #0
   17fa4:	movwne	r1, #2
   17fa8:	bfi	r6, r1, #8, #1
   17fac:	ldr	r8, [r3, r6, lsl #2]
   17fb0:	b	180dc <__assert_fail@plt+0x6c28>
   17fb4:	ldr	r0, [sp, #192]	; 0xc0
   17fb8:	and	r0, r0, #2
   17fbc:	eor	r3, r0, #10
   17fc0:	b	179e0 <__assert_fail@plt+0x652c>
   17fc4:	str	r0, [fp, #-48]	; 0xffffffd0
   17fc8:	ldr	sl, [sp, #20]
   17fcc:	ldr	r7, [sp, #16]
   17fd0:	mov	r8, #0
   17fd4:	str	r0, [fp, #-196]	; 0xffffff3c
   17fd8:	b	180dc <__assert_fail@plt+0x6c28>
   17fdc:	mov	r0, r4
   17fe0:	mov	r5, r7
   17fe4:	bl	113b8 <iswalnum@plt>
   17fe8:	mov	r3, #1
   17fec:	cmp	r4, #95	; 0x5f
   17ff0:	beq	18004 <__assert_fail@plt+0x6b50>
   17ff4:	cmp	r0, #0
   17ff8:	mov	r7, r5
   17ffc:	beq	179c8 <__assert_fail@plt+0x6514>
   18000:	b	179e0 <__assert_fail@plt+0x652c>
   18004:	mov	r7, r5
   18008:	b	179e0 <__assert_fail@plt+0x652c>
   1800c:	mov	r1, #10
   18010:	b	17fa8 <__assert_fail@plt+0x6af4>
   18014:	mov	r0, r8
   18018:	str	r3, [sp, #12]
   1801c:	str	r7, [sp, #16]
   18020:	bl	113b8 <iswalnum@plt>
   18024:	mov	r1, #1
   18028:	cmp	r8, #95	; 0x5f
   1802c:	beq	18044 <__assert_fail@plt+0x6b90>
   18030:	ldr	r7, [sp, #16]
   18034:	ldr	r3, [sp, #12]
   18038:	cmp	r0, #0
   1803c:	beq	17f90 <__assert_fail@plt+0x6adc>
   18040:	b	17fa8 <__assert_fail@plt+0x6af4>
   18044:	ldr	r7, [sp, #16]
   18048:	ldr	r3, [sp, #12]
   1804c:	b	17fa8 <__assert_fail@plt+0x6af4>
   18050:	ldr	r2, [sp, #140]	; 0x8c
   18054:	ldr	r1, [sp, #152]	; 0x98
   18058:	add	r4, r0, #1
   1805c:	mov	r5, r8
   18060:	cmp	r4, r2
   18064:	blt	18070 <__assert_fail@plt+0x6bbc>
   18068:	cmp	r2, r1
   1806c:	blt	17ee4 <__assert_fail@plt+0x6a30>
   18070:	ldr	r2, [sp, #132]	; 0x84
   18074:	cmp	r4, r2
   18078:	blt	18084 <__assert_fail@plt+0x6bd0>
   1807c:	cmp	r2, r1
   18080:	blt	17ee4 <__assert_fail@plt+0x6a30>
   18084:	ldrb	r0, [r5, #52]	; 0x34
   18088:	tst	r0, #32
   1808c:	bne	17aa0 <__assert_fail@plt+0x65ec>
   18090:	ldr	r1, [sp, #144]	; 0x90
   18094:	ldr	r0, [sp, #108]	; 0x6c
   18098:	add	r2, r1, #1
   1809c:	str	r2, [sp, #144]	; 0x90
   180a0:	ldrb	r6, [r0, r1]
   180a4:	ldr	r0, [r5, #44]	; 0x2c
   180a8:	cmp	r0, #0
   180ac:	bne	180d8 <__assert_fail@plt+0x6c24>
   180b0:	ldr	r3, [r5, #48]	; 0x30
   180b4:	cmp	r3, #0
   180b8:	bne	17f00 <__assert_fail@plt+0x6a4c>
   180bc:	ldr	r0, [sp, #188]	; 0xbc
   180c0:	mov	r1, r5
   180c4:	bl	234b4 <__assert_fail@plt+0x12000>
   180c8:	cmp	r0, #0
   180cc:	bne	180a4 <__assert_fail@plt+0x6bf0>
   180d0:	mov	r0, #12
   180d4:	b	17fd0 <__assert_fail@plt+0x6b1c>
   180d8:	ldr	r8, [r0, r6, lsl #2]
   180dc:	ldr	r0, [sp, #204]	; 0xcc
   180e0:	cmp	r0, #0
   180e4:	beq	180fc <__assert_fail@plt+0x6c48>
   180e8:	sub	r0, fp, #196	; 0xc4
   180ec:	add	r1, sp, #104	; 0x68
   180f0:	mov	r2, r8
   180f4:	bl	21520 <__assert_fail@plt+0x1006c>
   180f8:	mov	r8, r0
   180fc:	cmp	r8, #0
   18100:	beq	178a4 <__assert_fail@plt+0x63f0>
   18104:	sub	r0, r5, r8
   18108:	clz	r0, r0
   1810c:	lsr	r0, r0, #5
   18110:	ands	r7, r7, r0
   18114:	ldrb	r0, [r8, #52]	; 0x34
   18118:	movne	sl, r4
   1811c:	tst	r0, #16
   18120:	beq	18150 <__assert_fail@plt+0x6c9c>
   18124:	sxtb	r0, r0
   18128:	cmn	r0, #1
   1812c:	ble	178dc <__assert_fail@plt+0x6428>
   18130:	ldr	r0, [sp, #44]	; 0x2c
   18134:	ldr	r9, [sp, #144]	; 0x90
   18138:	cmp	r0, #0
   1813c:	beq	18180 <__assert_fail@plt+0x6ccc>
   18140:	mov	r0, #0
   18144:	str	r0, [sp, #72]	; 0x48
   18148:	mov	r0, #1
   1814c:	str	r0, [sp, #56]	; 0x38
   18150:	ldr	r0, [sp, #144]	; 0x90
   18154:	ldr	r1, [sp, #160]	; 0xa0
   18158:	cmp	r1, r0
   1815c:	bgt	18050 <__assert_fail@plt+0x6b9c>
   18160:	b	1816c <__assert_fail@plt+0x6cb8>
   18164:	ldr	r0, [sp, #36]	; 0x24
   18168:	str	r0, [sp, #72]	; 0x48
   1816c:	ldr	r1, [sp, #72]	; 0x48
   18170:	cmp	r1, #0
   18174:	ldrne	r0, [r1]
   18178:	addne	r0, r0, sl
   1817c:	strne	r0, [r1]
   18180:	ldr	sl, [sp, #92]	; 0x5c
   18184:	ldr	r8, [sp, #64]	; 0x40
   18188:	cmn	r9, #1
   1818c:	beq	1734c <__assert_fail@plt+0x5e98>
   18190:	cmn	r9, #2
   18194:	beq	19268 <__assert_fail@plt+0x7db4>
   18198:	ldr	r5, [sp, #80]	; 0x50
   1819c:	str	r9, [sp, #196]	; 0xc4
   181a0:	ldr	r8, [sp, #96]	; 0x60
   181a4:	cmp	sl, #2
   181a8:	ldrb	r0, [r5, #28]
   181ac:	bcc	181b8 <__assert_fail@plt+0x6d04>
   181b0:	ands	r1, r0, #16
   181b4:	beq	181c4 <__assert_fail@plt+0x6d10>
   181b8:	ldr	r1, [r8, #76]	; 0x4c
   181bc:	cmp	r1, #0
   181c0:	beq	18324 <__assert_fail@plt+0x6e70>
   181c4:	ldr	r0, [sp, #204]	; 0xcc
   181c8:	cmn	r9, #1
   181cc:	ldr	r5, [r0, r9, lsl #2]
   181d0:	ble	1820c <__assert_fail@plt+0x6d58>
   181d4:	ldr	r0, [sp, #152]	; 0x98
   181d8:	cmp	r0, r9
   181dc:	beq	16ee8 <__assert_fail@plt+0x5a34>
   181e0:	ldr	r0, [sp, #184]	; 0xb8
   181e4:	cmp	r0, #2
   181e8:	blt	1821c <__assert_fail@plt+0x6d68>
   181ec:	ldr	r0, [sp, #112]	; 0x70
   181f0:	ldr	r4, [r0, r9, lsl #2]
   181f4:	cmn	r4, #1
   181f8:	bne	18258 <__assert_fail@plt+0x6da4>
   181fc:	sub	r1, r9, #1
   18200:	cmp	r9, #0
   18204:	mov	r9, r1
   18208:	bgt	181f0 <__assert_fail@plt+0x6d3c>
   1820c:	ldr	r3, [sp, #164]	; 0xa4
   18210:	movw	r9, #65280	; 0xff00
   18214:	movt	r9, #3
   18218:	b	18284 <__assert_fail@plt+0x6dd0>
   1821c:	ldr	r0, [sp, #108]	; 0x6c
   18220:	ldr	r1, [sp, #172]	; 0xac
   18224:	mov	r3, #1
   18228:	ldrb	r0, [r0, r9]
   1822c:	movw	r9, #65280	; 0xff00
   18230:	movt	r9, #3
   18234:	ubfx	r2, r0, #5, #3
   18238:	ldr	r1, [r1, r2, lsl #2]
   1823c:	and	r2, r0, #31
   18240:	tst	r1, r3, lsl r2
   18244:	bne	18284 <__assert_fail@plt+0x6dd0>
   18248:	mov	r3, #0
   1824c:	cmp	r0, #10
   18250:	beq	18278 <__assert_fail@plt+0x6dc4>
   18254:	b	18284 <__assert_fail@plt+0x6dd0>
   18258:	ldrb	r0, [sp, #182]	; 0xb6
   1825c:	movw	r9, #65280	; 0xff00
   18260:	movt	r9, #3
   18264:	cmp	r0, #0
   18268:	bne	16f84 <__assert_fail@plt+0x5ad0>
   1826c:	mov	r3, #0
   18270:	cmp	r4, #10
   18274:	bne	18284 <__assert_fail@plt+0x6dd0>
   18278:	ldrb	r3, [sp, #181]	; 0xb5
   1827c:	cmp	r3, #0
   18280:	movwne	r3, #2
   18284:	ldr	r0, [r5, #8]
   18288:	cmp	r0, #1
   1828c:	blt	18314 <__assert_fail@plt+0x6e60>
   18290:	ldr	r1, [sp, #188]	; 0xbc
   18294:	ldr	r6, [r5, #12]
   18298:	and	ip, r3, #8
   1829c:	and	lr, r3, #2
   182a0:	and	r3, r3, #1
   182a4:	mov	r4, #0
   182a8:	ldr	r5, [r1]
   182ac:	ldr	r7, [r6, r4, lsl #2]
   182b0:	add	r1, r5, r7, lsl #3
   182b4:	ldr	r1, [r1, #4]
   182b8:	uxtb	r2, r1
   182bc:	cmp	r2, #2
   182c0:	bne	18308 <__assert_fail@plt+0x6e54>
   182c4:	tst	r1, r9
   182c8:	beq	18318 <__assert_fail@plt+0x6e64>
   182cc:	cmp	r3, #0
   182d0:	bne	182dc <__assert_fail@plt+0x6e28>
   182d4:	ands	r2, r1, #1024	; 0x400
   182d8:	bne	18308 <__assert_fail@plt+0x6e54>
   182dc:	cmp	r3, #0
   182e0:	andsne	r2, r1, #2048	; 0x800
   182e4:	bne	18308 <__assert_fail@plt+0x6e54>
   182e8:	cmp	lr, #0
   182ec:	bne	182f8 <__assert_fail@plt+0x6e44>
   182f0:	ands	r2, r1, #8192	; 0x2000
   182f4:	bne	18308 <__assert_fail@plt+0x6e54>
   182f8:	cmp	ip, #0
   182fc:	bne	18318 <__assert_fail@plt+0x6e64>
   18300:	ands	r1, r1, #32768	; 0x8000
   18304:	beq	18318 <__assert_fail@plt+0x6e64>
   18308:	add	r4, r4, #1
   1830c:	cmp	r4, r0
   18310:	blt	182ac <__assert_fail@plt+0x6df8>
   18314:	mov	r7, #0
   18318:	ldr	r5, [sp, #80]	; 0x50
   1831c:	str	r7, [sp, #200]	; 0xc8
   18320:	ldrb	r0, [r5, #28]
   18324:	sub	r6, fp, #48	; 0x30
   18328:	cmp	sl, #2
   1832c:	bcc	18344 <__assert_fail@plt+0x6e90>
   18330:	ands	r0, r0, #16
   18334:	bne	18344 <__assert_fail@plt+0x6e90>
   18338:	ldrb	r0, [r8, #88]	; 0x58
   1833c:	tst	r0, #1
   18340:	bne	18350 <__assert_fail@plt+0x6e9c>
   18344:	ldr	r0, [r8, #76]	; 0x4c
   18348:	cmp	r0, #0
   1834c:	beq	184ec <__assert_fail@plt+0x7038>
   18350:	ldr	sl, [sp, #196]	; 0xc4
   18354:	cmn	sl, #-1073741823	; 0xc0000001
   18358:	bcs	19268 <__assert_fail@plt+0x7db4>
   1835c:	ldr	r0, [sp, #188]	; 0xbc
   18360:	ldr	r6, [sp, #200]	; 0xc8
   18364:	str	r0, [sp, #72]	; 0x48
   18368:	mov	r0, #4
   1836c:	add	r4, r0, sl, lsl #2
   18370:	mov	r0, r4
   18374:	bl	286b0 <__assert_fail@plt+0x171fc>
   18378:	mov	r8, r0
   1837c:	cmp	r0, #0
   18380:	beq	1949c <__assert_fail@plt+0x7fe8>
   18384:	ldr	r0, [sp, #72]	; 0x48
   18388:	ldr	r0, [r0, #76]	; 0x4c
   1838c:	cmp	r0, #0
   18390:	beq	16e3c <__assert_fail@plt+0x5988>
   18394:	mov	r0, r4
   18398:	bl	286b0 <__assert_fail@plt+0x171fc>
   1839c:	cmp	r0, #0
   183a0:	beq	1949c <__assert_fail@plt+0x7fe8>
   183a4:	mov	r1, #0
   183a8:	mov	r2, r4
   183ac:	mov	r5, r0
   183b0:	bl	113d0 <memset@plt>
   183b4:	sub	r0, fp, #188	; 0xbc
   183b8:	str	r8, [fp, #-192]	; 0xffffff40
   183bc:	mov	r1, #0
   183c0:	stm	r0, {r5, r6, sl}
   183c4:	ldr	r0, [sp, #28]
   183c8:	str	r1, [r0]
   183cc:	str	r1, [r0, #4]
   183d0:	str	r1, [r0, #8]
   183d4:	add	r0, sp, #104	; 0x68
   183d8:	sub	r1, fp, #192	; 0xc0
   183dc:	bl	245b0 <__assert_fail@plt+0x130fc>
   183e0:	mov	r9, r0
   183e4:	mov	r0, #0
   183e8:	bl	28878 <__assert_fail@plt+0x173c4>
   183ec:	cmp	r9, #0
   183f0:	mov	r4, r5
   183f4:	bne	17388 <__assert_fail@plt+0x5ed4>
   183f8:	ldr	r0, [r8]
   183fc:	cmp	r0, #0
   18400:	beq	1711c <__assert_fail@plt+0x5c68>
   18404:	mov	r1, #0
   18408:	cmp	sl, #0
   1840c:	mov	r9, #0
   18410:	str	r1, [sp, #56]	; 0x38
   18414:	blt	184a8 <__assert_fail@plt+0x6ff4>
   18418:	mov	r7, #0
   1841c:	b	18430 <__assert_fail@plt+0x6f7c>
   18420:	add	r0, r8, r7, lsl #2
   18424:	add	r1, r7, #1
   18428:	ldr	r0, [r0, #4]
   1842c:	mov	r7, r1
   18430:	ldr	r2, [r4, r7, lsl #2]
   18434:	cmp	r0, #0
   18438:	beq	18498 <__assert_fail@plt+0x6fe4>
   1843c:	cmp	r2, #0
   18440:	beq	1848c <__assert_fail@plt+0x6fd8>
   18444:	sub	r5, fp, #48	; 0x30
   18448:	add	r1, r0, #4
   1844c:	add	r2, r2, #4
   18450:	mov	r0, r5
   18454:	bl	21734 <__assert_fail@plt+0x10280>
   18458:	cmp	r0, #0
   1845c:	str	r0, [fp, #-196]	; 0xffffff3c
   18460:	bne	16e90 <__assert_fail@plt+0x59dc>
   18464:	ldr	r1, [sp, #72]	; 0x48
   18468:	sub	r0, fp, #196	; 0xc4
   1846c:	mov	r2, r5
   18470:	bl	22d20 <__assert_fail@plt+0x1186c>
   18474:	str	r0, [r8, r7, lsl #2]
   18478:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1847c:	bl	28878 <__assert_fail@plt+0x173c4>
   18480:	ldr	r9, [fp, #-196]	; 0xffffff3c
   18484:	cmp	r9, #0
   18488:	bne	184a8 <__assert_fail@plt+0x6ff4>
   1848c:	cmp	r7, sl
   18490:	blt	18420 <__assert_fail@plt+0x6f6c>
   18494:	b	184a4 <__assert_fail@plt+0x6ff0>
   18498:	str	r2, [r8, r7, lsl #2]
   1849c:	cmp	r7, sl
   184a0:	blt	18420 <__assert_fail@plt+0x6f6c>
   184a4:	mov	r9, #0
   184a8:	mov	r0, r4
   184ac:	bl	28878 <__assert_fail@plt+0x173c4>
   184b0:	cmp	r9, #0
   184b4:	bne	1738c <__assert_fail@plt+0x5ed8>
   184b8:	ldr	r0, [sp, #204]	; 0xcc
   184bc:	bl	28878 <__assert_fail@plt+0x173c4>
   184c0:	mov	r0, #0
   184c4:	str	r6, [sp, #200]	; 0xc8
   184c8:	str	r8, [sp, #204]	; 0xcc
   184cc:	str	sl, [sp, #196]	; 0xc4
   184d0:	bl	28878 <__assert_fail@plt+0x173c4>
   184d4:	mov	r0, #0
   184d8:	bl	28878 <__assert_fail@plt+0x173c4>
   184dc:	ldr	r8, [sp, #96]	; 0x60
   184e0:	ldr	sl, [sp, #92]	; 0x5c
   184e4:	ldr	r5, [sp, #80]	; 0x50
   184e8:	sub	r6, fp, #48	; 0x30
   184ec:	cmp	sl, #0
   184f0:	beq	19438 <__assert_fail@plt+0x7f84>
   184f4:	ldr	r4, [sp, #32]
   184f8:	cmp	sl, #1
   184fc:	beq	18520 <__assert_fail@plt+0x706c>
   18500:	ldr	r1, [fp, #16]
   18504:	mvn	r0, r4
   18508:	add	r0, r0, r1
   1850c:	mov	r1, #255	; 0xff
   18510:	lsl	r2, r0, #3
   18514:	ldr	r0, [fp, #20]
   18518:	add	r0, r0, #8
   1851c:	bl	113d0 <memset@plt>
   18520:	ldr	r0, [sp, #196]	; 0xc4
   18524:	ldr	r1, [fp, #20]
   18528:	mov	r9, #0
   1852c:	cmp	sl, #2
   18530:	str	r9, [r1]
   18534:	str	r0, [r1, #4]
   18538:	bcc	19318 <__assert_fail@plt+0x7e64>
   1853c:	ldrb	r0, [r5, #28]
   18540:	ands	r0, r0, #16
   18544:	bne	19318 <__assert_fail@plt+0x7e64>
   18548:	ldrb	r1, [r8, #88]	; 0x58
   1854c:	mov	r0, #0
   18550:	tst	r1, #1
   18554:	mov	r1, #0
   18558:	beq	1856c <__assert_fail@plt+0x70b8>
   1855c:	ldr	r2, [r8, #76]	; 0x4c
   18560:	mov	r1, #0
   18564:	cmp	r2, #0
   18568:	movwgt	r1, #1
   1856c:	movw	r2, #40016	; 0x9c50
   18570:	ldr	r7, [r5]
   18574:	cmp	r1, #0
   18578:	mov	r1, #0
   1857c:	movt	r2, #2
   18580:	vldr	d16, [r2]
   18584:	ldr	r2, [r2, #8]
   18588:	str	r2, [fp, #-40]	; 0xffffffd8
   1858c:	mov	r2, #16
   18590:	vstr	d16, [fp, #-48]	; 0xffffffd0
   18594:	str	r2, [fp, #-188]	; 0xffffff44
   18598:	sub	r2, fp, #192	; 0xc0
   1859c:	str	r0, [fp, #-192]	; 0xffffff40
   185a0:	add	r5, r2, #12
   185a4:	str	r5, [fp, #-184]	; 0xffffff48
   185a8:	beq	185c8 <__assert_fail@plt+0x7114>
   185ac:	mov	r0, #48	; 0x30
   185b0:	bl	286b0 <__assert_fail@plt+0x171fc>
   185b4:	cmp	r0, #0
   185b8:	str	r0, [fp, #-40]	; 0xffffffd8
   185bc:	beq	19268 <__assert_fail@plt+0x7db4>
   185c0:	ldr	r0, [fp, #-192]	; 0xffffff40
   185c4:	mov	r1, r6
   185c8:	str	r7, [sp, #68]	; 0x44
   185cc:	ldr	r7, [r7, #72]	; 0x48
   185d0:	cmp	r0, sl
   185d4:	str	r5, [sp, #76]	; 0x4c
   185d8:	str	r1, [sp, #80]	; 0x50
   185dc:	bcs	186c8 <__assert_fail@plt+0x7214>
   185e0:	ldr	r2, [sp, #76]	; 0x4c
   185e4:	sub	r0, fp, #192	; 0xc0
   185e8:	mov	r1, sl
   185ec:	mov	r3, #8
   185f0:	bl	287b8 <__assert_fail@plt+0x17304>
   185f4:	cmp	r0, #0
   185f8:	bne	186cc <__assert_fail@plt+0x7218>
   185fc:	ldr	r0, [fp, #-184]	; 0xffffff48
   18600:	ldr	r1, [sp, #76]	; 0x4c
   18604:	cmp	r0, r1
   18608:	beq	18610 <__assert_fail@plt+0x715c>
   1860c:	bl	28878 <__assert_fail@plt+0x173c4>
   18610:	mov	r0, #16
   18614:	mov	r9, #12
   18618:	str	r0, [fp, #-188]	; 0xffffff44
   1861c:	mov	r0, #0
   18620:	str	r0, [fp, #-192]	; 0xffffff40
   18624:	ldr	r0, [sp, #76]	; 0x4c
   18628:	str	r0, [fp, #-184]	; 0xffffff48
   1862c:	ldr	r0, [sp, #80]	; 0x50
   18630:	cmp	r0, #0
   18634:	beq	1943c <__assert_fail@plt+0x7f88>
   18638:	ldr	r0, [sp, #80]	; 0x50
   1863c:	ldr	r1, [r0]
   18640:	ldr	r0, [r0, #8]
   18644:	cmp	r1, #1
   18648:	blt	19544 <__assert_fail@plt+0x8090>
   1864c:	ldr	r4, [sp, #80]	; 0x50
   18650:	mov	r5, #0
   18654:	mov	r6, #0
   18658:	add	r0, r0, r5
   1865c:	ldr	r0, [r0, #20]
   18660:	bl	28878 <__assert_fail@plt+0x173c4>
   18664:	ldr	r0, [r4, #8]
   18668:	add	r0, r0, r5
   1866c:	ldr	r0, [r0, #8]
   18670:	bl	28878 <__assert_fail@plt+0x173c4>
   18674:	ldr	r1, [r4]
   18678:	ldr	r0, [r4, #8]
   1867c:	add	r6, r6, #1
   18680:	add	r5, r5, #24
   18684:	cmp	r6, r1
   18688:	blt	18658 <__assert_fail@plt+0x71a4>
   1868c:	b	19544 <__assert_fail@plt+0x8090>
   18690:	ldr	r1, [r3, #8]
   18694:	cmp	r1, #0
   18698:	beq	186a8 <__assert_fail@plt+0x71f4>
   1869c:	ldrsb	r1, [sl, #28]
   186a0:	cmp	r1, #0
   186a4:	blt	16b08 <__assert_fail@plt+0x5654>
   186a8:	mov	r1, #0
   186ac:	cmp	r6, #0
   186b0:	str	r1, [sp, #76]	; 0x4c
   186b4:	beq	19260 <__assert_fail@plt+0x7dac>
   186b8:	cmp	r0, #0
   186bc:	mov	r6, #0
   186c0:	bne	19490 <__assert_fail@plt+0x7fdc>
   186c4:	b	16b0c <__assert_fail@plt+0x5658>
   186c8:	str	sl, [fp, #-192]	; 0xffffff40
   186cc:	ldr	r5, [fp, #20]
   186d0:	ldr	r0, [fp, #-184]	; 0xffffff48
   186d4:	lsl	r2, sl, #3
   186d8:	str	r2, [sp, #56]	; 0x38
   186dc:	mov	r1, r5
   186e0:	str	r0, [sp, #60]	; 0x3c
   186e4:	bl	1125c <memcpy@plt>
   186e8:	ldr	r6, [r5]
   186ec:	ldr	r0, [r5, #4]
   186f0:	mov	ip, #0
   186f4:	cmp	r6, r0
   186f8:	ble	18788 <__assert_fail@plt+0x72d4>
   186fc:	mov	r0, ip
   18700:	bl	28878 <__assert_fail@plt+0x173c4>
   18704:	ldr	r0, [fp, #-184]	; 0xffffff48
   18708:	ldr	r5, [sp, #76]	; 0x4c
   1870c:	cmp	r0, r5
   18710:	beq	18718 <__assert_fail@plt+0x7264>
   18714:	bl	28878 <__assert_fail@plt+0x173c4>
   18718:	ldr	r6, [sp, #80]	; 0x50
   1871c:	mov	r0, #16
   18720:	str	r0, [fp, #-188]	; 0xffffff44
   18724:	mov	r0, #0
   18728:	str	r0, [fp, #-192]	; 0xffffff40
   1872c:	str	r5, [fp, #-184]	; 0xffffff48
   18730:	cmp	r6, #0
   18734:	beq	19318 <__assert_fail@plt+0x7e64>
   18738:	ldr	r1, [r6]
   1873c:	ldr	r0, [r6, #8]
   18740:	cmp	r1, #1
   18744:	blt	19310 <__assert_fail@plt+0x7e5c>
   18748:	mov	r4, #0
   1874c:	mov	r5, #0
   18750:	add	r0, r0, r4
   18754:	ldr	r0, [r0, #20]
   18758:	bl	28878 <__assert_fail@plt+0x173c4>
   1875c:	ldr	r0, [r6, #8]
   18760:	add	r0, r0, r4
   18764:	ldr	r0, [r0, #8]
   18768:	bl	28878 <__assert_fail@plt+0x173c4>
   1876c:	ldr	r1, [r6]
   18770:	ldr	r0, [r6, #8]
   18774:	add	r5, r5, #1
   18778:	add	r4, r4, #24
   1877c:	cmp	r5, r1
   18780:	blt	18750 <__assert_fail@plt+0x729c>
   18784:	b	19310 <__assert_fail@plt+0x7e5c>
   18788:	lsl	r0, sl, #4
   1878c:	mov	lr, #1
   18790:	mov	r1, #0
   18794:	mov	ip, #0
   18798:	str	r0, [sp, #48]	; 0x30
   1879c:	mov	r0, #0
   187a0:	str	r0, [sp, #52]	; 0x34
   187a4:	ldr	r0, [sp, #68]	; 0x44
   187a8:	mov	r5, r1
   187ac:	ldr	r0, [r0]
   187b0:	add	r1, r0, r7, lsl #3
   187b4:	ldr	r3, [r1, #4]
   187b8:	uxtb	r2, r3
   187bc:	cmp	r2, #9
   187c0:	beq	187f0 <__assert_fail@plt+0x733c>
   187c4:	cmp	r2, #8
   187c8:	bne	18864 <__assert_fail@plt+0x73b0>
   187cc:	ldr	r0, [r0, r7, lsl #3]
   187d0:	add	r0, r0, #1
   187d4:	cmp	r0, sl
   187d8:	bge	18864 <__assert_fail@plt+0x73b0>
   187dc:	ldr	r1, [fp, #20]
   187e0:	str	r6, [r1, r0, lsl #3]!
   187e4:	mvn	r0, #0
   187e8:	str	r0, [r1, #4]
   187ec:	b	18864 <__assert_fail@plt+0x73b0>
   187f0:	ldr	r0, [r0, r7, lsl #3]
   187f4:	add	r0, r0, #1
   187f8:	cmp	r0, sl
   187fc:	bge	18864 <__assert_fail@plt+0x73b0>
   18800:	ldr	r1, [fp, #20]
   18804:	ldr	r2, [r1, r0, lsl #3]
   18808:	cmp	r2, r6
   1880c:	bge	18820 <__assert_fail@plt+0x736c>
   18810:	add	r0, r1, r0, lsl #3
   18814:	str	r6, [r0, #4]
   18818:	ldr	r0, [sp, #60]	; 0x3c
   1881c:	b	18840 <__assert_fail@plt+0x738c>
   18820:	tst	r3, #524288	; 0x80000
   18824:	beq	18858 <__assert_fail@plt+0x73a4>
   18828:	ldr	r1, [sp, #60]	; 0x3c
   1882c:	ldr	r1, [r1, r0, lsl #3]
   18830:	cmn	r1, #1
   18834:	beq	18858 <__assert_fail@plt+0x73a4>
   18838:	ldr	r0, [fp, #20]
   1883c:	ldr	r1, [sp, #60]	; 0x3c
   18840:	ldr	r2, [sp, #56]	; 0x38
   18844:	str	ip, [sp, #64]	; 0x40
   18848:	bl	1125c <memcpy@plt>
   1884c:	ldr	ip, [sp, #64]	; 0x40
   18850:	mov	lr, #1
   18854:	b	18864 <__assert_fail@plt+0x73b0>
   18858:	ldr	r1, [fp, #20]
   1885c:	add	r0, r1, r0, lsl #3
   18860:	str	r6, [r0, #4]
   18864:	ldr	r0, [fp, #20]
   18868:	ldr	r0, [r0, #4]
   1886c:	cmp	r6, r0
   18870:	ldreq	r0, [sp, #200]	; 0xc8
   18874:	cmpeq	r7, r0
   18878:	beq	188d4 <__assert_fail@plt+0x7420>
   1887c:	ldr	r0, [sp, #80]	; 0x50
   18880:	cmp	r0, #0
   18884:	beq	18918 <__assert_fail@plt+0x7464>
   18888:	mov	r2, r5
   1888c:	cmp	r5, #1
   18890:	blt	189b4 <__assert_fail@plt+0x7500>
   18894:	mov	r0, #0
   18898:	subs	r1, r2, #1
   1889c:	str	r6, [sp, #72]	; 0x48
   188a0:	beq	188c4 <__assert_fail@plt+0x7410>
   188a4:	add	r2, r0, r1
   188a8:	lsr	r3, r2, #1
   188ac:	ldr	r6, [ip, r3, lsl #2]
   188b0:	cmp	r6, r7
   188b4:	movge	r1, r3
   188b8:	addlt	r0, lr, r2, lsr #1
   188bc:	cmp	r0, r1
   188c0:	bcc	188a4 <__assert_fail@plt+0x73f0>
   188c4:	ldr	r0, [ip, r0, lsl #2]
   188c8:	ldr	r6, [sp, #72]	; 0x48
   188cc:	cmp	r0, r7
   188d0:	bne	18918 <__assert_fail@plt+0x7464>
   188d4:	ldr	r6, [sp, #80]	; 0x50
   188d8:	cmp	r6, #0
   188dc:	beq	1928c <__assert_fail@plt+0x7dd8>
   188e0:	ldr	r5, [sp, #76]	; 0x4c
   188e4:	mov	r0, #0
   188e8:	ldr	r2, [fp, #20]
   188ec:	ldr	r1, [r2, r0, lsl #3]
   188f0:	cmp	r1, #0
   188f4:	blt	18908 <__assert_fail@plt+0x7454>
   188f8:	add	r1, r2, r0, lsl #3
   188fc:	ldr	r1, [r1, #4]
   18900:	cmn	r1, #1
   18904:	beq	18920 <__assert_fail@plt+0x746c>
   18908:	add	r0, r0, #1
   1890c:	cmp	r0, sl
   18910:	bcc	188e8 <__assert_fail@plt+0x7434>
   18914:	b	19290 <__assert_fail@plt+0x7ddc>
   18918:	mov	r2, r5
   1891c:	b	189b4 <__assert_fail@plt+0x7500>
   18920:	ldr	r0, [r6]
   18924:	cmp	r0, #0
   18928:	beq	19290 <__assert_fail@plt+0x7ddc>
   1892c:	sub	r0, r0, #1
   18930:	ldr	r7, [sp, #56]	; 0x38
   18934:	str	ip, [sp, #64]	; 0x40
   18938:	str	r0, [r6]
   1893c:	add	r5, r0, r0, lsl #1
   18940:	ldr	r4, [r6, #8]
   18944:	mov	r2, r7
   18948:	ldr	r0, [r4, r5, lsl #3]!
   1894c:	str	r0, [sp, #72]	; 0x48
   18950:	ldr	r1, [r4, #8]
   18954:	ldr	r0, [fp, #20]
   18958:	bl	1125c <memcpy@plt>
   1895c:	ldr	r0, [r4, #8]
   18960:	mov	r2, r7
   18964:	add	r1, r0, sl, lsl #3
   18968:	ldr	r0, [sp, #60]	; 0x3c
   1896c:	bl	1125c <memcpy@plt>
   18970:	ldr	r0, [sp, #64]	; 0x40
   18974:	bl	28878 <__assert_fail@plt+0x173c4>
   18978:	ldr	r0, [r6, #8]
   1897c:	add	r0, r0, r5, lsl #3
   18980:	ldr	r0, [r0, #8]
   18984:	bl	28878 <__assert_fail@plt+0x173c4>
   18988:	ldr	r0, [r6, #8]
   1898c:	add	r0, r0, r5, lsl #3
   18990:	ldr	r7, [r0, #4]
   18994:	ldr	ip, [r0, #20]
   18998:	cmn	r7, #1
   1899c:	ble	19284 <__assert_fail@plt+0x7dd0>
   189a0:	ldr	r1, [r0, #12]
   189a4:	ldr	r2, [r0, #16]
   189a8:	ldr	r6, [sp, #72]	; 0x48
   189ac:	mov	lr, #1
   189b0:	str	r1, [sp, #52]	; 0x34
   189b4:	ldr	r5, [sp, #188]	; 0xbc
   189b8:	ldr	r0, [r5]
   189bc:	add	r1, r0, r7, lsl #3
   189c0:	ldr	r1, [r1, #4]
   189c4:	tst	r1, #8
   189c8:	bne	18a68 <__assert_fail@plt+0x75b4>
   189cc:	tst	r1, #1048576	; 0x100000
   189d0:	bne	18af0 <__assert_fail@plt+0x763c>
   189d4:	uxtb	r1, r1
   189d8:	cmp	r1, #4
   189dc:	bne	18b24 <__assert_fail@plt+0x7670>
   189e0:	ldr	r0, [r0, r7, lsl #3]
   189e4:	mov	r4, #0
   189e8:	add	r0, r0, #1
   189ec:	cmp	r0, sl
   189f0:	bge	18a0c <__assert_fail@plt+0x7558>
   189f4:	ldr	r1, [fp, #20]
   189f8:	mov	r3, r2
   189fc:	ldr	r2, [r1, r0, lsl #3]!
   18a00:	ldr	r1, [r1, #4]
   18a04:	sub	r4, r1, r2
   18a08:	mov	r2, r3
   18a0c:	ldr	r1, [sp, #80]	; 0x50
   18a10:	cmp	r1, #0
   18a14:	beq	18e60 <__assert_fail@plt+0x79ac>
   18a18:	cmp	r0, sl
   18a1c:	bge	18a60 <__assert_fail@plt+0x75ac>
   18a20:	mov	r3, r2
   18a24:	ldr	r2, [fp, #20]
   18a28:	ldr	r1, [r2, r0, lsl #3]
   18a2c:	cmn	r1, #1
   18a30:	beq	18a60 <__assert_fail@plt+0x75ac>
   18a34:	add	r0, r2, r0, lsl #3
   18a38:	ldr	r0, [r0, #4]
   18a3c:	cmn	r0, #1
   18a40:	beq	18a60 <__assert_fail@plt+0x75ac>
   18a44:	cmp	r4, #0
   18a48:	mov	r2, r3
   18a4c:	beq	18e84 <__assert_fail@plt+0x79d0>
   18a50:	ldr	r0, [sp, #132]	; 0x84
   18a54:	sub	r0, r0, r6
   18a58:	cmp	r0, r4
   18a5c:	bge	19064 <__assert_fail@plt+0x7bb0>
   18a60:	ldr	r7, [sp, #80]	; 0x50
   18a64:	b	18cfc <__assert_fail@plt+0x7848>
   18a68:	ldr	r0, [sp, #204]	; 0xcc
   18a6c:	ldr	r4, [r5, #20]
   18a70:	cmp	r2, #1
   18a74:	ldr	r0, [r0, r6, lsl #2]
   18a78:	str	r0, [sp, #88]	; 0x58
   18a7c:	blt	18ad0 <__assert_fail@plt+0x761c>
   18a80:	str	r4, [sp, #100]	; 0x64
   18a84:	mov	r5, r6
   18a88:	mov	r4, r2
   18a8c:	mov	r0, #0
   18a90:	subs	r1, r2, #1
   18a94:	beq	18ab8 <__assert_fail@plt+0x7604>
   18a98:	add	r2, r0, r1
   18a9c:	lsr	r3, r2, #1
   18aa0:	ldr	r6, [ip, r3, lsl #2]
   18aa4:	cmp	r6, r7
   18aa8:	movge	r1, r3
   18aac:	addlt	r0, lr, r2, lsr #1
   18ab0:	cmp	r0, r1
   18ab4:	bcc	18a98 <__assert_fail@plt+0x75e4>
   18ab8:	ldr	r0, [ip, r0, lsl #2]
   18abc:	mov	r2, r4
   18ac0:	ldr	r4, [sp, #100]	; 0x64
   18ac4:	mov	r6, r5
   18ac8:	cmp	r0, r7
   18acc:	beq	18c04 <__assert_fail@plt+0x7750>
   18ad0:	ldr	r0, [sp, #52]	; 0x34
   18ad4:	cmp	r0, #0
   18ad8:	beq	18be0 <__assert_fail@plt+0x772c>
   18adc:	cmp	r2, #0
   18ae0:	bne	190ac <__assert_fail@plt+0x7bf8>
   18ae4:	str	r7, [ip]
   18ae8:	mov	r2, #1
   18aec:	b	18c04 <__assert_fail@plt+0x7750>
   18af0:	mov	r0, r5
   18af4:	mov	r1, r7
   18af8:	add	r2, sp, #104	; 0x68
   18afc:	mov	r3, r6
   18b00:	str	r5, [sp, #100]	; 0x64
   18b04:	mov	r4, ip
   18b08:	bl	22fb0 <__assert_fail@plt+0x11afc>
   18b0c:	mov	lr, #1
   18b10:	mov	ip, r4
   18b14:	mov	r1, r0
   18b18:	ldr	r5, [sp, #100]	; 0x64
   18b1c:	cmp	r1, #0
   18b20:	bne	18b50 <__assert_fail@plt+0x769c>
   18b24:	ldr	r0, [r5]
   18b28:	mov	r2, r6
   18b2c:	mov	r4, ip
   18b30:	add	r1, r0, r7, lsl #3
   18b34:	add	r0, sp, #104	; 0x68
   18b38:	bl	232a4 <__assert_fail@plt+0x11df0>
   18b3c:	mov	lr, #1
   18b40:	mov	ip, r4
   18b44:	mov	r1, #1
   18b48:	cmp	r0, #0
   18b4c:	beq	18cf0 <__assert_fail@plt+0x783c>
   18b50:	ldr	r0, [r5, #12]
   18b54:	add	r6, r1, r6
   18b58:	ldr	r5, [r0, r7, lsl #2]
   18b5c:	ldr	r7, [sp, #80]	; 0x50
   18b60:	cmp	r7, #0
   18b64:	beq	18d9c <__assert_fail@plt+0x78e8>
   18b68:	ldr	r0, [sp, #196]	; 0xc4
   18b6c:	cmp	r6, r0
   18b70:	bgt	18cfc <__assert_fail@plt+0x7848>
   18b74:	ldr	r0, [sp, #204]	; 0xcc
   18b78:	ldr	r0, [r0, r6, lsl #2]
   18b7c:	cmp	r0, #0
   18b80:	beq	18cfc <__assert_fail@plt+0x7848>
   18b84:	ldr	r1, [r0, #8]
   18b88:	cmp	r1, #1
   18b8c:	blt	18cfc <__assert_fail@plt+0x7848>
   18b90:	ldr	r0, [r0, #12]
   18b94:	mov	r4, r6
   18b98:	subs	r1, r1, #1
   18b9c:	mov	r2, #0
   18ba0:	beq	18bc8 <__assert_fail@plt+0x7714>
   18ba4:	mov	r2, #0
   18ba8:	add	r3, r2, r1
   18bac:	lsr	r7, r3, #1
   18bb0:	ldr	r6, [r0, r7, lsl #2]
   18bb4:	cmp	r6, r5
   18bb8:	movge	r1, r7
   18bbc:	addlt	r2, lr, r3, lsr #1
   18bc0:	cmp	r2, r1
   18bc4:	bcc	18ba8 <__assert_fail@plt+0x76f4>
   18bc8:	ldr	r0, [r0, r2, lsl #2]
   18bcc:	mov	r6, r4
   18bd0:	mov	r1, #0
   18bd4:	cmp	r0, r5
   18bd8:	beq	18f7c <__assert_fail@plt+0x7ac8>
   18bdc:	b	18cf0 <__assert_fail@plt+0x783c>
   18be0:	mov	r0, #4
   18be4:	bl	286b0 <__assert_fail@plt+0x171fc>
   18be8:	cmp	r0, #0
   18bec:	beq	195ec <__assert_fail@plt+0x8138>
   18bf0:	mov	ip, r0
   18bf4:	str	r7, [r0]
   18bf8:	mov	r0, #1
   18bfc:	mov	r2, #1
   18c00:	str	r0, [sp, #52]	; 0x34
   18c04:	add	r0, r7, r7, lsl #1
   18c08:	add	r1, r4, r0, lsl #2
   18c0c:	ldr	lr, [r1, #4]
   18c10:	cmp	lr, #1
   18c14:	blt	18cf0 <__assert_fail@plt+0x783c>
   18c18:	ldr	r0, [r1, #8]
   18c1c:	str	r2, [sp, #44]	; 0x2c
   18c20:	str	r6, [sp, #72]	; 0x48
   18c24:	mov	r6, #0
   18c28:	mvn	r5, #0
   18c2c:	str	ip, [sp, #64]	; 0x40
   18c30:	str	r0, [sp, #84]	; 0x54
   18c34:	ldr	r0, [sp, #88]	; 0x58
   18c38:	ldr	r2, [r0, #8]
   18c3c:	sub	r1, r2, #1
   18c40:	cmp	r2, #1
   18c44:	blt	18cc4 <__assert_fail@plt+0x7810>
   18c48:	ldr	r0, [sp, #84]	; 0x54
   18c4c:	str	r5, [sp, #100]	; 0x64
   18c50:	mov	r5, #0
   18c54:	cmp	r1, #0
   18c58:	ldr	r7, [r0, r6, lsl #2]
   18c5c:	ldr	r0, [sp, #88]	; 0x58
   18c60:	ldr	r4, [r0, #12]
   18c64:	beq	18c90 <__assert_fail@plt+0x77dc>
   18c68:	mov	r3, r1
   18c6c:	mov	ip, #1
   18c70:	add	r0, r5, r3
   18c74:	lsr	r8, r0, #1
   18c78:	ldr	sl, [r4, r8, lsl #2]
   18c7c:	cmp	sl, r7
   18c80:	movge	r3, r8
   18c84:	addlt	r5, ip, r0, lsr #1
   18c88:	cmp	r5, r3
   18c8c:	bcc	18c70 <__assert_fail@plt+0x77bc>
   18c90:	ldr	r0, [r4, r5, lsl #2]
   18c94:	cmp	r0, r7
   18c98:	bne	18cb8 <__assert_fail@plt+0x7804>
   18c9c:	ldr	r4, [sp, #100]	; 0x64
   18ca0:	ldr	r8, [sp, #96]	; 0x60
   18ca4:	ldr	sl, [sp, #92]	; 0x5c
   18ca8:	cmn	r4, #1
   18cac:	bne	18dac <__assert_fail@plt+0x78f8>
   18cb0:	mov	r5, r7
   18cb4:	b	18cc4 <__assert_fail@plt+0x7810>
   18cb8:	ldr	r8, [sp, #96]	; 0x60
   18cbc:	ldr	sl, [sp, #92]	; 0x5c
   18cc0:	ldr	r5, [sp, #100]	; 0x64
   18cc4:	add	r6, r6, #1
   18cc8:	cmp	r6, lr
   18ccc:	blt	18c40 <__assert_fail@plt+0x778c>
   18cd0:	ldr	ip, [sp, #64]	; 0x40
   18cd4:	ldr	r6, [sp, #72]	; 0x48
   18cd8:	ldr	r1, [sp, #44]	; 0x2c
   18cdc:	mov	lr, #1
   18ce0:	cmn	r5, #1
   18ce4:	bgt	18f84 <__assert_fail@plt+0x7ad0>
   18ce8:	cmn	r5, #2
   18cec:	beq	19550 <__assert_fail@plt+0x809c>
   18cf0:	ldr	r7, [sp, #80]	; 0x50
   18cf4:	cmp	r7, #0
   18cf8:	beq	194b4 <__assert_fail@plt+0x8000>
   18cfc:	ldr	r0, [r7]
   18d00:	mov	r4, #0
   18d04:	cmp	r0, #0
   18d08:	beq	194b8 <__assert_fail@plt+0x8004>
   18d0c:	sub	r0, r0, #1
   18d10:	ldr	r5, [sp, #56]	; 0x38
   18d14:	str	ip, [sp, #64]	; 0x40
   18d18:	str	r0, [r7]
   18d1c:	add	r6, r0, r0, lsl #1
   18d20:	ldr	r4, [r7, #8]
   18d24:	mov	r2, r5
   18d28:	ldr	r0, [r4, r6, lsl #3]!
   18d2c:	str	r0, [sp, #72]	; 0x48
   18d30:	ldr	r1, [r4, #8]
   18d34:	ldr	r0, [fp, #20]
   18d38:	bl	1125c <memcpy@plt>
   18d3c:	ldr	r0, [r4, #8]
   18d40:	mov	r2, r5
   18d44:	add	r1, r0, sl, lsl #3
   18d48:	ldr	r0, [sp, #60]	; 0x3c
   18d4c:	bl	1125c <memcpy@plt>
   18d50:	ldr	r0, [sp, #64]	; 0x40
   18d54:	bl	28878 <__assert_fail@plt+0x173c4>
   18d58:	ldr	r0, [r7, #8]
   18d5c:	add	r0, r0, r6, lsl #3
   18d60:	ldr	r0, [r0, #8]
   18d64:	bl	28878 <__assert_fail@plt+0x173c4>
   18d68:	ldr	r0, [r7, #8]
   18d6c:	add	r0, r0, r6, lsl #3
   18d70:	ldr	r7, [r0, #4]
   18d74:	ldr	ip, [r0, #20]
   18d78:	cmn	r7, #1
   18d7c:	ble	19270 <__assert_fail@plt+0x7dbc>
   18d80:	ldr	r1, [r0, #12]
   18d84:	ldr	r4, [sp, #32]
   18d88:	ldr	r6, [sp, #72]	; 0x48
   18d8c:	mov	lr, #1
   18d90:	str	r1, [sp, #52]	; 0x34
   18d94:	ldr	r1, [r0, #16]
   18d98:	b	18f8c <__assert_fail@plt+0x7ad8>
   18d9c:	mov	r1, #0
   18da0:	cmn	r5, #1
   18da4:	bgt	18f84 <__assert_fail@plt+0x7ad0>
   18da8:	b	18ce8 <__assert_fail@plt+0x7834>
   18dac:	ldr	r1, [sp, #44]	; 0x2c
   18db0:	ldr	ip, [sp, #64]	; 0x40
   18db4:	mov	lr, #1
   18db8:	cmp	r1, #1
   18dbc:	blt	18e10 <__assert_fail@plt+0x795c>
   18dc0:	mov	r0, #0
   18dc4:	subs	r1, r1, #1
   18dc8:	beq	18dec <__assert_fail@plt+0x7938>
   18dcc:	add	r2, r0, r1
   18dd0:	lsr	r3, r2, #1
   18dd4:	ldr	r6, [ip, r3, lsl #2]
   18dd8:	cmp	r6, r4
   18ddc:	movge	r1, r3
   18de0:	addlt	r0, lr, r2, lsr #1
   18de4:	cmp	r0, r1
   18de8:	bcc	18dcc <__assert_fail@plt+0x7918>
   18dec:	ldr	r0, [ip, r0, lsl #2]
   18df0:	ldr	r1, [sp, #44]	; 0x2c
   18df4:	cmp	r0, r4
   18df8:	bne	18e10 <__assert_fail@plt+0x795c>
   18dfc:	ldr	r6, [sp, #72]	; 0x48
   18e00:	mov	r5, r7
   18e04:	cmn	r5, #1
   18e08:	bgt	18f84 <__assert_fail@plt+0x7ad0>
   18e0c:	b	18ce8 <__assert_fail@plt+0x7834>
   18e10:	ldr	r5, [sp, #80]	; 0x50
   18e14:	cmp	r5, #0
   18e18:	beq	18f74 <__assert_fail@plt+0x7ac0>
   18e1c:	ldr	r6, [r5]
   18e20:	ldr	r0, [r5, #4]
   18e24:	add	r1, r6, #1
   18e28:	cmp	r1, r0
   18e2c:	str	r1, [r5]
   18e30:	bne	18ea8 <__assert_fail@plt+0x79f4>
   18e34:	ldr	r0, [r5, #8]
   18e38:	add	r1, r1, r1, lsl #1
   18e3c:	lsl	r1, r1, #4
   18e40:	bl	286e0 <__assert_fail@plt+0x1722c>
   18e44:	cmp	r0, #0
   18e48:	beq	1954c <__assert_fail@plt+0x8098>
   18e4c:	str	r0, [r5, #8]
   18e50:	ldr	r1, [r5, #4]
   18e54:	lsl	r1, r1, #1
   18e58:	str	r1, [r5, #4]
   18e5c:	b	18eac <__assert_fail@plt+0x79f8>
   18e60:	cmp	r4, #0
   18e64:	beq	18e84 <__assert_fail@plt+0x79d0>
   18e68:	ldr	r0, [r5, #12]
   18e6c:	add	r6, r4, r6
   18e70:	mov	r1, #0
   18e74:	ldr	r5, [r0, r7, lsl #2]
   18e78:	cmn	r5, #1
   18e7c:	bgt	18f84 <__assert_fail@plt+0x7ad0>
   18e80:	b	18ce8 <__assert_fail@plt+0x7834>
   18e84:	ldr	r0, [sp, #52]	; 0x34
   18e88:	str	r5, [sp, #100]	; 0x64
   18e8c:	cmp	r0, #0
   18e90:	beq	18fa0 <__assert_fail@plt+0x7aec>
   18e94:	cmp	r2, #0
   18e98:	bne	19184 <__assert_fail@plt+0x7cd0>
   18e9c:	str	r7, [ip]
   18ea0:	mov	r5, #1
   18ea4:	b	18fc8 <__assert_fail@plt+0x7b14>
   18ea8:	ldr	r0, [r5, #8]
   18eac:	ldr	r1, [sp, #72]	; 0x48
   18eb0:	add	r6, r6, r6, lsl #1
   18eb4:	str	r1, [r0, r6, lsl #3]!
   18eb8:	str	r7, [r0, #4]
   18ebc:	ldr	r0, [sp, #48]	; 0x30
   18ec0:	bl	286b0 <__assert_fail@plt+0x171fc>
   18ec4:	ldr	r1, [r5, #8]
   18ec8:	cmp	r0, #0
   18ecc:	add	r4, r1, r6, lsl #3
   18ed0:	str	r0, [r4, #8]!
   18ed4:	beq	1954c <__assert_fail@plt+0x8098>
   18ed8:	ldr	r7, [sp, #56]	; 0x38
   18edc:	ldr	r1, [fp, #20]
   18ee0:	mov	r2, r7
   18ee4:	bl	1125c <memcpy@plt>
   18ee8:	ldr	r0, [r4]
   18eec:	ldr	r1, [sp, #60]	; 0x3c
   18ef0:	mov	r2, r7
   18ef4:	add	r0, r0, sl, lsl #3
   18ef8:	bl	1125c <memcpy@plt>
   18efc:	ldr	r0, [r5, #8]
   18f00:	ldr	r1, [sp, #44]	; 0x2c
   18f04:	add	r6, r0, r6, lsl #3
   18f08:	cmp	r1, #1
   18f0c:	mov	r5, r6
   18f10:	str	r1, [r5, #16]!
   18f14:	sub	r4, r5, #4
   18f18:	blt	18f5c <__assert_fail@plt+0x7aa8>
   18f1c:	lsl	r7, r1, #2
   18f20:	str	r1, [r4]
   18f24:	mov	r0, r7
   18f28:	bl	286b0 <__assert_fail@plt+0x171fc>
   18f2c:	cmp	r0, #0
   18f30:	str	r0, [r6, #20]
   18f34:	beq	195f4 <__assert_fail@plt+0x8140>
   18f38:	ldr	r4, [sp, #64]	; 0x40
   18f3c:	mov	r2, r7
   18f40:	mov	r1, r4
   18f44:	bl	1125c <memcpy@plt>
   18f48:	ldr	r6, [sp, #72]	; 0x48
   18f4c:	ldr	r1, [sp, #44]	; 0x2c
   18f50:	ldr	r5, [sp, #100]	; 0x64
   18f54:	mov	ip, r4
   18f58:	b	18cdc <__assert_fail@plt+0x7828>
   18f5c:	ldr	ip, [sp, #64]	; 0x40
   18f60:	mov	r0, #0
   18f64:	mov	lr, #1
   18f68:	str	r0, [r4]
   18f6c:	str	r0, [r4, #4]
   18f70:	str	r0, [r4, #8]
   18f74:	ldr	r6, [sp, #72]	; 0x48
   18f78:	ldr	r5, [sp, #100]	; 0x64
   18f7c:	cmn	r5, #1
   18f80:	ble	18ce8 <__assert_fail@plt+0x7834>
   18f84:	ldr	r4, [sp, #32]
   18f88:	mov	r7, r5
   18f8c:	ldr	r0, [fp, #20]
   18f90:	ldr	r0, [r0, #4]
   18f94:	cmp	r6, r0
   18f98:	ble	187a4 <__assert_fail@plt+0x72f0>
   18f9c:	b	186fc <__assert_fail@plt+0x7248>
   18fa0:	mov	r0, #4
   18fa4:	bl	286b0 <__assert_fail@plt+0x171fc>
   18fa8:	cmp	r0, #0
   18fac:	beq	195ec <__assert_fail@plt+0x8138>
   18fb0:	mov	ip, r0
   18fb4:	str	r7, [r0]
   18fb8:	mov	r0, #1
   18fbc:	mov	r5, #1
   18fc0:	mov	lr, #1
   18fc4:	str	r0, [sp, #52]	; 0x34
   18fc8:	ldr	r0, [sp, #204]	; 0xcc
   18fcc:	ldr	r0, [r0, r6, lsl #2]
   18fd0:	ldr	r1, [r0, #8]
   18fd4:	cmp	r1, #1
   18fd8:	blt	1905c <__assert_fail@plt+0x7ba8>
   18fdc:	ldr	r2, [sp, #100]	; 0x64
   18fe0:	add	r3, r7, r7, lsl #1
   18fe4:	str	r5, [sp, #44]	; 0x2c
   18fe8:	ldr	r0, [r0, #12]
   18fec:	str	r4, [sp, #88]	; 0x58
   18ff0:	str	r6, [sp, #72]	; 0x48
   18ff4:	ldr	r2, [r2, #20]
   18ff8:	add	r2, r2, r3, lsl #2
   18ffc:	ldr	r2, [r2, #8]
   19000:	ldr	r5, [r2]
   19004:	subs	r2, r1, #1
   19008:	mov	r1, #0
   1900c:	beq	19038 <__assert_fail@plt+0x7b84>
   19010:	add	r3, r1, r2
   19014:	mov	r4, r5
   19018:	lsr	r6, r3, #1
   1901c:	ldr	r5, [r0, r6, lsl #2]
   19020:	cmp	r5, r4
   19024:	mov	r5, r4
   19028:	movge	r2, r6
   1902c:	addlt	r1, lr, r3, lsr #1
   19030:	cmp	r1, r2
   19034:	bcc	19010 <__assert_fail@plt+0x7b5c>
   19038:	ldr	r0, [r0, r1, lsl #2]
   1903c:	ldr	r6, [sp, #72]	; 0x48
   19040:	ldr	r1, [sp, #88]	; 0x58
   19044:	cmp	r0, r5
   19048:	bne	18b18 <__assert_fail@plt+0x7664>
   1904c:	ldr	r1, [sp, #44]	; 0x2c
   19050:	cmn	r5, #1
   19054:	bgt	18f84 <__assert_fail@plt+0x7ad0>
   19058:	b	18ce8 <__assert_fail@plt+0x7834>
   1905c:	ldr	r5, [sp, #100]	; 0x64
   19060:	b	18b24 <__assert_fail@plt+0x7670>
   19064:	ldr	r2, [sp, #108]	; 0x6c
   19068:	str	ip, [sp, #64]	; 0x40
   1906c:	add	r0, r2, r1
   19070:	add	r1, r2, r6
   19074:	mov	r2, r4
   19078:	bl	11298 <memcmp@plt>
   1907c:	cmp	r0, #0
   19080:	beq	19090 <__assert_fail@plt+0x7bdc>
   19084:	ldr	r7, [sp, #80]	; 0x50
   19088:	ldr	ip, [sp, #64]	; 0x40
   1908c:	b	18cfc <__assert_fail@plt+0x7848>
   19090:	ldr	r0, [r5, #12]
   19094:	ldr	ip, [sp, #64]	; 0x40
   19098:	add	r6, r4, r6
   1909c:	mov	lr, #1
   190a0:	ldr	r5, [r0, r7, lsl #2]
   190a4:	ldr	r7, [sp, #80]	; 0x50
   190a8:	b	18b68 <__assert_fail@plt+0x76b4>
   190ac:	ldr	r0, [sp, #52]	; 0x34
   190b0:	mov	r8, r2
   190b4:	str	r4, [sp, #100]	; 0x64
   190b8:	cmp	r0, r2
   190bc:	bne	190f0 <__assert_fail@plt+0x7c3c>
   190c0:	lsl	r1, r8, #3
   190c4:	mov	r0, ip
   190c8:	mov	r4, r8
   190cc:	mov	r5, ip
   190d0:	bl	286e0 <__assert_fail@plt+0x1722c>
   190d4:	mov	ip, r5
   190d8:	cmp	r0, #0
   190dc:	beq	19550 <__assert_fail@plt+0x809c>
   190e0:	mov	r1, r8
   190e4:	mov	ip, r0
   190e8:	lsl	r1, r8, #1
   190ec:	str	r1, [sp, #52]	; 0x34
   190f0:	ldr	r0, [ip]
   190f4:	mov	r2, r8
   190f8:	cmp	r0, r7
   190fc:	ble	19138 <__assert_fail@plt+0x7c84>
   19100:	cmp	r8, #1
   19104:	blt	19168 <__assert_fail@plt+0x7cb4>
   19108:	mov	r0, r8
   1910c:	add	r1, ip, r8, lsl #2
   19110:	add	r0, r8, #1
   19114:	mov	r2, r1
   19118:	ldr	r3, [r2, #-4]!
   1911c:	sub	r0, r0, #1
   19120:	cmp	r0, #1
   19124:	str	r3, [r1]
   19128:	mov	r1, r2
   1912c:	bgt	19118 <__assert_fail@plt+0x7c64>
   19130:	sub	r2, r0, #1
   19134:	b	19168 <__assert_fail@plt+0x7cb4>
   19138:	add	r0, ip, r8, lsl #2
   1913c:	ldr	r1, [r0, #-4]
   19140:	cmp	r1, r7
   19144:	ble	19168 <__assert_fail@plt+0x7cb4>
   19148:	sub	r2, r8, #2
   1914c:	str	r1, [r0]
   19150:	sub	r2, r2, #1
   19154:	ldr	r1, [r0, #-8]
   19158:	sub	r0, r0, #4
   1915c:	cmp	r1, r7
   19160:	bgt	1914c <__assert_fail@plt+0x7c98>
   19164:	add	r2, r2, #2
   19168:	str	r7, [ip, r2, lsl #2]
   1916c:	mov	r2, r8
   19170:	ldr	sl, [sp, #92]	; 0x5c
   19174:	ldr	r4, [sp, #100]	; 0x64
   19178:	add	r2, r8, #1
   1917c:	ldr	r8, [sp, #96]	; 0x60
   19180:	b	18c04 <__assert_fail@plt+0x7750>
   19184:	ldr	r0, [sp, #52]	; 0x34
   19188:	mov	r8, r2
   1918c:	str	r4, [sp, #88]	; 0x58
   19190:	cmp	r0, r2
   19194:	bne	191c8 <__assert_fail@plt+0x7d14>
   19198:	lsl	r1, r8, #3
   1919c:	mov	r0, ip
   191a0:	mov	r5, r8
   191a4:	mov	r4, ip
   191a8:	bl	286e0 <__assert_fail@plt+0x1722c>
   191ac:	mov	ip, r4
   191b0:	cmp	r0, #0
   191b4:	beq	19550 <__assert_fail@plt+0x809c>
   191b8:	mov	r1, r8
   191bc:	mov	ip, r0
   191c0:	lsl	r1, r8, #1
   191c4:	str	r1, [sp, #52]	; 0x34
   191c8:	ldr	r0, [ip]
   191cc:	mov	r2, r8
   191d0:	cmp	r0, r7
   191d4:	ble	19210 <__assert_fail@plt+0x7d5c>
   191d8:	cmp	r8, #1
   191dc:	blt	19240 <__assert_fail@plt+0x7d8c>
   191e0:	mov	r0, r8
   191e4:	add	r1, ip, r8, lsl #2
   191e8:	add	r0, r8, #1
   191ec:	mov	r2, r1
   191f0:	ldr	r3, [r2, #-4]!
   191f4:	sub	r0, r0, #1
   191f8:	cmp	r0, #1
   191fc:	str	r3, [r1]
   19200:	mov	r1, r2
   19204:	bgt	191f0 <__assert_fail@plt+0x7d3c>
   19208:	sub	r2, r0, #1
   1920c:	b	19240 <__assert_fail@plt+0x7d8c>
   19210:	add	r0, ip, r8, lsl #2
   19214:	ldr	r1, [r0, #-4]
   19218:	cmp	r1, r7
   1921c:	ble	19240 <__assert_fail@plt+0x7d8c>
   19220:	sub	r2, r8, #2
   19224:	str	r1, [r0]
   19228:	sub	r2, r2, #1
   1922c:	ldr	r1, [r0, #-8]
   19230:	sub	r0, r0, #4
   19234:	cmp	r1, r7
   19238:	bgt	19224 <__assert_fail@plt+0x7d70>
   1923c:	add	r2, r2, #2
   19240:	mov	r5, r8
   19244:	ldr	sl, [sp, #92]	; 0x5c
   19248:	ldr	r4, [sp, #88]	; 0x58
   1924c:	mov	lr, #1
   19250:	str	r7, [ip, r2, lsl #2]
   19254:	add	r5, r8, #1
   19258:	ldr	r8, [sp, #96]	; 0x60
   1925c:	b	18fc8 <__assert_fail@plt+0x7b14>
   19260:	mov	r6, #0
   19264:	b	16b0c <__assert_fail@plt+0x5658>
   19268:	mov	r9, #12
   1926c:	b	1943c <__assert_fail@plt+0x7f88>
   19270:	ldr	r7, [sp, #80]	; 0x50
   19274:	mov	r4, #0
   19278:	b	194b8 <__assert_fail@plt+0x8004>
   1927c:	mov	r9, r0
   19280:	b	1943c <__assert_fail@plt+0x7f88>
   19284:	ldr	r4, [sp, #32]
   19288:	ldr	r6, [sp, #80]	; 0x50
   1928c:	ldr	r5, [sp, #76]	; 0x4c
   19290:	mov	r0, ip
   19294:	bl	28878 <__assert_fail@plt+0x173c4>
   19298:	ldr	r0, [fp, #-184]	; 0xffffff48
   1929c:	cmp	r0, r5
   192a0:	beq	192a8 <__assert_fail@plt+0x7df4>
   192a4:	bl	28878 <__assert_fail@plt+0x173c4>
   192a8:	mov	r0, #16
   192ac:	cmp	r6, #0
   192b0:	str	r0, [fp, #-188]	; 0xffffff44
   192b4:	mov	r0, #0
   192b8:	str	r0, [fp, #-192]	; 0xffffff40
   192bc:	str	r5, [fp, #-184]	; 0xffffff48
   192c0:	beq	19318 <__assert_fail@plt+0x7e64>
   192c4:	ldr	r1, [r6]
   192c8:	ldr	r0, [r6, #8]
   192cc:	cmp	r1, #1
   192d0:	blt	19310 <__assert_fail@plt+0x7e5c>
   192d4:	mov	r4, #0
   192d8:	mov	r5, #0
   192dc:	add	r0, r0, r4
   192e0:	ldr	r0, [r0, #20]
   192e4:	bl	28878 <__assert_fail@plt+0x173c4>
   192e8:	ldr	r0, [r6, #8]
   192ec:	add	r0, r0, r4
   192f0:	ldr	r0, [r0, #8]
   192f4:	bl	28878 <__assert_fail@plt+0x173c4>
   192f8:	ldr	r1, [r6]
   192fc:	ldr	r0, [r6, #8]
   19300:	add	r5, r5, #1
   19304:	add	r4, r4, #24
   19308:	cmp	r5, r1
   1930c:	blt	192dc <__assert_fail@plt+0x7e28>
   19310:	bl	28878 <__assert_fail@plt+0x173c4>
   19314:	ldr	r4, [sp, #32]
   19318:	ldr	r0, [fp, #20]
   1931c:	ldrb	r1, [sp, #180]	; 0xb4
   19320:	ldr	r2, [fp, #16]
   19324:	add	r0, r0, #4
   19328:	b	19370 <__assert_fail@plt+0x7ebc>
   1932c:	ldr	r7, [sp, #132]	; 0x84
   19330:	ldr	r6, [sp, #24]
   19334:	ldr	ip, [sp, #116]	; 0x74
   19338:	cmp	r3, r7
   1933c:	mov	r5, r6
   19340:	addne	r5, ip, r3, lsl #2
   19344:	ldr	r3, [r5]
   19348:	str	r3, [r0, #-4]
   1934c:	ldr	r5, [r0]
   19350:	cmp	r5, r7
   19354:	addne	r6, ip, r5, lsl #2
   19358:	ldr	r7, [r6]
   1935c:	ldr	r6, [fp, #20]
   19360:	add	r6, r6, r9, lsl #3
   19364:	str	r7, [r0]
   19368:	add	r6, r6, #4
   1936c:	b	1938c <__assert_fail@plt+0x7ed8>
   19370:	ldr	r3, [r0, #-4]
   19374:	cmn	r3, #1
   19378:	beq	193a0 <__assert_fail@plt+0x7eec>
   1937c:	cmp	r1, #0
   19380:	bne	1932c <__assert_fail@plt+0x7e78>
   19384:	ldr	r7, [r0]
   19388:	mov	r6, r0
   1938c:	ldr	r5, [fp, #-200]	; 0xffffff38
   19390:	add	r3, r3, r5
   19394:	str	r3, [r0, #-4]
   19398:	add	r3, r7, r5
   1939c:	str	r3, [r6]
   193a0:	sub	r2, r2, #1
   193a4:	add	r0, r0, #8
   193a8:	add	r9, r9, #1
   193ac:	cmp	r4, r2
   193b0:	bne	19370 <__assert_fail@plt+0x7ebc>
   193b4:	cmp	r4, #1
   193b8:	blt	193d0 <__assert_fail@plt+0x7f1c>
   193bc:	ldr	r0, [fp, #20]
   193c0:	lsl	r2, r4, #3
   193c4:	mov	r1, #255	; 0xff
   193c8:	add	r0, r0, sl, lsl #3
   193cc:	bl	113d0 <memset@plt>
   193d0:	ldr	r0, [r8, #132]	; 0x84
   193d4:	mov	r9, #0
   193d8:	cmp	r0, #0
   193dc:	beq	1943c <__assert_fail@plt+0x7f88>
   193e0:	cmp	sl, #2
   193e4:	bcc	1943c <__assert_fail@plt+0x7f88>
   193e8:	ldr	r1, [fp, #16]
   193ec:	ldr	r2, [sp, #32]
   193f0:	ldr	r6, [fp, #20]
   193f4:	sub	r1, r1, #1
   193f8:	sub	r1, r1, r2
   193fc:	mov	r2, #0
   19400:	ldr	r3, [r0, r2, lsl #2]
   19404:	cmp	r2, r3
   19408:	beq	1942c <__assert_fail@plt+0x7f78>
   1940c:	add	r3, r6, r3, lsl #3
   19410:	add	r7, r6, r2, lsl #3
   19414:	ldr	r3, [r3, #8]
   19418:	str	r3, [r7, #8]
   1941c:	ldr	r3, [r0, r2, lsl #2]
   19420:	add	r3, r6, r3, lsl #3
   19424:	ldr	r3, [r3, #12]
   19428:	str	r3, [r7, #12]
   1942c:	add	r2, r2, #1
   19430:	cmp	r1, r2
   19434:	bne	19400 <__assert_fail@plt+0x7f4c>
   19438:	mov	r9, #0
   1943c:	ldr	r0, [sp, #204]	; 0xcc
   19440:	bl	28878 <__assert_fail@plt+0x173c4>
   19444:	ldr	r0, [sp, #96]	; 0x60
   19448:	ldr	r0, [r0, #76]	; 0x4c
   1944c:	cmp	r0, #0
   19450:	beq	1946c <__assert_fail@plt+0x7fb8>
   19454:	add	r0, sp, #104	; 0x68
   19458:	bl	207e8 <__assert_fail@plt+0xf334>
   1945c:	ldr	r0, [sp, #236]	; 0xec
   19460:	bl	28878 <__assert_fail@plt+0x173c4>
   19464:	ldr	r0, [sp, #220]	; 0xdc
   19468:	bl	28878 <__assert_fail@plt+0x173c4>
   1946c:	ldr	r0, [sp, #112]	; 0x70
   19470:	bl	28878 <__assert_fail@plt+0x173c4>
   19474:	ldr	r0, [sp, #116]	; 0x74
   19478:	bl	28878 <__assert_fail@plt+0x173c4>
   1947c:	ldrb	r0, [sp, #179]	; 0xb3
   19480:	cmp	r0, #0
   19484:	beq	19490 <__assert_fail@plt+0x7fdc>
   19488:	ldr	r0, [sp, #108]	; 0x6c
   1948c:	bl	28878 <__assert_fail@plt+0x173c4>
   19490:	mov	r0, r9
   19494:	sub	sp, fp, #28
   19498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1949c:	mov	r0, r8
   194a0:	bl	28878 <__assert_fail@plt+0x173c4>
   194a4:	mov	r0, #0
   194a8:	bl	28878 <__assert_fail@plt+0x173c4>
   194ac:	mov	r9, #12
   194b0:	b	1943c <__assert_fail@plt+0x7f88>
   194b4:	mov	r4, #1
   194b8:	mov	r0, ip
   194bc:	bl	28878 <__assert_fail@plt+0x173c4>
   194c0:	ldr	r0, [fp, #-184]	; 0xffffff48
   194c4:	ldr	r1, [sp, #76]	; 0x4c
   194c8:	cmp	r0, r1
   194cc:	beq	194d4 <__assert_fail@plt+0x8020>
   194d0:	bl	28878 <__assert_fail@plt+0x173c4>
   194d4:	mov	r0, #16
   194d8:	mov	r9, #1
   194dc:	cmp	r4, #0
   194e0:	str	r0, [fp, #-188]	; 0xffffff44
   194e4:	mov	r0, #0
   194e8:	str	r0, [fp, #-192]	; 0xffffff40
   194ec:	ldr	r0, [sp, #76]	; 0x4c
   194f0:	str	r0, [fp, #-184]	; 0xffffff48
   194f4:	bne	1943c <__assert_fail@plt+0x7f88>
   194f8:	ldr	r1, [r7]
   194fc:	ldr	r0, [r7, #8]
   19500:	cmp	r1, #1
   19504:	blt	19544 <__assert_fail@plt+0x8090>
   19508:	mov	r5, #0
   1950c:	mov	r6, #0
   19510:	add	r0, r0, r5
   19514:	ldr	r0, [r0, #20]
   19518:	bl	28878 <__assert_fail@plt+0x173c4>
   1951c:	ldr	r0, [r7, #8]
   19520:	add	r0, r0, r5
   19524:	ldr	r0, [r0, #8]
   19528:	bl	28878 <__assert_fail@plt+0x173c4>
   1952c:	ldr	r1, [r7]
   19530:	ldr	r0, [r7, #8]
   19534:	add	r6, r6, #1
   19538:	add	r5, r5, #24
   1953c:	cmp	r6, r1
   19540:	blt	19510 <__assert_fail@plt+0x805c>
   19544:	bl	28878 <__assert_fail@plt+0x173c4>
   19548:	b	1943c <__assert_fail@plt+0x7f88>
   1954c:	ldr	ip, [sp, #64]	; 0x40
   19550:	mov	r0, ip
   19554:	bl	28878 <__assert_fail@plt+0x173c4>
   19558:	ldr	r0, [fp, #-184]	; 0xffffff48
   1955c:	ldr	r4, [sp, #76]	; 0x4c
   19560:	cmp	r0, r4
   19564:	beq	1956c <__assert_fail@plt+0x80b8>
   19568:	bl	28878 <__assert_fail@plt+0x173c4>
   1956c:	mov	r0, #16
   19570:	mov	r9, #12
   19574:	str	r0, [fp, #-188]	; 0xffffff44
   19578:	mov	r0, #0
   1957c:	str	r0, [fp, #-192]	; 0xffffff40
   19580:	ldr	r0, [sp, #80]	; 0x50
   19584:	str	r4, [fp, #-184]	; 0xffffff48
   19588:	cmp	r0, #0
   1958c:	beq	1943c <__assert_fail@plt+0x7f88>
   19590:	ldr	r1, [r0]
   19594:	ldr	r0, [r0, #8]
   19598:	cmp	r1, #1
   1959c:	blt	19544 <__assert_fail@plt+0x8090>
   195a0:	ldr	r4, [sp, #80]	; 0x50
   195a4:	mov	r5, #0
   195a8:	mov	r6, #0
   195ac:	add	r0, r0, r5
   195b0:	ldr	r0, [r0, #20]
   195b4:	bl	28878 <__assert_fail@plt+0x173c4>
   195b8:	ldr	r0, [r4, #8]
   195bc:	add	r0, r0, r5
   195c0:	ldr	r0, [r0, #8]
   195c4:	bl	28878 <__assert_fail@plt+0x173c4>
   195c8:	ldr	r1, [r4]
   195cc:	ldr	r0, [r4, #8]
   195d0:	add	r6, r6, #1
   195d4:	add	r5, r5, #24
   195d8:	cmp	r6, r1
   195dc:	blt	195ac <__assert_fail@plt+0x80f8>
   195e0:	b	19544 <__assert_fail@plt+0x8090>
   195e4:	mov	r9, #1
   195e8:	b	1943c <__assert_fail@plt+0x7f88>
   195ec:	mov	ip, #0
   195f0:	b	19550 <__assert_fail@plt+0x809c>
   195f4:	ldr	ip, [sp, #64]	; 0x40
   195f8:	mov	r0, #0
   195fc:	str	r0, [r5]
   19600:	str	r0, [r4]
   19604:	b	19550 <__assert_fail@plt+0x809c>
   19608:	push	{fp, lr}
   1960c:	mov	fp, sp
   19610:	sub	sp, sp, #16
   19614:	mov	ip, #1
   19618:	str	r2, [sp, #4]
   1961c:	str	ip, [sp, #12]
   19620:	mov	ip, #0
   19624:	str	ip, [sp]
   19628:	ldr	ip, [fp, #8]
   1962c:	str	ip, [sp, #8]
   19630:	bl	1963c <__assert_fail@plt+0x8188>
   19634:	mov	sp, fp
   19638:	pop	{fp, pc}
   1963c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19640:	add	fp, sp, #28
   19644:	sub	sp, sp, #44	; 0x2c
   19648:	mvn	r6, #0
   1964c:	cmp	r3, #0
   19650:	blt	197b8 <__assert_fail@plt+0x8304>
   19654:	mov	r5, r3
   19658:	mov	r9, r2
   1965c:	cmp	r3, r2
   19660:	bgt	197b8 <__assert_fail@plt+0x8304>
   19664:	mov	r7, r0
   19668:	ldr	r0, [fp, #8]
   1966c:	mov	r8, r9
   19670:	mov	sl, r1
   19674:	movw	r1, #0
   19678:	ldr	r6, [r7]
   1967c:	movt	r1, #0
   19680:	add	r0, r0, r5
   19684:	cmp	r0, r9
   19688:	bicle	r8, r0, r0, asr #31
   1968c:	movw	r0, #0
   19690:	movt	r0, #0
   19694:	orrs	r4, r1, r0
   19698:	beq	196a4 <__assert_fail@plt+0x81f0>
   1969c:	add	r0, r6, #136	; 0x88
   196a0:	bl	11244 <pthread_mutex_lock@plt>
   196a4:	ldrb	r0, [r7, #28]
   196a8:	str	r6, [sp, #24]
   196ac:	ldr	r6, [fp, #16]
   196b0:	cmp	r8, r5
   196b4:	ubfx	r1, r0, #5, #2
   196b8:	str	r4, [sp, #36]	; 0x24
   196bc:	str	sl, [sp, #32]
   196c0:	str	r1, [sp, #28]
   196c4:	ble	196e8 <__assert_fail@plt+0x8234>
   196c8:	tst	r0, #8
   196cc:	bne	196e8 <__assert_fail@plt+0x8234>
   196d0:	ldr	r1, [r7, #16]
   196d4:	cmp	r1, #0
   196d8:	beq	196e8 <__assert_fail@plt+0x8234>
   196dc:	mov	r0, r7
   196e0:	bl	160d4 <__assert_fail@plt+0x4c20>
   196e4:	ldrb	r0, [r7, #28]
   196e8:	mov	sl, #1
   196ec:	mov	r4, #0
   196f0:	cmp	r6, #0
   196f4:	str	r7, [fp, #-32]	; 0xffffffe0
   196f8:	beq	19744 <__assert_fail@plt+0x8290>
   196fc:	ands	r1, r0, #16
   19700:	bne	19744 <__assert_fail@plt+0x8290>
   19704:	and	r0, r0, #6
   19708:	cmp	r0, #4
   1970c:	bne	19734 <__assert_fail@plt+0x8280>
   19710:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19714:	ldr	sl, [r6]
   19718:	ldr	r0, [r0, #24]
   1971c:	cmp	sl, r0
   19720:	bhi	1973c <__assert_fail@plt+0x8288>
   19724:	cmp	sl, #1
   19728:	movwlt	r6, #0
   1972c:	movwlt	sl, #1
   19730:	b	19740 <__assert_fail@plt+0x828c>
   19734:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19738:	ldr	r0, [r0, #24]
   1973c:	add	sl, r0, #1
   19740:	mov	r4, r6
   19744:	lsl	r0, sl, #3
   19748:	bl	286b0 <__assert_fail@plt+0x171fc>
   1974c:	cmp	r0, #0
   19750:	beq	199cc <__assert_fail@plt+0x8518>
   19754:	mov	r7, r0
   19758:	ldr	r0, [fp, #12]
   1975c:	str	r8, [sp]
   19760:	mov	r2, r9
   19764:	mov	r3, r5
   19768:	stmib	sp, {r0, sl}
   1976c:	str	r7, [sp, #12]
   19770:	ldr	r0, [sp, #28]
   19774:	ldr	r1, [sp, #32]
   19778:	str	r0, [sp, #16]
   1977c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19780:	bl	16a38 <__assert_fail@plt+0x5584>
   19784:	cmp	r0, #0
   19788:	beq	197c4 <__assert_fail@plt+0x8310>
   1978c:	mvn	r6, #1
   19790:	cmp	r0, #1
   19794:	mvneq	r6, #0
   19798:	ldr	r4, [sp, #36]	; 0x24
   1979c:	mov	r0, r7
   197a0:	bl	28878 <__assert_fail@plt+0x173c4>
   197a4:	cmp	r4, #0
   197a8:	beq	197b8 <__assert_fail@plt+0x8304>
   197ac:	ldr	r0, [sp, #24]
   197b0:	add	r0, r0, #136	; 0x88
   197b4:	bl	111a8 <pthread_mutex_unlock@plt>
   197b8:	mov	r0, r6
   197bc:	sub	sp, fp, #28
   197c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   197c4:	cmp	r4, #0
   197c8:	str	r5, [sp, #32]
   197cc:	beq	198e8 <__assert_fail@plt+0x8434>
   197d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   197d4:	add	r9, sl, #1
   197d8:	ldrb	r0, [r0, #28]
   197dc:	ubfx	r0, r0, #1, #2
   197e0:	cmp	r0, #1
   197e4:	beq	19844 <__assert_fail@plt+0x8390>
   197e8:	mov	ip, #2
   197ec:	cmp	r0, #0
   197f0:	bne	19854 <__assert_fail@plt+0x83a0>
   197f4:	mov	r5, r7
   197f8:	lsl	r7, r9, #2
   197fc:	mov	r0, r7
   19800:	bl	286b0 <__assert_fail@plt+0x171fc>
   19804:	mov	r6, #0
   19808:	cmp	r0, #0
   1980c:	str	r0, [r4, #4]
   19810:	beq	199e0 <__assert_fail@plt+0x852c>
   19814:	mov	r0, r7
   19818:	bl	286b0 <__assert_fail@plt+0x171fc>
   1981c:	cmp	r0, #0
   19820:	str	r0, [r4, #8]
   19824:	beq	19a40 <__assert_fail@plt+0x858c>
   19828:	str	r9, [r4]
   1982c:	mov	ip, #1
   19830:	mov	r7, r5
   19834:	cmp	sl, #1
   19838:	bge	1985c <__assert_fail@plt+0x83a8>
   1983c:	mov	sl, #0
   19840:	b	1989c <__assert_fail@plt+0x83e8>
   19844:	ldr	r0, [r4]
   19848:	mov	ip, #1
   1984c:	cmp	r9, r0
   19850:	bhi	199e8 <__assert_fail@plt+0x8534>
   19854:	cmp	sl, #1
   19858:	blt	1983c <__assert_fail@plt+0x8388>
   1985c:	mov	r8, r7
   19860:	ldmib	r4, {r6, r7}
   19864:	mov	r2, #0
   19868:	cmp	sl, #3
   1986c:	bhi	19914 <__assert_fail@plt+0x8460>
   19870:	add	r0, r8, r2, lsl #3
   19874:	add	r0, r0, #4
   19878:	ldr	r1, [r0, #-4]
   1987c:	str	r1, [r6, r2, lsl #2]
   19880:	ldr	r1, [r0]
   19884:	add	r0, r0, #8
   19888:	str	r1, [r7, r2, lsl #2]
   1988c:	add	r2, r2, #1
   19890:	cmp	sl, r2
   19894:	bne	19878 <__assert_fail@plt+0x83c4>
   19898:	mov	r7, r8
   1989c:	ldr	r0, [r4]
   198a0:	cmp	sl, r0
   198a4:	bcs	198c8 <__assert_fail@plt+0x8414>
   198a8:	ldmib	r4, {r0, r1}
   198ac:	mvn	r2, #0
   198b0:	str	r2, [r1, sl, lsl #2]
   198b4:	str	r2, [r0, sl, lsl #2]
   198b8:	add	sl, sl, #1
   198bc:	ldr	r3, [r4]
   198c0:	cmp	sl, r3
   198c4:	bcc	198b0 <__assert_fail@plt+0x83fc>
   198c8:	mov	r6, ip
   198cc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   198d0:	cmp	r6, #0
   198d4:	ldrb	r0, [r1, #28]
   198d8:	and	r0, r0, #249	; 0xf9
   198dc:	orr	r0, r0, r6, lsl #1
   198e0:	strb	r0, [r1, #28]
   198e4:	beq	1990c <__assert_fail@plt+0x8458>
   198e8:	ldr	r0, [fp, #20]
   198ec:	cmp	r0, #0
   198f0:	beq	19904 <__assert_fail@plt+0x8450>
   198f4:	ldr	r0, [r7, #4]
   198f8:	ldr	r1, [sp, #32]
   198fc:	sub	r6, r0, r1
   19900:	b	19798 <__assert_fail@plt+0x82e4>
   19904:	ldr	r6, [r7]
   19908:	b	19798 <__assert_fail@plt+0x82e4>
   1990c:	mvn	r6, #1
   19910:	b	19798 <__assert_fail@plt+0x82e4>
   19914:	str	ip, [sp, #28]
   19918:	add	ip, r7, sl, lsl #2
   1991c:	mov	lr, #0
   19920:	add	r5, r8, sl, lsl #3
   19924:	mov	r9, #0
   19928:	add	r3, r6, sl, lsl #2
   1992c:	mov	r1, #0
   19930:	mov	r0, r8
   19934:	mov	r2, #0
   19938:	cmp	r8, ip
   1993c:	mov	r0, #0
   19940:	movwcc	lr, #1
   19944:	cmp	r5, r7
   19948:	movwhi	r9, #1
   1994c:	cmp	r8, r3
   19950:	movwcc	r1, #1
   19954:	cmp	r5, r6
   19958:	mov	r5, #0
   1995c:	movwhi	r5, #1
   19960:	cmp	r7, r3
   19964:	mov	r3, #0
   19968:	movwcc	r3, #1
   1996c:	cmp	r6, ip
   19970:	movwcc	r0, #1
   19974:	tst	r0, r3
   19978:	bne	199c4 <__assert_fail@plt+0x8510>
   1997c:	ands	r0, r5, r1
   19980:	bne	199c4 <__assert_fail@plt+0x8510>
   19984:	ldr	ip, [sp, #28]
   19988:	ands	r0, r9, lr
   1998c:	bne	19870 <__assert_fail@plt+0x83bc>
   19990:	bic	r2, sl, #3
   19994:	mov	r1, r7
   19998:	mov	r0, r6
   1999c:	mov	r5, r8
   199a0:	mov	r3, r2
   199a4:	vld2.32	{d16-d19}, [r5]!
   199a8:	subs	r3, r3, #4
   199ac:	vst1.32	{d16-d17}, [r0]!
   199b0:	vst1.32	{d18-d19}, [r1]!
   199b4:	bne	199a4 <__assert_fail@plt+0x84f0>
   199b8:	cmp	sl, r2
   199bc:	bne	19870 <__assert_fail@plt+0x83bc>
   199c0:	b	19898 <__assert_fail@plt+0x83e4>
   199c4:	ldr	ip, [sp, #28]
   199c8:	b	19870 <__assert_fail@plt+0x83bc>
   199cc:	ldr	r4, [sp, #36]	; 0x24
   199d0:	mvn	r6, #1
   199d4:	cmp	r4, #0
   199d8:	bne	197ac <__assert_fail@plt+0x82f8>
   199dc:	b	197b8 <__assert_fail@plt+0x8304>
   199e0:	mov	r7, r5
   199e4:	b	198cc <__assert_fail@plt+0x8418>
   199e8:	ldr	r0, [r4, #4]
   199ec:	mov	r8, r7
   199f0:	lsl	r7, r9, #2
   199f4:	mov	r1, r7
   199f8:	bl	286e0 <__assert_fail@plt+0x1722c>
   199fc:	mov	r6, #0
   19a00:	cmp	r0, #0
   19a04:	beq	19a50 <__assert_fail@plt+0x859c>
   19a08:	mov	r5, r0
   19a0c:	ldr	r0, [r4, #8]
   19a10:	mov	r1, r7
   19a14:	bl	286e0 <__assert_fail@plt+0x1722c>
   19a18:	cmp	r0, #0
   19a1c:	beq	19a58 <__assert_fail@plt+0x85a4>
   19a20:	mov	r7, r8
   19a24:	mov	ip, #1
   19a28:	str	r9, [r4]
   19a2c:	str	r5, [r4, #4]
   19a30:	str	r0, [r4, #8]
   19a34:	cmp	sl, #1
   19a38:	bge	1985c <__assert_fail@plt+0x83a8>
   19a3c:	b	1983c <__assert_fail@plt+0x8388>
   19a40:	ldr	r0, [r4, #4]
   19a44:	bl	28878 <__assert_fail@plt+0x173c4>
   19a48:	mov	r7, r5
   19a4c:	b	198cc <__assert_fail@plt+0x8418>
   19a50:	mov	r7, r8
   19a54:	b	198cc <__assert_fail@plt+0x8418>
   19a58:	mov	r0, r5
   19a5c:	bl	28878 <__assert_fail@plt+0x173c4>
   19a60:	mov	r7, r8
   19a64:	b	198cc <__assert_fail@plt+0x8418>
   19a68:	push	{fp, lr}
   19a6c:	mov	fp, sp
   19a70:	sub	sp, sp, #16
   19a74:	mov	ip, #0
   19a78:	str	r2, [sp, #4]
   19a7c:	str	ip, [sp, #12]
   19a80:	ldr	ip, [fp, #12]
   19a84:	str	ip, [sp, #8]
   19a88:	ldr	ip, [fp, #8]
   19a8c:	str	ip, [sp]
   19a90:	bl	1963c <__assert_fail@plt+0x8188>
   19a94:	mov	sp, fp
   19a98:	pop	{fp, pc}
   19a9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19aa0:	add	fp, sp, #28
   19aa4:	sub	sp, sp, #20
   19aa8:	ldr	r4, [fp, #8]
   19aac:	mov	r8, r1
   19ab0:	mov	r1, r0
   19ab4:	mov	r6, r2
   19ab8:	orr	r0, r4, r2
   19abc:	ldr	r2, [fp, #20]
   19ac0:	orr	r0, r0, r2
   19ac4:	cmp	r0, #0
   19ac8:	blt	19b88 <__assert_fail@plt+0x86d4>
   19acc:	adds	sl, r6, r4
   19ad0:	bvs	19b88 <__assert_fail@plt+0x86d4>
   19ad4:	mov	r5, #0
   19ad8:	cmp	r4, #1
   19adc:	blt	19b34 <__assert_fail@plt+0x8680>
   19ae0:	mov	r9, r3
   19ae4:	cmp	r6, #1
   19ae8:	blt	19b3c <__assert_fail@plt+0x8688>
   19aec:	mov	r0, sl
   19af0:	mov	r5, r1
   19af4:	bl	286b0 <__assert_fail@plt+0x171fc>
   19af8:	cmp	r0, #0
   19afc:	beq	19b88 <__assert_fail@plt+0x86d4>
   19b00:	mov	r1, r8
   19b04:	mov	r2, r6
   19b08:	mov	r7, r0
   19b0c:	bl	1125c <memcpy@plt>
   19b10:	add	r0, r7, r6
   19b14:	mov	r1, r9
   19b18:	mov	r2, r4
   19b1c:	bl	1125c <memcpy@plt>
   19b20:	ldr	r2, [fp, #20]
   19b24:	mov	r1, r5
   19b28:	mov	r4, r7
   19b2c:	mov	r5, #0
   19b30:	b	19b44 <__assert_fail@plt+0x8690>
   19b34:	mov	r7, r8
   19b38:	b	19b40 <__assert_fail@plt+0x868c>
   19b3c:	mov	r7, r9
   19b40:	mov	r4, #0
   19b44:	ldr	r0, [fp, #16]
   19b48:	ldr	r3, [fp, #12]
   19b4c:	mov	r6, #1
   19b50:	str	r2, [sp, #4]
   19b54:	mov	r2, sl
   19b58:	str	r5, [sp]
   19b5c:	str	r6, [sp, #12]
   19b60:	str	r0, [sp, #8]
   19b64:	mov	r0, r1
   19b68:	mov	r1, r7
   19b6c:	bl	1963c <__assert_fail@plt+0x8188>
   19b70:	mov	r5, r0
   19b74:	mov	r0, r4
   19b78:	bl	28878 <__assert_fail@plt+0x173c4>
   19b7c:	mov	r0, r5
   19b80:	sub	sp, fp, #28
   19b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b88:	mvn	r0, #1
   19b8c:	sub	sp, fp, #28
   19b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b98:	add	fp, sp, #28
   19b9c:	sub	sp, sp, #20
   19ba0:	ldr	r4, [fp, #8]
   19ba4:	mov	r8, r1
   19ba8:	mov	r1, r0
   19bac:	mov	r6, r2
   19bb0:	orr	r0, r4, r2
   19bb4:	ldr	r2, [fp, #24]
   19bb8:	orr	r0, r0, r2
   19bbc:	cmp	r0, #0
   19bc0:	blt	19c80 <__assert_fail@plt+0x87cc>
   19bc4:	adds	sl, r6, r4
   19bc8:	bvs	19c80 <__assert_fail@plt+0x87cc>
   19bcc:	mov	r5, #0
   19bd0:	cmp	r4, #1
   19bd4:	blt	19c2c <__assert_fail@plt+0x8778>
   19bd8:	mov	r9, r3
   19bdc:	cmp	r6, #1
   19be0:	blt	19c34 <__assert_fail@plt+0x8780>
   19be4:	mov	r0, sl
   19be8:	mov	r5, r1
   19bec:	bl	286b0 <__assert_fail@plt+0x171fc>
   19bf0:	cmp	r0, #0
   19bf4:	beq	19c80 <__assert_fail@plt+0x87cc>
   19bf8:	mov	r1, r8
   19bfc:	mov	r2, r6
   19c00:	mov	r7, r0
   19c04:	bl	1125c <memcpy@plt>
   19c08:	add	r0, r7, r6
   19c0c:	mov	r1, r9
   19c10:	mov	r2, r4
   19c14:	bl	1125c <memcpy@plt>
   19c18:	ldr	r2, [fp, #24]
   19c1c:	mov	r1, r5
   19c20:	mov	r4, r7
   19c24:	mov	r5, #0
   19c28:	b	19c3c <__assert_fail@plt+0x8788>
   19c2c:	mov	r7, r8
   19c30:	b	19c38 <__assert_fail@plt+0x8784>
   19c34:	mov	r7, r9
   19c38:	mov	r4, #0
   19c3c:	ldr	r0, [fp, #20]
   19c40:	ldr	r6, [fp, #16]
   19c44:	ldr	r3, [fp, #12]
   19c48:	str	r2, [sp, #4]
   19c4c:	mov	r2, sl
   19c50:	str	r5, [sp, #12]
   19c54:	str	r0, [sp, #8]
   19c58:	mov	r0, r1
   19c5c:	mov	r1, r7
   19c60:	str	r6, [sp]
   19c64:	bl	1963c <__assert_fail@plt+0x8188>
   19c68:	mov	r5, r0
   19c6c:	mov	r0, r4
   19c70:	bl	28878 <__assert_fail@plt+0x173c4>
   19c74:	mov	r0, r5
   19c78:	sub	sp, fp, #28
   19c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c80:	mvn	r0, #1
   19c84:	sub	sp, fp, #28
   19c88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c8c:	ldrb	ip, [r0, #28]
   19c90:	cmp	r2, #0
   19c94:	bic	ip, ip, #6
   19c98:	orrne	ip, ip, #2
   19c9c:	strb	ip, [r0, #28]
   19ca0:	ldr	r0, [sp]
   19ca4:	moveq	r0, r2
   19ca8:	cmp	r2, #0
   19cac:	moveq	r3, r2
   19cb0:	stm	r1, {r2, r3}
   19cb4:	str	r0, [r1, #8]
   19cb8:	bx	lr
   19cbc:	push	{r4, sl, fp, lr}
   19cc0:	add	fp, sp, #8
   19cc4:	mov	r4, r0
   19cc8:	ldr	r0, [r0, #24]
   19ccc:	bl	28878 <__assert_fail@plt+0x173c4>
   19cd0:	ldr	r0, [r4, #36]	; 0x24
   19cd4:	bl	28878 <__assert_fail@plt+0x173c4>
   19cd8:	ldr	r0, [r4, #40]	; 0x28
   19cdc:	add	r1, r4, #4
   19ce0:	cmp	r0, r1
   19ce4:	beq	19cf8 <__assert_fail@plt+0x8844>
   19ce8:	ldr	r0, [r0, #8]
   19cec:	bl	28878 <__assert_fail@plt+0x173c4>
   19cf0:	ldr	r0, [r4, #40]	; 0x28
   19cf4:	bl	28878 <__assert_fail@plt+0x173c4>
   19cf8:	ldr	r0, [r4, #12]
   19cfc:	bl	28878 <__assert_fail@plt+0x173c4>
   19d00:	ldr	r0, [r4, #48]	; 0x30
   19d04:	bl	28878 <__assert_fail@plt+0x173c4>
   19d08:	ldr	r0, [r4, #44]	; 0x2c
   19d0c:	bl	28878 <__assert_fail@plt+0x173c4>
   19d10:	mov	r0, r4
   19d14:	pop	{r4, sl, fp, lr}
   19d18:	b	28878 <__assert_fail@plt+0x173c4>
   19d1c:	nop	{0}
   19d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d24:	add	fp, sp, #28
   19d28:	sub	sp, sp, #92	; 0x5c
   19d2c:	mov	r9, r0
   19d30:	ldrb	r0, [r0, #74]	; 0x4a
   19d34:	ldr	r2, [r9, #36]	; 0x24
   19d38:	ldr	r1, [r9, #48]	; 0x30
   19d3c:	ldr	r4, [r9, #28]
   19d40:	cmp	r2, r1
   19d44:	movgt	r2, r1
   19d48:	cmp	r0, #0
   19d4c:	str	r2, [sp]
   19d50:	bne	19d70 <__assert_fail@plt+0x88bc>
   19d54:	mov	r7, r9
   19d58:	ldr	r0, [r7, #64]!	; 0x40
   19d5c:	cmp	r0, #0
   19d60:	bne	19d70 <__assert_fail@plt+0x88bc>
   19d64:	ldrb	r0, [r9, #76]	; 0x4c
   19d68:	cmp	r0, #0
   19d6c:	beq	19d78 <__assert_fail@plt+0x88c4>
   19d70:	ldr	r6, [r9, #32]
   19d74:	b	19f54 <__assert_fail@plt+0x8aa0>
   19d78:	ldr	r0, [sp]
   19d7c:	cmp	r0, r4
   19d80:	ble	19d90 <__assert_fail@plt+0x88dc>
   19d84:	add	r8, r9, #16
   19d88:	mov	sl, r4
   19d8c:	b	19de8 <__assert_fail@plt+0x8934>
   19d90:	mov	sl, r4
   19d94:	str	r4, [sp, #4]
   19d98:	b	1a064 <__assert_fail@plt+0x8bb0>
   19d9c:	add	r0, r4, #1
   19da0:	cmp	r0, #2
   19da4:	bcc	19db8 <__assert_fail@plt+0x8904>
   19da8:	ldr	r0, [r9, #36]	; 0x24
   19dac:	ldr	r1, [r9, #48]	; 0x30
   19db0:	cmp	r0, r1
   19db4:	blt	19f40 <__assert_fail@plt+0x8a8c>
   19db8:	ldr	r0, [r9, #4]
   19dbc:	ldr	r1, [sp, #4]
   19dc0:	cmn	r4, #1
   19dc4:	strb	sl, [r0, r1]
   19dc8:	ldr	r0, [r9, #8]
   19dcc:	str	sl, [r0, r1, lsl #2]
   19dd0:	add	sl, r1, #1
   19dd4:	bne	19f20 <__assert_fail@plt+0x8a6c>
   19dd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19ddc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19de0:	stm	r8, {r0, r1}
   19de4:	b	19f20 <__assert_fail@plt+0x8a6c>
   19de8:	ldr	r5, [r9, #24]
   19dec:	ldr	r4, [r9]
   19df0:	str	sl, [sp, #4]
   19df4:	add	r0, r5, sl
   19df8:	ldrb	sl, [r4, r0]
   19dfc:	tst	sl, #128	; 0x80
   19e00:	bne	19e48 <__assert_fail@plt+0x8994>
   19e04:	mov	r0, r8
   19e08:	bl	11280 <mbsinit@plt>
   19e0c:	cmp	r0, #0
   19e10:	beq	19e48 <__assert_fail@plt+0x8994>
   19e14:	mov	r0, sl
   19e18:	bl	11490 <towupper@plt>
   19e1c:	cmp	r0, #128	; 0x80
   19e20:	bcs	19e40 <__assert_fail@plt+0x898c>
   19e24:	ldr	r2, [sp, #4]
   19e28:	ldr	r1, [r9, #4]
   19e2c:	strb	r0, [r1, r2]
   19e30:	add	sl, r2, #1
   19e34:	ldr	r1, [r9, #8]
   19e38:	str	r0, [r1, r2, lsl #2]
   19e3c:	b	19f20 <__assert_fail@plt+0x8a6c>
   19e40:	ldr	r4, [r9]
   19e44:	ldr	r5, [r9, #24]
   19e48:	ldm	r8, {r0, r1}
   19e4c:	mov	r3, r8
   19e50:	str	r1, [fp, #-36]	; 0xffffffdc
   19e54:	str	r0, [fp, #-40]	; 0xffffffd8
   19e58:	ldm	sp, {r0, r1}
   19e5c:	sub	r2, r0, r1
   19e60:	add	r0, r4, r5
   19e64:	add	r1, r0, r1
   19e68:	add	r0, sp, #12
   19e6c:	bl	288d8 <__assert_fail@plt+0x17424>
   19e70:	mov	r4, r0
   19e74:	sub	r0, r0, #1
   19e78:	cmn	r0, #4
   19e7c:	bhi	19d9c <__assert_fail@plt+0x88e8>
   19e80:	ldr	r0, [sp, #12]
   19e84:	bl	11490 <towupper@plt>
   19e88:	mov	r5, r0
   19e8c:	ldr	r0, [sp, #12]
   19e90:	cmp	r5, r0
   19e94:	bne	19eb8 <__assert_fail@plt+0x8a04>
   19e98:	ldr	r1, [r9]
   19e9c:	ldr	r2, [r9, #24]
   19ea0:	ldr	r0, [r9, #4]
   19ea4:	ldr	r6, [sp, #4]
   19ea8:	add	r1, r1, r2
   19eac:	add	r0, r0, r6
   19eb0:	add	r1, r1, r6
   19eb4:	b	19ee4 <__assert_fail@plt+0x8a30>
   19eb8:	add	sl, sp, #16
   19ebc:	mov	r1, r5
   19ec0:	sub	r2, fp, #40	; 0x28
   19ec4:	mov	r0, sl
   19ec8:	bl	111e4 <wcrtomb@plt>
   19ecc:	cmp	r4, r0
   19ed0:	bne	19f34 <__assert_fail@plt+0x8a80>
   19ed4:	ldr	r0, [r9, #4]
   19ed8:	ldr	r6, [sp, #4]
   19edc:	mov	r1, sl
   19ee0:	add	r0, r0, r6
   19ee4:	mov	r2, r4
   19ee8:	bl	1125c <memcpy@plt>
   19eec:	ldr	r0, [r9, #8]
   19ef0:	add	sl, r6, #1
   19ef4:	str	r5, [r0, r6, lsl #2]
   19ef8:	add	r5, r4, r6
   19efc:	cmp	sl, r5
   19f00:	bge	19f20 <__assert_fail@plt+0x8a6c>
   19f04:	add	r0, r0, r6, lsl #2
   19f08:	mvn	r1, #3
   19f0c:	add	r2, r1, r4, lsl #2
   19f10:	add	r0, r0, #4
   19f14:	mov	r1, #255	; 0xff
   19f18:	bl	113d0 <memset@plt>
   19f1c:	mov	sl, r5
   19f20:	ldr	r0, [sp]
   19f24:	str	sl, [sp, #4]
   19f28:	cmp	r0, sl
   19f2c:	bgt	19de8 <__assert_fail@plt+0x8934>
   19f30:	b	1a064 <__assert_fail@plt+0x8bb0>
   19f34:	ldr	r6, [sp, #4]
   19f38:	mov	sl, r6
   19f3c:	b	19f6c <__assert_fail@plt+0x8ab8>
   19f40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19f44:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19f48:	stm	r8, {r0, r1}
   19f4c:	ldr	sl, [sp, #4]
   19f50:	b	1a064 <__assert_fail@plt+0x8bb0>
   19f54:	ldr	r0, [sp]
   19f58:	cmp	r4, r0
   19f5c:	bge	1a05c <__assert_fail@plt+0x8ba8>
   19f60:	add	r7, r9, #64	; 0x40
   19f64:	add	r8, r9, #16
   19f68:	mov	sl, r4
   19f6c:	ldm	r8, {r0, r1}
   19f70:	str	r6, [sp, #4]
   19f74:	str	r0, [fp, #-40]	; 0xffffffd8
   19f78:	ldr	r0, [sp]
   19f7c:	str	r1, [fp, #-36]	; 0xffffffdc
   19f80:	sub	r2, r0, sl
   19f84:	ldr	r0, [r7]
   19f88:	cmp	r0, #0
   19f8c:	bne	1a07c <__assert_fail@plt+0x8bc8>
   19f90:	ldr	r0, [r9]
   19f94:	ldr	r1, [r9, #24]
   19f98:	add	r0, r0, r1
   19f9c:	add	r4, r0, r6
   19fa0:	add	r0, sp, #8
   19fa4:	mov	r1, r4
   19fa8:	mov	r3, r8
   19fac:	bl	288d8 <__assert_fail@plt+0x17424>
   19fb0:	sub	r6, r0, #1
   19fb4:	mov	r5, r0
   19fb8:	cmn	r6, #4
   19fbc:	bhi	1a0cc <__assert_fail@plt+0x8c18>
   19fc0:	ldr	r0, [sp, #8]
   19fc4:	bl	11490 <towupper@plt>
   19fc8:	mov	r7, r0
   19fcc:	ldr	r0, [sp, #8]
   19fd0:	cmp	r7, r0
   19fd4:	bne	19fe4 <__assert_fail@plt+0x8b30>
   19fd8:	ldr	r0, [r9, #4]
   19fdc:	mov	r1, r4
   19fe0:	b	1a004 <__assert_fail@plt+0x8b50>
   19fe4:	add	r0, sp, #16
   19fe8:	sub	r2, fp, #40	; 0x28
   19fec:	mov	r1, r7
   19ff0:	bl	111e4 <wcrtomb@plt>
   19ff4:	cmp	r0, r5
   19ff8:	bne	1a148 <__assert_fail@plt+0x8c94>
   19ffc:	ldr	r0, [r9, #4]
   1a000:	add	r1, sp, #16
   1a004:	add	r0, r0, sl
   1a008:	mov	r2, r5
   1a00c:	bl	1125c <memcpy@plt>
   1a010:	ldrb	r0, [r9, #76]	; 0x4c
   1a014:	ldr	r6, [sp, #4]
   1a018:	cmp	r0, #0
   1a01c:	bne	1a1dc <__assert_fail@plt+0x8d28>
   1a020:	ldr	r0, [r9, #8]
   1a024:	add	r4, r5, sl
   1a028:	add	r1, sl, #1
   1a02c:	add	r6, r5, r6
   1a030:	cmp	r1, r4
   1a034:	str	r7, [r0, sl, lsl #2]
   1a038:	bge	1a054 <__assert_fail@plt+0x8ba0>
   1a03c:	add	r0, r0, r1, lsl #2
   1a040:	mvn	r1, #3
   1a044:	add	r2, r1, r5, lsl #2
   1a048:	mov	r1, #255	; 0xff
   1a04c:	bl	113d0 <memset@plt>
   1a050:	b	19f54 <__assert_fail@plt+0x8aa0>
   1a054:	mov	r4, r1
   1a058:	b	19f54 <__assert_fail@plt+0x8aa0>
   1a05c:	str	r6, [sp, #4]
   1a060:	mov	sl, r4
   1a064:	ldr	r0, [sp, #4]
   1a068:	str	sl, [r9, #28]
   1a06c:	str	r0, [r9, #32]
   1a070:	mov	r0, #0
   1a074:	sub	sp, fp, #28
   1a078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a07c:	cmp	r2, #1
   1a080:	add	r4, sp, #16
   1a084:	ldrge	r1, [r9, #80]	; 0x50
   1a088:	cmpge	r1, #1
   1a08c:	blt	19fa0 <__assert_fail@plt+0x8aec>
   1a090:	ldr	r7, [r9, #24]
   1a094:	ldr	r3, [r9]
   1a098:	add	r4, sp, #16
   1a09c:	add	r7, r6, r7
   1a0a0:	add	r3, r3, r7
   1a0a4:	mov	r7, #0
   1a0a8:	ldrb	r5, [r3, r7]
   1a0ac:	ldrb	r5, [r0, r5]
   1a0b0:	strb	r5, [r4, r7]
   1a0b4:	add	r7, r7, #1
   1a0b8:	cmp	r7, r2
   1a0bc:	bge	19fa0 <__assert_fail@plt+0x8aec>
   1a0c0:	cmp	r7, r1
   1a0c4:	blt	1a0a8 <__assert_fail@plt+0x8bf4>
   1a0c8:	b	19fa0 <__assert_fail@plt+0x8aec>
   1a0cc:	add	r0, r5, #1
   1a0d0:	cmp	r0, #2
   1a0d4:	bcc	1a0e8 <__assert_fail@plt+0x8c34>
   1a0d8:	ldr	r0, [r9, #36]	; 0x24
   1a0dc:	ldr	r1, [r9, #48]	; 0x30
   1a0e0:	cmp	r0, r1
   1a0e4:	blt	1a248 <__assert_fail@plt+0x8d94>
   1a0e8:	ldr	r2, [r9, #24]
   1a0ec:	ldr	r6, [sp, #4]
   1a0f0:	ldr	r0, [r9]
   1a0f4:	ldr	r1, [r9, #64]	; 0x40
   1a0f8:	add	r4, sl, #1
   1a0fc:	add	r2, r2, r6
   1a100:	cmp	r1, #0
   1a104:	ldrb	r0, [r0, r2]
   1a108:	ldrbne	r0, [r1, r0]
   1a10c:	ldr	r1, [r9, #4]
   1a110:	strb	r0, [r1, sl]
   1a114:	ldrb	r1, [r9, #76]	; 0x4c
   1a118:	cmp	r1, #0
   1a11c:	ldrne	r1, [r9, #12]
   1a120:	strne	r6, [r1, sl, lsl #2]
   1a124:	add	r6, r6, #1
   1a128:	cmn	r5, #1
   1a12c:	ldr	r1, [r9, #8]
   1a130:	str	r0, [r1, sl, lsl #2]
   1a134:	bne	19f54 <__assert_fail@plt+0x8aa0>
   1a138:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a13c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a140:	stm	r8, {r0, r1}
   1a144:	b	19f54 <__assert_fail@plt+0x8aa0>
   1a148:	mov	r3, r0
   1a14c:	cmn	r0, #1
   1a150:	beq	19fd8 <__assert_fail@plt+0x8b24>
   1a154:	ldr	r1, [r9, #36]	; 0x24
   1a158:	add	r4, r3, sl
   1a15c:	cmp	r4, r1
   1a160:	bhi	1a248 <__assert_fail@plt+0x8d94>
   1a164:	ldr	r0, [r9, #12]
   1a168:	cmp	r0, #0
   1a16c:	bne	1a18c <__assert_fail@plt+0x8cd8>
   1a170:	lsl	r0, r1, #2
   1a174:	mov	r8, r3
   1a178:	bl	286b0 <__assert_fail@plt+0x171fc>
   1a17c:	mov	r3, r8
   1a180:	cmp	r0, #0
   1a184:	str	r0, [r9, #12]
   1a188:	beq	1a258 <__assert_fail@plt+0x8da4>
   1a18c:	ldrb	r1, [r9, #76]	; 0x4c
   1a190:	cmp	r1, #0
   1a194:	bne	1a27c <__assert_fail@plt+0x8dc8>
   1a198:	cmp	sl, #0
   1a19c:	beq	1a274 <__assert_fail@plt+0x8dc0>
   1a1a0:	mov	r1, #0
   1a1a4:	cmp	sl, #4
   1a1a8:	bcc	1a264 <__assert_fail@plt+0x8db0>
   1a1ac:	add	r2, pc, #524	; 0x20c
   1a1b0:	bic	r1, sl, #3
   1a1b4:	vmov.i32	q8, #4	; 0x00000004
   1a1b8:	vld1.64	{d18-d19}, [r2 :128]
   1a1bc:	mov	ip, r1
   1a1c0:	mov	r2, r0
   1a1c4:	vadd.i32	q10, q9, q8
   1a1c8:	vst1.32	{d18-d19}, [r2]!
   1a1cc:	subs	ip, ip, #4
   1a1d0:	vorr	q9, q10, q10
   1a1d4:	bne	1a1c4 <__assert_fail@plt+0x8d10>
   1a1d8:	b	1a26c <__assert_fail@plt+0x8db8>
   1a1dc:	ldr	r0, [r9, #12]
   1a1e0:	mov	r1, #0
   1a1e4:	cmp	r5, #4
   1a1e8:	bcc	1a224 <__assert_fail@plt+0x8d70>
   1a1ec:	add	r3, pc, #460	; 0x1cc
   1a1f0:	bic	r1, r5, #3
   1a1f4:	add	r2, r0, sl, lsl #2
   1a1f8:	vdup.32	q8, r6
   1a1fc:	vmov.i32	q10, #4	; 0x00000004
   1a200:	vld1.64	{d18-d19}, [r3 :128]
   1a204:	mov	r3, r1
   1a208:	vadd.i32	q11, q9, q8
   1a20c:	vadd.i32	q9, q9, q10
   1a210:	subs	r3, r3, #4
   1a214:	vst1.32	{d22-d23}, [r2]!
   1a218:	bne	1a208 <__assert_fail@plt+0x8d54>
   1a21c:	cmp	r5, r1
   1a220:	beq	1a020 <__assert_fail@plt+0x8b6c>
   1a224:	add	r2, r6, r1
   1a228:	sub	r3, r5, r1
   1a22c:	add	r1, sl, r1
   1a230:	add	r0, r0, r1, lsl #2
   1a234:	str	r2, [r0], #4
   1a238:	add	r2, r2, #1
   1a23c:	subs	r3, r3, #1
   1a240:	bne	1a234 <__assert_fail@plt+0x8d80>
   1a244:	b	1a020 <__assert_fail@plt+0x8b6c>
   1a248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a24c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a250:	stm	r8, {r0, r1}
   1a254:	b	1a064 <__assert_fail@plt+0x8bb0>
   1a258:	mov	r0, #12
   1a25c:	sub	sp, fp, #28
   1a260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a264:	str	r1, [r0, r1, lsl #2]
   1a268:	add	r1, r1, #1
   1a26c:	cmp	sl, r1
   1a270:	bne	1a264 <__assert_fail@plt+0x8db0>
   1a274:	mov	r0, #1
   1a278:	strb	r0, [r9, #76]	; 0x4c
   1a27c:	ldr	r0, [r9, #4]
   1a280:	add	r1, sp, #16
   1a284:	mov	r2, r3
   1a288:	mov	r8, r3
   1a28c:	add	r0, r0, sl
   1a290:	bl	1125c <memcpy@plt>
   1a294:	ldr	lr, [r9, #8]
   1a298:	ldr	ip, [sp, #4]
   1a29c:	cmp	r8, #2
   1a2a0:	str	r7, [lr, sl, lsl #2]
   1a2a4:	ldr	r2, [r9, #12]
   1a2a8:	str	ip, [r2, sl, lsl #2]
   1a2ac:	bcc	1a380 <__assert_fail@plt+0x8ecc>
   1a2b0:	sub	r0, r8, #1
   1a2b4:	mov	r1, #1
   1a2b8:	cmp	r0, #4
   1a2bc:	bcs	1a2c8 <__assert_fail@plt+0x8e14>
   1a2c0:	ldr	ip, [sp, #4]
   1a2c4:	b	1a350 <__assert_fail@plt+0x8e9c>
   1a2c8:	str	r0, [sp]
   1a2cc:	add	r3, r8, sl
   1a2d0:	add	r0, sl, #1
   1a2d4:	add	r7, lr, r0, lsl #2
   1a2d8:	add	ip, lr, r3, lsl #2
   1a2dc:	add	r0, r2, r0, lsl #2
   1a2e0:	cmp	r0, ip
   1a2e4:	ldr	ip, [sp, #4]
   1a2e8:	addcc	r3, r2, r3, lsl #2
   1a2ec:	cmpcc	r7, r3
   1a2f0:	bcc	1a350 <__assert_fail@plt+0x8e9c>
   1a2f4:	add	r1, pc, #212	; 0xd4
   1a2f8:	vdup.32	q8, ip
   1a2fc:	vdup.32	q9, r6
   1a300:	vdup.32	q10, r5
   1a304:	vmov.i32	q12, #4	; 0x00000004
   1a308:	vmov.i8	q13, #255	; 0xff
   1a30c:	vld1.64	{d22-d23}, [r1 :128]
   1a310:	ldr	r1, [sp]
   1a314:	bic	ip, r1, #3
   1a318:	orr	r1, ip, #1
   1a31c:	mov	r3, ip
   1a320:	vcgt.u32	q14, q10, q11
   1a324:	subs	r3, r3, #4
   1a328:	vbsl	q14, q11, q9
   1a32c:	vadd.i32	q11, q11, q12
   1a330:	vadd.i32	q14, q14, q8
   1a334:	vst1.32	{d28-d29}, [r0]!
   1a338:	vst1.32	{d26-d27}, [r7]!
   1a33c:	bne	1a320 <__assert_fail@plt+0x8e6c>
   1a340:	ldr	r0, [sp]
   1a344:	cmp	r0, ip
   1a348:	ldr	ip, [sp, #4]
   1a34c:	beq	1a380 <__assert_fail@plt+0x8ecc>
   1a350:	add	r2, r2, sl, lsl #2
   1a354:	add	r0, lr, sl, lsl #2
   1a358:	mvn	r3, #0
   1a35c:	cmp	r1, r5
   1a360:	mov	r7, r6
   1a364:	movcc	r7, r1
   1a368:	add	r7, r7, ip
   1a36c:	str	r7, [r2, r1, lsl #2]
   1a370:	str	r3, [r0, r1, lsl #2]
   1a374:	add	r1, r1, #1
   1a378:	cmp	r8, r1
   1a37c:	bne	1a35c <__assert_fail@plt+0x8ea8>
   1a380:	ldr	r0, [r9, #48]	; 0x30
   1a384:	ldr	r2, [r9, #52]	; 0x34
   1a388:	sub	r1, r8, r5
   1a38c:	mov	r6, ip
   1a390:	add	r6, r5, r6
   1a394:	add	r0, r0, r1
   1a398:	cmp	r2, ip
   1a39c:	str	r0, [r9, #48]	; 0x30
   1a3a0:	ldrgt	r2, [r9, #56]	; 0x38
   1a3a4:	addgt	r1, r2, r1
   1a3a8:	strgt	r1, [r9, #56]	; 0x38
   1a3ac:	ldr	r1, [r9, #36]	; 0x24
   1a3b0:	cmp	r1, r0
   1a3b4:	movgt	r1, r0
   1a3b8:	str	r1, [sp]
   1a3bc:	b	19f54 <__assert_fail@plt+0x8aa0>
   1a3c0:	andeq	r0, r0, r0
   1a3c4:	andeq	r0, r0, r1
   1a3c8:	andeq	r0, r0, r2
   1a3cc:	andeq	r0, r0, r3
   1a3d0:	andeq	r0, r0, r1
   1a3d4:	andeq	r0, r0, r2
   1a3d8:	andeq	r0, r0, r3
   1a3dc:	andeq	r0, r0, r4
   1a3e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3e4:	add	fp, sp, #28
   1a3e8:	sub	sp, sp, #68	; 0x44
   1a3ec:	mov	r4, r0
   1a3f0:	ldr	r6, [r0, #28]
   1a3f4:	ldr	r7, [r0, #36]	; 0x24
   1a3f8:	ldr	r0, [r0, #48]	; 0x30
   1a3fc:	cmp	r7, r0
   1a400:	movgt	r7, r0
   1a404:	cmp	r7, r6
   1a408:	ble	1a5a8 <__assert_fail@plt+0x90f4>
   1a40c:	add	r8, r4, #16
   1a410:	mov	r5, sp
   1a414:	ldm	r8, {r9, sl}
   1a418:	ldr	r0, [r4, #64]	; 0x40
   1a41c:	sub	r2, r7, r6
   1a420:	cmp	r0, #0
   1a424:	bne	1a4f4 <__assert_fail@plt+0x9040>
   1a428:	ldr	r0, [r4]
   1a42c:	ldr	r1, [r4, #24]
   1a430:	add	r0, r0, r1
   1a434:	add	r1, r0, r6
   1a438:	mov	r0, r5
   1a43c:	mov	r3, r8
   1a440:	bl	288d8 <__assert_fail@plt+0x17424>
   1a444:	add	r1, r0, #1
   1a448:	cmp	r1, #2
   1a44c:	bcc	1a468 <__assert_fail@plt+0x8fb4>
   1a450:	cmn	r0, #2
   1a454:	bne	1a4a4 <__assert_fail@plt+0x8ff0>
   1a458:	ldr	r0, [r4, #36]	; 0x24
   1a45c:	ldr	r1, [r4, #48]	; 0x30
   1a460:	cmp	r0, r1
   1a464:	blt	1a5a4 <__assert_fail@plt+0x90f0>
   1a468:	ldr	r1, [r4, #24]
   1a46c:	ldr	r0, [r4]
   1a470:	mov	r2, sl
   1a474:	mov	sl, r5
   1a478:	add	r1, r1, r6
   1a47c:	ldrb	r1, [r0, r1]
   1a480:	str	r1, [sp]
   1a484:	ldr	r0, [r4, #64]	; 0x40
   1a488:	cmp	r0, #0
   1a48c:	ldrbne	r1, [r0, r1]
   1a490:	mov	r0, #1
   1a494:	strne	r1, [sp]
   1a498:	str	r9, [r8]
   1a49c:	str	r2, [r8, #4]
   1a4a0:	b	1a4ac <__assert_fail@plt+0x8ff8>
   1a4a4:	ldr	r1, [sp]
   1a4a8:	mov	sl, r5
   1a4ac:	ldr	r3, [r4, #8]
   1a4b0:	add	r5, r0, r6
   1a4b4:	str	r1, [r3, r6, lsl #2]
   1a4b8:	add	r1, r6, #1
   1a4bc:	cmp	r1, r5
   1a4c0:	bge	1a4e0 <__assert_fail@plt+0x902c>
   1a4c4:	mvn	r1, #3
   1a4c8:	add	r2, r1, r0, lsl #2
   1a4cc:	add	r0, r3, r6, lsl #2
   1a4d0:	mov	r1, #255	; 0xff
   1a4d4:	add	r0, r0, #4
   1a4d8:	bl	113d0 <memset@plt>
   1a4dc:	mov	r1, r5
   1a4e0:	cmp	r7, r1
   1a4e4:	mov	r6, r1
   1a4e8:	mov	r5, sl
   1a4ec:	bgt	1a414 <__assert_fail@plt+0x8f60>
   1a4f0:	b	1a5ac <__assert_fail@plt+0x90f8>
   1a4f4:	cmp	r2, #1
   1a4f8:	add	r1, sp, #4
   1a4fc:	blt	1a438 <__assert_fail@plt+0x8f84>
   1a500:	ldr	r1, [r4, #80]	; 0x50
   1a504:	cmp	r1, #1
   1a508:	add	r1, sp, #4
   1a50c:	blt	1a438 <__assert_fail@plt+0x8f84>
   1a510:	ldm	r4, {r1, r3}
   1a514:	mov	lr, r5
   1a518:	ldr	r5, [r4, #24]
   1a51c:	cmp	r2, #2
   1a520:	add	r5, r6, r5
   1a524:	ldrb	r1, [r1, r5]
   1a528:	mov	r5, lr
   1a52c:	ldrb	r0, [r0, r1]
   1a530:	add	r1, sp, #4
   1a534:	strb	r0, [r3, r6]
   1a538:	strb	r0, [sp, #4]
   1a53c:	blt	1a438 <__assert_fail@plt+0x8f84>
   1a540:	ldr	r0, [r4, #80]	; 0x50
   1a544:	add	r1, sp, #4
   1a548:	cmp	r0, #2
   1a54c:	blt	1a438 <__assert_fail@plt+0x8f84>
   1a550:	mov	r0, #1
   1a554:	ldm	r4, {r1, ip}
   1a558:	ldr	r5, [r4, #24]
   1a55c:	ldr	r3, [r4, #64]	; 0x40
   1a560:	add	r1, r1, r5
   1a564:	add	r1, r1, r6
   1a568:	ldrb	r1, [r1, r0]
   1a56c:	ldrb	r1, [r3, r1]
   1a570:	add	r3, ip, r6
   1a574:	strb	r1, [r3, r0]
   1a578:	add	r3, sp, #4
   1a57c:	strb	r1, [r3, r0]
   1a580:	add	r0, r0, #1
   1a584:	cmp	r0, r2
   1a588:	bge	1a598 <__assert_fail@plt+0x90e4>
   1a58c:	ldr	r1, [r4, #80]	; 0x50
   1a590:	cmp	r0, r1
   1a594:	blt	1a554 <__assert_fail@plt+0x90a0>
   1a598:	add	r1, sp, #4
   1a59c:	mov	r5, lr
   1a5a0:	b	1a438 <__assert_fail@plt+0x8f84>
   1a5a4:	stm	r8, {r9, sl}
   1a5a8:	mov	r1, r6
   1a5ac:	str	r1, [r4, #28]
   1a5b0:	str	r1, [r4, #32]
   1a5b4:	sub	sp, fp, #28
   1a5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5c0:	add	fp, sp, #28
   1a5c4:	sub	sp, sp, #28
   1a5c8:	ldr	r9, [r1]
   1a5cc:	mov	r5, r0
   1a5d0:	ldr	r4, [fp, #12]
   1a5d4:	mov	r6, r2
   1a5d8:	str	r1, [sp, #16]
   1a5dc:	str	r3, [sp, #20]
   1a5e0:	ldr	r0, [r9, #84]	; 0x54
   1a5e4:	str	r4, [sp, #4]
   1a5e8:	str	r0, [sp, #12]
   1a5ec:	ldr	r0, [fp, #8]
   1a5f0:	str	r0, [sp]
   1a5f4:	mov	r0, r5
   1a5f8:	bl	1b064 <__assert_fail@plt+0x9bb0>
   1a5fc:	mov	r7, r0
   1a600:	cmp	r0, #0
   1a604:	bne	1a614 <__assert_fail@plt+0x9160>
   1a608:	ldr	r0, [r4]
   1a60c:	cmp	r0, #0
   1a610:	bne	1a824 <__assert_fail@plt+0x9370>
   1a614:	ldrb	r0, [r6, #4]
   1a618:	cmp	r0, #10
   1a61c:	bne	1a760 <__assert_fail@plt+0x92ac>
   1a620:	ldr	r0, [sp, #20]
   1a624:	mov	sl, #0
   1a628:	orr	r0, r0, #8388608	; 0x800000
   1a62c:	str	r0, [sp, #24]
   1a630:	b	1a6d0 <__assert_fail@plt+0x921c>
   1a634:	ldr	r1, [fp, #8]
   1a638:	cmp	r1, #0
   1a63c:	beq	1a64c <__assert_fail@plt+0x9198>
   1a640:	cmp	r0, #9
   1a644:	mov	r8, #0
   1a648:	beq	1a700 <__assert_fail@plt+0x924c>
   1a64c:	ldr	r0, [sp, #12]
   1a650:	ldr	r4, [r9, #84]	; 0x54
   1a654:	ldr	r1, [sp, #16]
   1a658:	ldr	r3, [sp, #20]
   1a65c:	mov	r2, r6
   1a660:	str	r0, [r9, #84]	; 0x54
   1a664:	ldr	r0, [fp, #8]
   1a668:	str	r0, [sp]
   1a66c:	ldr	r0, [fp, #12]
   1a670:	str	r0, [sp, #4]
   1a674:	mov	r0, r5
   1a678:	bl	1b064 <__assert_fail@plt+0x9bb0>
   1a67c:	mov	r8, r0
   1a680:	cmp	r0, #0
   1a684:	bne	1a698 <__assert_fail@plt+0x91e4>
   1a688:	ldr	r0, [fp, #12]
   1a68c:	ldr	r0, [r0]
   1a690:	cmp	r0, #0
   1a694:	bne	1a770 <__assert_fail@plt+0x92bc>
   1a698:	ldr	r0, [r9, #84]	; 0x54
   1a69c:	orr	r0, r0, r4
   1a6a0:	str	r0, [r9, #84]	; 0x54
   1a6a4:	b	1a700 <__assert_fail@plt+0x924c>
   1a6a8:	mov	r0, #996	; 0x3e4
   1a6ac:	bl	286b0 <__assert_fail@plt+0x171fc>
   1a6b0:	cmp	r0, #0
   1a6b4:	beq	1a818 <__assert_fail@plt+0x9364>
   1a6b8:	ldr	r1, [r9, #56]	; 0x38
   1a6bc:	str	r1, [r0]
   1a6c0:	mov	r1, #0
   1a6c4:	str	r1, [r9, #64]	; 0x40
   1a6c8:	str	r0, [r9, #56]	; 0x38
   1a6cc:	b	1a710 <__assert_fail@plt+0x925c>
   1a6d0:	ldr	r2, [sp, #24]
   1a6d4:	mov	r0, r6
   1a6d8:	mov	r1, r5
   1a6dc:	bl	1a82c <__assert_fail@plt+0x9378>
   1a6e0:	ldr	r1, [r5, #40]	; 0x28
   1a6e4:	mov	r8, #0
   1a6e8:	add	r0, r1, r0
   1a6ec:	str	r0, [r5, #40]	; 0x28
   1a6f0:	ldrb	r0, [r6, #4]
   1a6f4:	orr	r1, r0, #8
   1a6f8:	cmp	r1, #10
   1a6fc:	bne	1a634 <__assert_fail@plt+0x9180>
   1a700:	ldr	r1, [r9, #64]	; 0x40
   1a704:	cmp	r1, #31
   1a708:	beq	1a6a8 <__assert_fail@plt+0x91f4>
   1a70c:	ldr	r0, [r9, #56]	; 0x38
   1a710:	add	r2, r1, #1
   1a714:	add	r4, r0, r1, lsl #5
   1a718:	mov	r0, #10
   1a71c:	cmp	r7, #0
   1a720:	str	r2, [r9, #64]	; 0x40
   1a724:	str	sl, [r4, #4]!
   1a728:	stmib	r4, {r7, r8, sl}
   1a72c:	str	sl, [r4, #16]
   1a730:	str	sl, [r4, #20]
   1a734:	str	r0, [r4, #24]
   1a738:	mvn	r0, #0
   1a73c:	str	r0, [r4, #28]
   1a740:	strne	r4, [r7]
   1a744:	cmp	r8, #0
   1a748:	mov	r7, r4
   1a74c:	strne	r4, [r8]
   1a750:	ldrb	r0, [r6, #4]
   1a754:	cmp	r0, #10
   1a758:	beq	1a6d0 <__assert_fail@plt+0x921c>
   1a75c:	b	1a764 <__assert_fail@plt+0x92b0>
   1a760:	mov	r4, r7
   1a764:	mov	r0, r4
   1a768:	sub	sp, fp, #28
   1a76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a770:	mov	r4, #0
   1a774:	cmp	r7, #0
   1a778:	beq	1a764 <__assert_fail@plt+0x92b0>
   1a77c:	movw	r8, #255	; 0xff
   1a780:	movt	r8, #4
   1a784:	mov	r6, r7
   1a788:	ldr	r7, [r7, #4]
   1a78c:	cmp	r7, #0
   1a790:	bne	1a784 <__assert_fail@plt+0x92d0>
   1a794:	ldr	r7, [r6, #8]
   1a798:	cmp	r7, #0
   1a79c:	bne	1a784 <__assert_fail@plt+0x92d0>
   1a7a0:	ldr	r0, [r6, #24]
   1a7a4:	and	r0, r0, r8
   1a7a8:	cmp	r0, #3
   1a7ac:	beq	1a7e4 <__assert_fail@plt+0x9330>
   1a7b0:	cmp	r0, #6
   1a7b4:	bne	1a7ec <__assert_fail@plt+0x9338>
   1a7b8:	ldr	r5, [r6, #20]
   1a7bc:	ldr	r0, [r5]
   1a7c0:	bl	28878 <__assert_fail@plt+0x173c4>
   1a7c4:	ldr	r0, [r5, #4]
   1a7c8:	bl	28878 <__assert_fail@plt+0x173c4>
   1a7cc:	ldr	r0, [r5, #8]
   1a7d0:	bl	28878 <__assert_fail@plt+0x173c4>
   1a7d4:	ldr	r0, [r5, #12]
   1a7d8:	bl	28878 <__assert_fail@plt+0x173c4>
   1a7dc:	mov	r0, r5
   1a7e0:	b	1a7e8 <__assert_fail@plt+0x9334>
   1a7e4:	ldr	r0, [r6, #20]
   1a7e8:	bl	28878 <__assert_fail@plt+0x173c4>
   1a7ec:	ldr	r0, [r6]
   1a7f0:	cmp	r0, #0
   1a7f4:	beq	1a764 <__assert_fail@plt+0x92b0>
   1a7f8:	ldr	r7, [r0, #8]
   1a7fc:	cmp	r7, r6
   1a800:	mov	r6, r0
   1a804:	beq	1a7a0 <__assert_fail@plt+0x92ec>
   1a808:	cmp	r7, #0
   1a80c:	mov	r6, r0
   1a810:	beq	1a7a0 <__assert_fail@plt+0x92ec>
   1a814:	b	1a784 <__assert_fail@plt+0x92d0>
   1a818:	ldr	r1, [fp, #12]
   1a81c:	mov	r0, #12
   1a820:	str	r0, [r1]
   1a824:	mov	r4, #0
   1a828:	b	1a764 <__assert_fail@plt+0x92b0>
   1a82c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a830:	add	fp, sp, #24
   1a834:	sub	sp, sp, #8
   1a838:	mov	r9, r0
   1a83c:	mov	r7, r1
   1a840:	ldr	r0, [r1, #40]	; 0x28
   1a844:	ldr	r1, [r1, #56]	; 0x38
   1a848:	cmp	r1, r0
   1a84c:	ble	1a934 <__assert_fail@plt+0x9480>
   1a850:	ldr	r1, [r7, #4]
   1a854:	mov	r5, r9
   1a858:	mov	r8, r2
   1a85c:	ldrb	r6, [r1, r0]
   1a860:	strb	r6, [r5], #4
   1a864:	ldr	r0, [r5]
   1a868:	bic	r1, r0, #6291456	; 0x600000
   1a86c:	str	r1, [r5]
   1a870:	ldr	r3, [r7, #80]	; 0x50
   1a874:	cmp	r3, #2
   1a878:	blt	1a89c <__assert_fail@plt+0x93e8>
   1a87c:	ldr	r2, [r7, #28]
   1a880:	ldr	r1, [r7, #40]	; 0x28
   1a884:	cmp	r1, r2
   1a888:	beq	1a89c <__assert_fail@plt+0x93e8>
   1a88c:	ldr	r2, [r7, #8]
   1a890:	ldr	r1, [r2, r1, lsl #2]
   1a894:	cmn	r1, #1
   1a898:	beq	1ad70 <__assert_fail@plt+0x98bc>
   1a89c:	movw	r1, #65280	; 0xff00
   1a8a0:	cmp	r6, #92	; 0x5c
   1a8a4:	movt	r1, #65439	; 0xff9f
   1a8a8:	bne	1a944 <__assert_fail@plt+0x9490>
   1a8ac:	ldr	r6, [r7, #40]	; 0x28
   1a8b0:	ldr	r4, [r7, #48]	; 0x30
   1a8b4:	add	r2, r6, #1
   1a8b8:	cmp	r2, r4
   1a8bc:	bge	1a998 <__assert_fail@plt+0x94e4>
   1a8c0:	ldrb	r4, [r7, #75]	; 0x4b
   1a8c4:	cmp	r4, #0
   1a8c8:	bne	1aff4 <__assert_fail@plt+0x9b40>
   1a8cc:	ldr	r3, [r7, #4]
   1a8d0:	ldrb	r6, [r3, r2]
   1a8d4:	and	r0, r0, r1
   1a8d8:	strb	r6, [r9]
   1a8dc:	orr	r4, r0, #1
   1a8e0:	str	r4, [r9, #4]
   1a8e4:	ldr	r0, [r7, #80]	; 0x50
   1a8e8:	cmp	r0, #2
   1a8ec:	blt	1abbc <__assert_fail@plt+0x9708>
   1a8f0:	ldr	r0, [r7, #8]
   1a8f4:	ldr	r1, [r7, #40]	; 0x28
   1a8f8:	add	r0, r0, r1, lsl #2
   1a8fc:	ldr	r4, [r0, #4]
   1a900:	mov	r0, r4
   1a904:	bl	113b8 <iswalnum@plt>
   1a908:	sub	r1, r4, #95	; 0x5f
   1a90c:	cmp	r0, #0
   1a910:	clz	r1, r1
   1a914:	movwne	r0, #1
   1a918:	lsr	r1, r1, #5
   1a91c:	orr	r0, r1, r0
   1a920:	ldr	r1, [r5]
   1a924:	bic	r1, r1, #4194304	; 0x400000
   1a928:	orr	r0, r1, r0, lsl #22
   1a92c:	uxtb	r1, r6
   1a930:	b	1abe0 <__assert_fail@plt+0x972c>
   1a934:	mov	r0, #2
   1a938:	mov	r4, #0
   1a93c:	strb	r0, [r9, #4]
   1a940:	b	1afe8 <__assert_fail@plt+0x9b34>
   1a944:	and	r0, r0, r1
   1a948:	orr	r4, r0, #1
   1a94c:	str	r4, [r5]
   1a950:	ldr	r0, [r7, #80]	; 0x50
   1a954:	cmp	r0, #2
   1a958:	blt	1a9a4 <__assert_fail@plt+0x94f0>
   1a95c:	ldr	r0, [r7, #8]
   1a960:	ldr	r1, [r7, #40]	; 0x28
   1a964:	ldr	r4, [r0, r1, lsl #2]
   1a968:	mov	r0, r4
   1a96c:	bl	113b8 <iswalnum@plt>
   1a970:	sub	r1, r4, #95	; 0x5f
   1a974:	cmp	r0, #0
   1a978:	clz	r1, r1
   1a97c:	movwne	r0, #1
   1a980:	lsr	r1, r1, #5
   1a984:	orr	r0, r1, r0
   1a988:	ldr	r1, [r5]
   1a98c:	bic	r1, r1, #4194304	; 0x400000
   1a990:	orr	r0, r1, r0, lsl #22
   1a994:	b	1a9c4 <__assert_fail@plt+0x9510>
   1a998:	and	r0, r0, r1
   1a99c:	orr	r0, r0, #36	; 0x24
   1a9a0:	b	1ad84 <__assert_fail@plt+0x98d0>
   1a9a4:	bl	1137c <__ctype_b_loc@plt>
   1a9a8:	ldr	r0, [r0]
   1a9ac:	cmp	r6, #95	; 0x5f
   1a9b0:	add	r0, r0, r6, lsl #1
   1a9b4:	ldrh	r0, [r0]
   1a9b8:	ubfx	r0, r0, #3, #1
   1a9bc:	movweq	r0, #1
   1a9c0:	orr	r0, r4, r0, lsl #22
   1a9c4:	sub	r1, r6, #10
   1a9c8:	mov	r4, #1
   1a9cc:	str	r0, [r5]
   1a9d0:	cmp	r1, #115	; 0x73
   1a9d4:	bhi	1afe8 <__assert_fail@plt+0x9b34>
   1a9d8:	add	r2, pc, #0
   1a9dc:	ldr	pc, [r2, r1, lsl #2]
   1a9e0:			; <UNDEFINED> instruction: 0x0001abb0
   1a9e4:	andeq	sl, r1, r8, ror #31
   1a9e8:	andeq	sl, r1, r8, ror #31
   1a9ec:	andeq	sl, r1, r8, ror #31
   1a9f0:	andeq	sl, r1, r8, ror #31
   1a9f4:	andeq	sl, r1, r8, ror #31
   1a9f8:	andeq	sl, r1, r8, ror #31
   1a9fc:	andeq	sl, r1, r8, ror #31
   1aa00:	andeq	sl, r1, r8, ror #31
   1aa04:	andeq	sl, r1, r8, ror #31
   1aa08:	andeq	sl, r1, r8, ror #31
   1aa0c:	andeq	sl, r1, r8, ror #31
   1aa10:	andeq	sl, r1, r8, ror #31
   1aa14:	andeq	sl, r1, r8, ror #31
   1aa18:	andeq	sl, r1, r8, ror #31
   1aa1c:	andeq	sl, r1, r8, ror #31
   1aa20:	andeq	sl, r1, r8, ror #31
   1aa24:	andeq	sl, r1, r8, ror #31
   1aa28:	andeq	sl, r1, r8, ror #31
   1aa2c:	andeq	sl, r1, r8, ror #31
   1aa30:	andeq	sl, r1, r8, ror #31
   1aa34:	andeq	sl, r1, r8, ror #31
   1aa38:	andeq	sl, r1, r8, ror #31
   1aa3c:	andeq	sl, r1, r8, ror #31
   1aa40:	andeq	sl, r1, r8, ror #31
   1aa44:	andeq	sl, r1, r8, ror #31
   1aa48:	muleq	r1, r0, sp
   1aa4c:	andeq	sl, r1, r8, ror #31
   1aa50:	andeq	sl, r1, r8, ror #31
   1aa54:	andeq	sl, r1, r8, ror #31
   1aa58:	andeq	sl, r1, r8, ror #27
   1aa5c:	strdeq	sl, [r1], -r4
   1aa60:	andeq	sl, r1, r0, lsl #28
   1aa64:	andeq	sl, r1, r8, lsl #28
   1aa68:	andeq	sl, r1, r8, ror #31
   1aa6c:	andeq	sl, r1, r8, ror #31
   1aa70:	andeq	sl, r1, r8, lsl lr
   1aa74:	andeq	sl, r1, r8, ror #31
   1aa78:	andeq	sl, r1, r8, ror #31
   1aa7c:	andeq	sl, r1, r8, ror #31
   1aa80:	andeq	sl, r1, r8, ror #31
   1aa84:	andeq	sl, r1, r8, ror #31
   1aa88:	andeq	sl, r1, r8, ror #31
   1aa8c:	andeq	sl, r1, r8, ror #31
   1aa90:	andeq	sl, r1, r8, ror #31
   1aa94:	andeq	sl, r1, r8, ror #31
   1aa98:	andeq	sl, r1, r8, ror #31
   1aa9c:	andeq	sl, r1, r8, ror #31
   1aaa0:	andeq	sl, r1, r8, ror #31
   1aaa4:	andeq	sl, r1, r8, ror #31
   1aaa8:	andeq	sl, r1, r8, ror #31
   1aaac:	andeq	sl, r1, r8, ror #31
   1aab0:	andeq	sl, r1, r8, ror #31
   1aab4:	andeq	sl, r1, r0, lsr #28
   1aab8:	andeq	sl, r1, r8, ror #31
   1aabc:	andeq	sl, r1, r8, ror #31
   1aac0:	andeq	sl, r1, r8, ror #31
   1aac4:	andeq	sl, r1, r8, ror #31
   1aac8:	andeq	sl, r1, r8, ror #31
   1aacc:	andeq	sl, r1, r8, ror #31
   1aad0:	andeq	sl, r1, r8, ror #31
   1aad4:	andeq	sl, r1, r8, ror #31
   1aad8:	andeq	sl, r1, r8, ror #31
   1aadc:	andeq	sl, r1, r8, ror #31
   1aae0:	andeq	sl, r1, r8, ror #31
   1aae4:	andeq	sl, r1, r8, ror #31
   1aae8:	andeq	sl, r1, r8, ror #31
   1aaec:	andeq	sl, r1, r8, ror #31
   1aaf0:	andeq	sl, r1, r8, ror #31
   1aaf4:	andeq	sl, r1, r8, ror #31
   1aaf8:	andeq	sl, r1, r8, ror #31
   1aafc:	andeq	sl, r1, r8, ror #31
   1ab00:	andeq	sl, r1, r8, ror #31
   1ab04:	andeq	sl, r1, r8, ror #31
   1ab08:	andeq	sl, r1, r8, ror #31
   1ab0c:	andeq	sl, r1, r8, ror #31
   1ab10:	andeq	sl, r1, r8, ror #31
   1ab14:	andeq	sl, r1, r8, ror #31
   1ab18:	andeq	sl, r1, r8, ror #31
   1ab1c:	andeq	sl, r1, r8, ror #31
   1ab20:	andeq	sl, r1, r8, ror #31
   1ab24:	andeq	sl, r1, r0, lsr lr
   1ab28:	andeq	sl, r1, r8, ror #31
   1ab2c:	andeq	sl, r1, r8, ror #31
   1ab30:	andeq	sl, r1, r8, lsr lr
   1ab34:	andeq	sl, r1, r8, ror #31
   1ab38:	andeq	sl, r1, r8, ror #31
   1ab3c:	andeq	sl, r1, r8, ror #31
   1ab40:	andeq	sl, r1, r8, ror #31
   1ab44:	andeq	sl, r1, r8, ror #31
   1ab48:	andeq	sl, r1, r8, ror #31
   1ab4c:	andeq	sl, r1, r8, ror #31
   1ab50:	andeq	sl, r1, r8, ror #31
   1ab54:	andeq	sl, r1, r8, ror #31
   1ab58:	andeq	sl, r1, r8, ror #31
   1ab5c:	andeq	sl, r1, r8, ror #31
   1ab60:	andeq	sl, r1, r8, ror #31
   1ab64:	andeq	sl, r1, r8, ror #31
   1ab68:	andeq	sl, r1, r8, ror #31
   1ab6c:	andeq	sl, r1, r8, ror #31
   1ab70:	andeq	sl, r1, r8, ror #31
   1ab74:	andeq	sl, r1, r8, ror #31
   1ab78:	andeq	sl, r1, r8, ror #31
   1ab7c:	andeq	sl, r1, r8, ror #31
   1ab80:	andeq	sl, r1, r8, ror #31
   1ab84:	andeq	sl, r1, r8, ror #31
   1ab88:	andeq	sl, r1, r8, ror #31
   1ab8c:	andeq	sl, r1, r8, ror #31
   1ab90:	andeq	sl, r1, r8, ror #31
   1ab94:	andeq	sl, r1, r8, ror #31
   1ab98:	andeq	sl, r1, r8, ror #31
   1ab9c:	andeq	sl, r1, r8, ror #31
   1aba0:	andeq	sl, r1, r8, ror #31
   1aba4:	andeq	sl, r1, r0, ror #28
   1aba8:	andeq	sl, r1, r0, ror lr
   1abac:	andeq	sl, r1, r4, lsl #29
   1abb0:	tst	r8, #2048	; 0x800
   1abb4:	bne	1ae7c <__assert_fail@plt+0x99c8>
   1abb8:	b	1afe8 <__assert_fail@plt+0x9b34>
   1abbc:	bl	1137c <__ctype_b_loc@plt>
   1abc0:	ldr	r0, [r0]
   1abc4:	uxtb	r1, r6
   1abc8:	cmp	r1, #95	; 0x5f
   1abcc:	add	r0, r0, r1, lsl #1
   1abd0:	ldrh	r0, [r0]
   1abd4:	ubfx	r0, r0, #3, #1
   1abd8:	movweq	r0, #1
   1abdc:	orr	r0, r4, r0, lsl #22
   1abe0:	mvn	r2, #38	; 0x26
   1abe4:	mov	r4, #2
   1abe8:	str	r0, [r5]
   1abec:	uxtab	r2, r2, r6
   1abf0:	cmp	r2, #86	; 0x56
   1abf4:	bhi	1afe8 <__assert_fail@plt+0x9b34>
   1abf8:	add	r3, pc, #0
   1abfc:	ldr	pc, [r3, r2, lsl #2]
   1ac00:	andeq	sl, r1, r0, asr #29
   1ac04:	ldrdeq	sl, [r1], -r0
   1ac08:	andeq	sl, r1, r0, ror #29
   1ac0c:	andeq	sl, r1, r8, ror #31
   1ac10:	strdeq	sl, [r1], -r0
   1ac14:	andeq	sl, r1, r8, ror #31
   1ac18:	andeq	sl, r1, r8, ror #31
   1ac1c:	andeq	sl, r1, r8, ror #31
   1ac20:	andeq	sl, r1, r8, ror #31
   1ac24:	andeq	sl, r1, r8, ror #31
   1ac28:	andeq	sl, r1, ip, asr sp
   1ac2c:	andeq	sl, r1, ip, asr sp
   1ac30:	andeq	sl, r1, ip, asr sp
   1ac34:	andeq	sl, r1, ip, asr sp
   1ac38:	andeq	sl, r1, ip, asr sp
   1ac3c:	andeq	sl, r1, ip, asr sp
   1ac40:	andeq	sl, r1, ip, asr sp
   1ac44:	andeq	sl, r1, ip, asr sp
   1ac48:	andeq	sl, r1, ip, asr sp
   1ac4c:	andeq	sl, r1, r8, ror #31
   1ac50:	andeq	sl, r1, r8, ror #31
   1ac54:	andeq	sl, r1, r8, lsl #30
   1ac58:	andeq	sl, r1, r8, ror #31
   1ac5c:	andeq	sl, r1, r8, lsl pc
   1ac60:	andeq	sl, r1, r8, lsr #30
   1ac64:	andeq	sl, r1, r8, ror #31
   1ac68:	andeq	sl, r1, r8, ror #31
   1ac6c:	andeq	sl, r1, r0, asr #30
   1ac70:	andeq	sl, r1, r8, ror #31
   1ac74:	andeq	sl, r1, r8, ror #31
   1ac78:	andeq	sl, r1, r8, ror #31
   1ac7c:	andeq	sl, r1, r8, ror #31
   1ac80:	andeq	sl, r1, r8, ror #31
   1ac84:	andeq	sl, r1, r8, ror #31
   1ac88:	andeq	sl, r1, r8, ror #31
   1ac8c:	andeq	sl, r1, r8, ror #31
   1ac90:	andeq	sl, r1, r8, ror #31
   1ac94:	andeq	sl, r1, r8, ror #31
   1ac98:	andeq	sl, r1, r8, ror #31
   1ac9c:	andeq	sl, r1, r8, ror #31
   1aca0:	andeq	sl, r1, r8, ror #31
   1aca4:	andeq	sl, r1, r8, ror #31
   1aca8:	andeq	sl, r1, r8, ror #31
   1acac:	andeq	sl, r1, r8, ror #31
   1acb0:	andeq	sl, r1, r0, asr pc
   1acb4:	andeq	sl, r1, r8, ror #31
   1acb8:	andeq	sl, r1, r8, ror #31
   1acbc:	andeq	sl, r1, r8, ror #31
   1acc0:	andeq	sl, r1, r0, ror #30
   1acc4:	andeq	sl, r1, r8, ror #31
   1acc8:	andeq	sl, r1, r8, ror #31
   1accc:	andeq	sl, r1, r8, ror #31
   1acd0:	andeq	sl, r1, r8, ror #31
   1acd4:	andeq	sl, r1, r8, ror #31
   1acd8:	andeq	sl, r1, r8, ror #31
   1acdc:	andeq	sl, r1, r8, ror #31
   1ace0:	andeq	sl, r1, r8, ror #31
   1ace4:	andeq	sl, r1, r0, ror pc
   1ace8:	andeq	sl, r1, r8, ror #31
   1acec:	andeq	sl, r1, r0, lsl #31
   1acf0:	andeq	sl, r1, r8, ror #31
   1acf4:	andeq	sl, r1, r8, ror #31
   1acf8:	andeq	sl, r1, r8, ror #31
   1acfc:	andeq	sl, r1, r8, ror #31
   1ad00:	andeq	sl, r1, r8, ror #31
   1ad04:	andeq	sl, r1, r8, ror #31
   1ad08:	andeq	sl, r1, r8, ror #31
   1ad0c:	andeq	sl, r1, r8, ror #31
   1ad10:	andeq	sl, r1, r8, ror #31
   1ad14:	andeq	sl, r1, r8, ror #31
   1ad18:	andeq	sl, r1, r8, ror #31
   1ad1c:	andeq	sl, r1, r8, ror #31
   1ad20:	andeq	sl, r1, r8, ror #31
   1ad24:	andeq	sl, r1, r8, ror #31
   1ad28:	andeq	sl, r1, r8, ror #31
   1ad2c:	andeq	sl, r1, r8, ror #31
   1ad30:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   1ad34:	andeq	sl, r1, r8, ror #31
   1ad38:	andeq	sl, r1, r8, ror #31
   1ad3c:	andeq	sl, r1, r8, ror #31
   1ad40:	andeq	sl, r1, r0, lsr #31
   1ad44:	andeq	sl, r1, r8, ror #31
   1ad48:	andeq	sl, r1, r8, ror #31
   1ad4c:	andeq	sl, r1, r8, ror #31
   1ad50:			; <UNDEFINED> instruction: 0x0001afb0
   1ad54:	andeq	sl, r1, r4, asr #31
   1ad58:	ldrdeq	sl, [r1], -r0
   1ad5c:	tst	r8, #16384	; 0x4000
   1ad60:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1ad64:	sub	r1, r1, #49	; 0x31
   1ad68:	mov	r2, #4
   1ad6c:	b	1ae50 <__assert_fail@plt+0x999c>
   1ad70:	movw	r1, #65280	; 0xff00
   1ad74:	movt	r1, #65439	; 0xff9f
   1ad78:	and	r0, r0, r1
   1ad7c:	orr	r0, r0, #1
   1ad80:	orr	r0, r0, #2097152	; 0x200000
   1ad84:	str	r0, [r5]
   1ad88:	mov	r4, #1
   1ad8c:	b	1afe8 <__assert_fail@plt+0x9b34>
   1ad90:	tst	r8, #8
   1ad94:	bne	1ade0 <__assert_fail@plt+0x992c>
   1ad98:	ldr	r1, [r7, #40]	; 0x28
   1ad9c:	ldr	r2, [r7, #48]	; 0x30
   1ada0:	add	r1, r1, #1
   1ada4:	cmp	r1, r2
   1ada8:	beq	1ade0 <__assert_fail@plt+0x992c>
   1adac:	str	r1, [r7, #40]	; 0x28
   1adb0:	mov	r0, sp
   1adb4:	mov	r1, r7
   1adb8:	mov	r2, r8
   1adbc:	bl	1a82c <__assert_fail@plt+0x9378>
   1adc0:	ldr	r0, [r7, #40]	; 0x28
   1adc4:	sub	r0, r0, #1
   1adc8:	str	r0, [r7, #40]	; 0x28
   1adcc:	ldrb	r0, [sp, #4]
   1add0:	sub	r0, r0, #9
   1add4:	cmp	r0, #1
   1add8:	bhi	1afe8 <__assert_fail@plt+0x9b34>
   1addc:	ldr	r0, [r5]
   1ade0:	mov	r1, #32
   1ade4:	b	1ae4c <__assert_fail@plt+0x9998>
   1ade8:	tst	r8, #8192	; 0x2000
   1adec:	bne	1aed8 <__assert_fail@plt+0x9a24>
   1adf0:	b	1afe8 <__assert_fail@plt+0x9b34>
   1adf4:	tst	r8, #8192	; 0x2000
   1adf8:	bne	1aee8 <__assert_fail@plt+0x9a34>
   1adfc:	b	1afe8 <__assert_fail@plt+0x9b34>
   1ae00:	mov	r1, #11
   1ae04:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1ae08:	movw	r1, #1026	; 0x402
   1ae0c:	tst	r8, r1
   1ae10:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1ae14:	b	1af00 <__assert_fail@plt+0x9a4c>
   1ae18:	mov	r1, #5
   1ae1c:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1ae20:	movw	r1, #1026	; 0x402
   1ae24:	tst	r8, r1
   1ae28:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1ae2c:	b	1af38 <__assert_fail@plt+0x9a84>
   1ae30:	mov	r1, #20
   1ae34:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1ae38:	movw	r1, #8
   1ae3c:	movt	r1, #128	; 0x80
   1ae40:	tst	r8, r1
   1ae44:	beq	1ae94 <__assert_fail@plt+0x99e0>
   1ae48:	mov	r1, #16
   1ae4c:	mov	r2, #12
   1ae50:	bfi	r0, r2, #0, #8
   1ae54:	str	r1, [r9]
   1ae58:	str	r0, [r9, #4]
   1ae5c:	b	1afe8 <__assert_fail@plt+0x9b34>
   1ae60:	and	r1, r8, #4608	; 0x1200
   1ae64:	cmp	r1, #4608	; 0x1200
   1ae68:	beq	1afbc <__assert_fail@plt+0x9b08>
   1ae6c:	b	1afe8 <__assert_fail@plt+0x9b34>
   1ae70:	and	r1, r8, #33792	; 0x8400
   1ae74:	cmp	r1, #32768	; 0x8000
   1ae78:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1ae7c:	mov	r1, #10
   1ae80:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1ae84:	and	r1, r8, #4608	; 0x1200
   1ae88:	cmp	r1, #4608	; 0x1200
   1ae8c:	beq	1afdc <__assert_fail@plt+0x9b28>
   1ae90:	b	1afe8 <__assert_fail@plt+0x9b34>
   1ae94:	ldr	r1, [r7, #40]	; 0x28
   1ae98:	cmp	r1, #0
   1ae9c:	beq	1ae48 <__assert_fail@plt+0x9994>
   1aea0:	tst	r8, #2048	; 0x800
   1aea4:	beq	1afe8 <__assert_fail@plt+0x9b34>
   1aea8:	ldr	r2, [r7, #4]
   1aeac:	add	r1, r2, r1
   1aeb0:	ldrb	r1, [r1, #-1]
   1aeb4:	cmp	r1, #10
   1aeb8:	beq	1ae48 <__assert_fail@plt+0x9994>
   1aebc:	b	1afe8 <__assert_fail@plt+0x9b34>
   1aec0:	tst	r8, #524288	; 0x80000
   1aec4:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1aec8:	mov	r1, #128	; 0x80
   1aecc:	b	1ae4c <__assert_fail@plt+0x9998>
   1aed0:	tst	r8, #8192	; 0x2000
   1aed4:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1aed8:	mov	r1, #8
   1aedc:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1aee0:	tst	r8, #8192	; 0x2000
   1aee4:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1aee8:	mov	r1, #9
   1aeec:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1aef0:	movw	r1, #1026	; 0x402
   1aef4:	and	r1, r8, r1
   1aef8:	cmp	r1, #2
   1aefc:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af00:	mov	r1, #18
   1af04:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1af08:	tst	r8, #524288	; 0x80000
   1af0c:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af10:	mov	r1, #6
   1af14:	b	1ae4c <__assert_fail@plt+0x9998>
   1af18:	tst	r8, #524288	; 0x80000
   1af1c:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af20:	mov	r1, #9
   1af24:	b	1ae4c <__assert_fail@plt+0x9998>
   1af28:	movw	r1, #1026	; 0x402
   1af2c:	and	r1, r8, r1
   1af30:	cmp	r1, #2
   1af34:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af38:	mov	r1, #19
   1af3c:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1af40:	tst	r8, #524288	; 0x80000
   1af44:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af48:	mov	r1, #512	; 0x200
   1af4c:	b	1ae4c <__assert_fail@plt+0x9998>
   1af50:	tst	r8, #524288	; 0x80000
   1af54:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af58:	mov	r1, #35	; 0x23
   1af5c:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1af60:	tst	r8, #524288	; 0x80000
   1af64:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af68:	mov	r1, #33	; 0x21
   1af6c:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1af70:	tst	r8, #524288	; 0x80000
   1af74:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af78:	mov	r1, #64	; 0x40
   1af7c:	b	1ae4c <__assert_fail@plt+0x9998>
   1af80:	tst	r8, #524288	; 0x80000
   1af84:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af88:	mov	r1, #256	; 0x100
   1af8c:	b	1ae4c <__assert_fail@plt+0x9998>
   1af90:	tst	r8, #524288	; 0x80000
   1af94:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1af98:	mov	r1, #34	; 0x22
   1af9c:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1afa0:	tst	r8, #524288	; 0x80000
   1afa4:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1afa8:	mov	r1, #32
   1afac:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1afb0:	and	r1, r8, #4608	; 0x1200
   1afb4:	cmp	r1, #512	; 0x200
   1afb8:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1afbc:	mov	r1, #23
   1afc0:	b	1afe0 <__assert_fail@plt+0x9b2c>
   1afc4:	tst	r8, #33792	; 0x8400
   1afc8:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1afcc:	b	1ae7c <__assert_fail@plt+0x99c8>
   1afd0:	and	r1, r8, #4608	; 0x1200
   1afd4:	cmp	r1, #512	; 0x200
   1afd8:	bne	1afe8 <__assert_fail@plt+0x9b34>
   1afdc:	mov	r1, #24
   1afe0:	bfi	r0, r1, #0, #8
   1afe4:	str	r0, [r5]
   1afe8:	mov	r0, r4
   1afec:	sub	sp, fp, #24
   1aff0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1aff4:	cmp	r3, #2
   1aff8:	blt	1b028 <__assert_fail@plt+0x9b74>
   1affc:	ldr	r3, [r7, #8]
   1b000:	ldr	r4, [r3, r2, lsl #2]
   1b004:	cmn	r4, #1
   1b008:	beq	1a8cc <__assert_fail@plt+0x9418>
   1b00c:	ldr	r4, [r7, #28]
   1b010:	add	r6, r6, #2
   1b014:	cmp	r4, r6
   1b018:	beq	1b028 <__assert_fail@plt+0x9b74>
   1b01c:	ldr	r3, [r3, r6, lsl #2]
   1b020:	cmn	r3, #1
   1b024:	beq	1a8cc <__assert_fail@plt+0x9418>
   1b028:	ldrb	r3, [r7, #76]	; 0x4c
   1b02c:	mov	r6, r2
   1b030:	ldr	r4, [r7, #24]
   1b034:	ldr	ip, [r7]
   1b038:	cmp	r3, #0
   1b03c:	ldrne	r6, [r7, #12]
   1b040:	ldrne	r6, [r6, r2, lsl #2]
   1b044:	cmp	r3, #0
   1b048:	add	r6, r4, r6
   1b04c:	add	r6, ip, r6
   1b050:	ldrsb	r6, [r6]
   1b054:	beq	1a8d4 <__assert_fail@plt+0x9420>
   1b058:	cmn	r6, #1
   1b05c:	ble	1a8cc <__assert_fail@plt+0x9418>
   1b060:	b	1a8d4 <__assert_fail@plt+0x9420>
   1b064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b068:	add	fp, sp, #28
   1b06c:	sub	sp, sp, #20
   1b070:	ldr	r4, [fp, #12]
   1b074:	ldr	r7, [fp, #8]
   1b078:	ldr	sl, [r1]
   1b07c:	mov	r6, r2
   1b080:	str	r0, [sp, #12]
   1b084:	str	r1, [sp, #8]
   1b088:	str	r3, [sp, #16]
   1b08c:	str	r4, [sp, #4]
   1b090:	str	r7, [sp]
   1b094:	bl	1b3b0 <__assert_fail@plt+0x9efc>
   1b098:	mov	r3, r4
   1b09c:	mov	r4, r0
   1b0a0:	cmp	r0, #0
   1b0a4:	bne	1b0c4 <__assert_fail@plt+0x9c10>
   1b0a8:	ldr	r0, [r3]
   1b0ac:	cmp	r0, #0
   1b0b0:	beq	1b0c4 <__assert_fail@plt+0x9c10>
   1b0b4:	b	1b39c <__assert_fail@plt+0x9ee8>
   1b0b8:	cmp	r4, #0
   1b0bc:	mov	r7, r8
   1b0c0:	moveq	r4, r5
   1b0c4:	ldrb	r0, [r6, #4]
   1b0c8:	orr	r1, r0, #8
   1b0cc:	cmp	r1, #10
   1b0d0:	beq	1b3a0 <__assert_fail@plt+0x9eec>
   1b0d4:	cmp	r7, #0
   1b0d8:	beq	1b0e4 <__assert_fail@plt+0x9c30>
   1b0dc:	cmp	r0, #9
   1b0e0:	beq	1b3a0 <__assert_fail@plt+0x9eec>
   1b0e4:	str	r3, [sp, #4]
   1b0e8:	mov	r9, r3
   1b0ec:	ldr	r0, [sp, #12]
   1b0f0:	ldr	r1, [sp, #8]
   1b0f4:	ldr	r3, [sp, #16]
   1b0f8:	mov	r2, r6
   1b0fc:	mov	r8, r7
   1b100:	str	r7, [sp]
   1b104:	bl	1b3b0 <__assert_fail@plt+0x9efc>
   1b108:	mov	r3, r9
   1b10c:	mov	r5, r0
   1b110:	cmp	r0, #0
   1b114:	bne	1b124 <__assert_fail@plt+0x9c70>
   1b118:	ldr	r0, [r3]
   1b11c:	cmp	r0, #0
   1b120:	bne	1b1b4 <__assert_fail@plt+0x9d00>
   1b124:	cmp	r4, #0
   1b128:	cmpne	r5, #0
   1b12c:	beq	1b0b8 <__assert_fail@plt+0x9c04>
   1b130:	ldr	r1, [sl, #64]	; 0x40
   1b134:	cmp	r1, #31
   1b138:	beq	1b188 <__assert_fail@plt+0x9cd4>
   1b13c:	ldr	r0, [sl, #56]	; 0x38
   1b140:	add	r2, r1, #1
   1b144:	add	r0, r0, r1, lsl #5
   1b148:	mov	r1, #0
   1b14c:	mov	r7, r8
   1b150:	str	r2, [sl, #64]	; 0x40
   1b154:	str	r1, [r0, #4]!
   1b158:	stmib	r0, {r4, r5}
   1b15c:	str	r1, [r0, #12]
   1b160:	str	r1, [r0, #16]
   1b164:	str	r1, [r0, #20]
   1b168:	mov	r1, #16
   1b16c:	str	r1, [r0, #24]
   1b170:	mvn	r1, #0
   1b174:	str	r1, [r0, #28]
   1b178:	str	r0, [r4]
   1b17c:	str	r0, [r5]
   1b180:	mov	r4, r0
   1b184:	b	1b0c4 <__assert_fail@plt+0x9c10>
   1b188:	mov	r0, #996	; 0x3e4
   1b18c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1b190:	cmp	r0, #0
   1b194:	beq	1b258 <__assert_fail@plt+0x9da4>
   1b198:	ldr	r1, [sl, #56]	; 0x38
   1b19c:	mov	r3, r9
   1b1a0:	str	r1, [r0]
   1b1a4:	mov	r1, #0
   1b1a8:	str	r1, [sl, #64]	; 0x40
   1b1ac:	str	r0, [sl, #56]	; 0x38
   1b1b0:	b	1b140 <__assert_fail@plt+0x9c8c>
   1b1b4:	cmp	r4, #0
   1b1b8:	beq	1b39c <__assert_fail@plt+0x9ee8>
   1b1bc:	movw	r5, #255	; 0xff
   1b1c0:	movt	r5, #4
   1b1c4:	mov	r6, r4
   1b1c8:	ldr	r4, [r4, #4]
   1b1cc:	cmp	r4, #0
   1b1d0:	bne	1b1c4 <__assert_fail@plt+0x9d10>
   1b1d4:	ldr	r4, [r6, #8]
   1b1d8:	cmp	r4, #0
   1b1dc:	bne	1b1c4 <__assert_fail@plt+0x9d10>
   1b1e0:	ldr	r0, [r6, #24]
   1b1e4:	and	r0, r0, r5
   1b1e8:	cmp	r0, #3
   1b1ec:	beq	1b224 <__assert_fail@plt+0x9d70>
   1b1f0:	cmp	r0, #6
   1b1f4:	bne	1b22c <__assert_fail@plt+0x9d78>
   1b1f8:	ldr	r4, [r6, #20]
   1b1fc:	ldr	r0, [r4]
   1b200:	bl	28878 <__assert_fail@plt+0x173c4>
   1b204:	ldr	r0, [r4, #4]
   1b208:	bl	28878 <__assert_fail@plt+0x173c4>
   1b20c:	ldr	r0, [r4, #8]
   1b210:	bl	28878 <__assert_fail@plt+0x173c4>
   1b214:	ldr	r0, [r4, #12]
   1b218:	bl	28878 <__assert_fail@plt+0x173c4>
   1b21c:	mov	r0, r4
   1b220:	b	1b228 <__assert_fail@plt+0x9d74>
   1b224:	ldr	r0, [r6, #20]
   1b228:	bl	28878 <__assert_fail@plt+0x173c4>
   1b22c:	ldr	r0, [r6]
   1b230:	cmp	r0, #0
   1b234:	beq	1b39c <__assert_fail@plt+0x9ee8>
   1b238:	ldr	r4, [r0, #8]
   1b23c:	cmp	r4, r6
   1b240:	mov	r6, r0
   1b244:	beq	1b1e0 <__assert_fail@plt+0x9d2c>
   1b248:	cmp	r4, #0
   1b24c:	mov	r6, r0
   1b250:	beq	1b1e0 <__assert_fail@plt+0x9d2c>
   1b254:	b	1b1c4 <__assert_fail@plt+0x9d10>
   1b258:	movw	r6, #255	; 0xff
   1b25c:	mov	r1, r9
   1b260:	movt	r6, #4
   1b264:	mov	r7, r5
   1b268:	ldr	r5, [r5, #4]
   1b26c:	cmp	r5, #0
   1b270:	bne	1b264 <__assert_fail@plt+0x9db0>
   1b274:	ldr	r5, [r7, #8]
   1b278:	cmp	r5, #0
   1b27c:	bne	1b264 <__assert_fail@plt+0x9db0>
   1b280:	ldr	r0, [r7, #24]
   1b284:	and	r0, r0, r6
   1b288:	cmp	r0, #3
   1b28c:	beq	1b2c4 <__assert_fail@plt+0x9e10>
   1b290:	cmp	r0, #6
   1b294:	bne	1b2d0 <__assert_fail@plt+0x9e1c>
   1b298:	ldr	r5, [r7, #20]
   1b29c:	ldr	r0, [r5]
   1b2a0:	bl	28878 <__assert_fail@plt+0x173c4>
   1b2a4:	ldr	r0, [r5, #4]
   1b2a8:	bl	28878 <__assert_fail@plt+0x173c4>
   1b2ac:	ldr	r0, [r5, #8]
   1b2b0:	bl	28878 <__assert_fail@plt+0x173c4>
   1b2b4:	ldr	r0, [r5, #12]
   1b2b8:	bl	28878 <__assert_fail@plt+0x173c4>
   1b2bc:	mov	r0, r5
   1b2c0:	b	1b2c8 <__assert_fail@plt+0x9e14>
   1b2c4:	ldr	r0, [r7, #20]
   1b2c8:	bl	28878 <__assert_fail@plt+0x173c4>
   1b2cc:	mov	r1, r9
   1b2d0:	ldr	r0, [r7]
   1b2d4:	cmp	r0, #0
   1b2d8:	beq	1b2fc <__assert_fail@plt+0x9e48>
   1b2dc:	ldr	r5, [r0, #8]
   1b2e0:	cmp	r5, r7
   1b2e4:	mov	r7, r0
   1b2e8:	beq	1b280 <__assert_fail@plt+0x9dcc>
   1b2ec:	cmp	r5, #0
   1b2f0:	mov	r7, r0
   1b2f4:	beq	1b280 <__assert_fail@plt+0x9dcc>
   1b2f8:	b	1b264 <__assert_fail@plt+0x9db0>
   1b2fc:	mov	r5, r4
   1b300:	ldr	r4, [r4, #4]
   1b304:	cmp	r4, #0
   1b308:	bne	1b2fc <__assert_fail@plt+0x9e48>
   1b30c:	ldr	r4, [r5, #8]
   1b310:	cmp	r4, #0
   1b314:	bne	1b2fc <__assert_fail@plt+0x9e48>
   1b318:	ldr	r0, [r5, #24]
   1b31c:	and	r0, r0, r6
   1b320:	cmp	r0, #3
   1b324:	beq	1b35c <__assert_fail@plt+0x9ea8>
   1b328:	cmp	r0, #6
   1b32c:	bne	1b368 <__assert_fail@plt+0x9eb4>
   1b330:	ldr	r4, [r5, #20]
   1b334:	ldr	r0, [r4]
   1b338:	bl	28878 <__assert_fail@plt+0x173c4>
   1b33c:	ldr	r0, [r4, #4]
   1b340:	bl	28878 <__assert_fail@plt+0x173c4>
   1b344:	ldr	r0, [r4, #8]
   1b348:	bl	28878 <__assert_fail@plt+0x173c4>
   1b34c:	ldr	r0, [r4, #12]
   1b350:	bl	28878 <__assert_fail@plt+0x173c4>
   1b354:	mov	r0, r4
   1b358:	b	1b360 <__assert_fail@plt+0x9eac>
   1b35c:	ldr	r0, [r5, #20]
   1b360:	bl	28878 <__assert_fail@plt+0x173c4>
   1b364:	mov	r1, r9
   1b368:	ldr	r0, [r5]
   1b36c:	cmp	r0, #0
   1b370:	beq	1b394 <__assert_fail@plt+0x9ee0>
   1b374:	ldr	r4, [r0, #8]
   1b378:	cmp	r4, r5
   1b37c:	mov	r5, r0
   1b380:	beq	1b318 <__assert_fail@plt+0x9e64>
   1b384:	cmp	r4, #0
   1b388:	mov	r5, r0
   1b38c:	beq	1b318 <__assert_fail@plt+0x9e64>
   1b390:	b	1b2fc <__assert_fail@plt+0x9e48>
   1b394:	mov	r0, #12
   1b398:	str	r0, [r1]
   1b39c:	mov	r4, #0
   1b3a0:	mov	r0, r4
   1b3a4:	sub	sp, fp, #28
   1b3a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3ac:	nop	{0}
   1b3b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3b4:	add	fp, sp, #28
   1b3b8:	sub	sp, sp, #148	; 0x94
   1b3bc:	str	r0, [sp, #24]
   1b3c0:	ldr	r0, [r2, #4]
   1b3c4:	mov	r7, r1
   1b3c8:	mov	lr, r2
   1b3cc:	mvn	r1, #0
   1b3d0:	mov	r6, r3
   1b3d4:	mov	sl, #0
   1b3d8:	ldr	r2, [fp, #12]
   1b3dc:	ldr	r8, [r7]
   1b3e0:	uxtab	r1, r1, r0
   1b3e4:	cmp	r1, #35	; 0x23
   1b3e8:	str	r2, [sp, #16]
   1b3ec:	str	lr, [sp, #44]	; 0x2c
   1b3f0:	bhi	1b51c <__assert_fail@plt+0xa068>
   1b3f4:	add	r2, pc, #0
   1b3f8:	ldr	pc, [r2, r1, lsl #2]
   1b3fc:	ldrdeq	fp, [r1], -r8
   1b400:	andeq	sp, r1, r8, lsr #3
   1b404:	andeq	fp, r1, ip, lsl r5
   1b408:	andeq	fp, r1, r0, lsr #11
   1b40c:	andeq	fp, r1, r0, lsr #12
   1b410:	andeq	fp, r1, ip, lsl r5
   1b414:	andeq	fp, r1, ip, lsl r5
   1b418:	andeq	fp, r1, r8, lsl #13
   1b41c:	andeq	fp, r1, ip, lsr #10
   1b420:	andeq	sp, r1, r8, lsr #3
   1b424:	andeq	fp, r1, ip, lsl r5
   1b428:	andeq	fp, r1, r0, lsl r7
   1b42c:	andeq	fp, r1, ip, lsl r5
   1b430:	andeq	fp, r1, ip, lsl r5
   1b434:	andeq	fp, r1, ip, lsl r5
   1b438:	andeq	fp, r1, ip, lsl r5
   1b43c:	andeq	fp, r1, ip, lsl r5
   1b440:	andeq	fp, r1, ip, lsl r5
   1b444:	andeq	fp, r1, ip, lsl r5
   1b448:	andeq	fp, r1, r8, lsr #19
   1b44c:	andeq	fp, r1, ip, lsl r5
   1b450:	andeq	fp, r1, ip, lsl r5
   1b454:	andeq	fp, r1, r4, lsl r5
   1b458:	andeq	fp, r1, ip, lsr r5
   1b45c:	andeq	fp, r1, ip, lsl r5
   1b460:	andeq	fp, r1, ip, lsl r5
   1b464:	andeq	fp, r1, ip, lsl r5
   1b468:	andeq	fp, r1, ip, lsl r5
   1b46c:	andeq	fp, r1, ip, lsl r5
   1b470:	andeq	fp, r1, ip, lsl r5
   1b474:	andeq	fp, r1, ip, lsl r5
   1b478:	andeq	fp, r1, ip, lsl #9
   1b47c:	andeq	fp, r1, ip, lsl #9
   1b480:			; <UNDEFINED> instruction: 0x0001b4b0
   1b484:			; <UNDEFINED> instruction: 0x0001b4b0
   1b488:	andeq	fp, r1, r0, lsr #19
   1b48c:	ldr	r1, [sp, #24]
   1b490:	mvn	r2, #32
   1b494:	movw	r3, #38529	; 0x9681
   1b498:	uxtab	r0, r2, r0
   1b49c:	movw	r2, #40030	; 0x9c5e
   1b4a0:	movt	r3, #2
   1b4a4:	clz	r0, r0
   1b4a8:	movt	r2, #2
   1b4ac:	b	1b4d0 <__assert_fail@plt+0xa01c>
   1b4b0:	ldr	r1, [sp, #24]
   1b4b4:	mvn	r2, #34	; 0x22
   1b4b8:	movw	r3, #38870	; 0x97d6
   1b4bc:	uxtab	r0, r2, r0
   1b4c0:	movw	r2, #40036	; 0x9c64
   1b4c4:	movt	r3, #2
   1b4c8:	clz	r0, r0
   1b4cc:	movt	r2, #2
   1b4d0:	lsr	r0, r0, #5
   1b4d4:	ldr	r1, [r1, #64]	; 0x40
   1b4d8:	str	r0, [sp]
   1b4dc:	ldr	r4, [sp, #16]
   1b4e0:	str	r4, [sp, #4]
   1b4e4:	mov	r0, r8
   1b4e8:	bl	1d7ec <__assert_fail@plt+0xc338>
   1b4ec:	mov	r7, r0
   1b4f0:	cmp	r0, #0
   1b4f4:	bne	1b50c <__assert_fail@plt+0xa058>
   1b4f8:	ldr	r0, [r4]
   1b4fc:	cmp	r0, #0
   1b500:	ldr	lr, [sp, #44]	; 0x2c
   1b504:	beq	1c444 <__assert_fail@plt+0xaf90>
   1b508:	b	1d1a8 <__assert_fail@plt+0xbcf4>
   1b50c:	ldr	lr, [sp, #44]	; 0x2c
   1b510:	b	1c444 <__assert_fail@plt+0xaf90>
   1b514:	tst	r6, #16777216	; 0x1000000
   1b518:	bne	1b598 <__assert_fail@plt+0xa0e4>
   1b51c:	tst	r6, #32
   1b520:	bne	1b598 <__assert_fail@plt+0xa0e4>
   1b524:	tst	r6, #16
   1b528:	bne	1ba24 <__assert_fail@plt+0xa570>
   1b52c:	tst	r6, #131072	; 0x20000
   1b530:	uxtbeq	r1, r0
   1b534:	cmpeq	r1, #9
   1b538:	beq	1ba6c <__assert_fail@plt+0xa5b8>
   1b53c:	mov	r1, #1
   1b540:	bfi	r0, r1, #0, #8
   1b544:	str	r0, [lr, #4]
   1b548:	ldr	r1, [r8, #64]	; 0x40
   1b54c:	cmp	r1, #31
   1b550:	beq	1d300 <__assert_fail@plt+0xbe4c>
   1b554:	ldr	r0, [r8, #56]	; 0x38
   1b558:	add	r2, r1, #1
   1b55c:	add	r7, r0, r1, lsl #5
   1b560:	mov	r0, #0
   1b564:	str	r2, [r8, #64]	; 0x40
   1b568:	str	r0, [r7, #4]!
   1b56c:	str	r0, [r7, #4]
   1b570:	str	r0, [r7, #8]
   1b574:	ldm	lr, {r1, r2}
   1b578:	str	r0, [r7, #12]
   1b57c:	str	r0, [r7, #16]
   1b580:	mvn	r0, #0
   1b584:	str	r0, [r7, #28]
   1b588:	bic	r0, r2, #786432	; 0xc0000
   1b58c:	str	r1, [r7, #20]
   1b590:	str	r0, [r7, #24]
   1b594:	b	1c444 <__assert_fail@plt+0xaf90>
   1b598:	mov	r0, #13
   1b59c:	b	1c348 <__assert_fail@plt+0xae94>
   1b5a0:	ldr	r0, [lr]
   1b5a4:	ldr	r2, [r8, #84]	; 0x54
   1b5a8:	mov	r1, #1
   1b5ac:	tst	r2, r1, lsl r0
   1b5b0:	beq	1d344 <__assert_fail@plt+0xbe90>
   1b5b4:	lsl	r0, r1, r0
   1b5b8:	ldr	r1, [r8, #64]	; 0x40
   1b5bc:	ldr	r2, [r8, #80]	; 0x50
   1b5c0:	orr	r0, r2, r0
   1b5c4:	cmp	r1, #31
   1b5c8:	str	r0, [r8, #80]	; 0x50
   1b5cc:	beq	1d3bc <__assert_fail@plt+0xbf08>
   1b5d0:	ldr	r0, [r8, #56]	; 0x38
   1b5d4:	add	r2, r1, #1
   1b5d8:	add	r7, r0, r1, lsl #5
   1b5dc:	mov	r0, #0
   1b5e0:	str	r2, [r8, #64]	; 0x40
   1b5e4:	str	r0, [r7, #4]!
   1b5e8:	str	r0, [r7, #4]
   1b5ec:	str	r0, [r7, #8]
   1b5f0:	ldm	lr, {r1, r2}
   1b5f4:	str	r0, [r7, #12]
   1b5f8:	str	r0, [r7, #16]
   1b5fc:	mvn	r0, #0
   1b600:	str	r0, [r7, #28]
   1b604:	bic	r0, r2, #786432	; 0xc0000
   1b608:	str	r1, [r7, #20]
   1b60c:	str	r0, [r7, #24]
   1b610:	ldr	r0, [r8, #76]	; 0x4c
   1b614:	add	r0, r0, #1
   1b618:	str	r0, [r8, #76]	; 0x4c
   1b61c:	b	1b678 <__assert_fail@plt+0xa1c4>
   1b620:	ldr	r1, [r8, #64]	; 0x40
   1b624:	cmp	r1, #31
   1b628:	beq	1d34c <__assert_fail@plt+0xbe98>
   1b62c:	ldr	r0, [r8, #56]	; 0x38
   1b630:	add	r2, r1, #1
   1b634:	add	r7, r0, r1, lsl #5
   1b638:	mov	r0, #0
   1b63c:	str	r2, [r8, #64]	; 0x40
   1b640:	str	r0, [r7, #4]!
   1b644:	str	r0, [r7, #4]
   1b648:	str	r0, [r7, #8]
   1b64c:	ldm	lr, {r1, r2}
   1b650:	str	r0, [r7, #12]
   1b654:	str	r0, [r7, #16]
   1b658:	mvn	r0, #0
   1b65c:	str	r0, [r7, #28]
   1b660:	bic	r0, r2, #786432	; 0xc0000
   1b664:	str	r1, [r7, #20]
   1b668:	str	r0, [r7, #24]
   1b66c:	ldr	r0, [r8, #92]	; 0x5c
   1b670:	cmp	r0, #2
   1b674:	blt	1c444 <__assert_fail@plt+0xaf90>
   1b678:	ldrb	r0, [r8, #88]	; 0x58
   1b67c:	orr	r0, r0, #2
   1b680:	strb	r0, [r8, #88]	; 0x58
   1b684:	b	1c444 <__assert_fail@plt+0xaf90>
   1b688:	ldr	r4, [r7, #24]
   1b68c:	mov	sl, r6
   1b690:	orr	r2, r6, #8388608	; 0x800000
   1b694:	ldr	r6, [sp, #24]
   1b698:	ldr	r5, [fp, #8]
   1b69c:	add	r0, r4, #1
   1b6a0:	mov	r1, r6
   1b6a4:	str	r0, [r7, #24]
   1b6a8:	mov	r0, lr
   1b6ac:	bl	1a82c <__assert_fail@plt+0x9378>
   1b6b0:	ldr	r1, [r6, #40]	; 0x28
   1b6b4:	ldr	lr, [sp, #44]	; 0x2c
   1b6b8:	mov	r9, #0
   1b6bc:	add	r0, r1, r0
   1b6c0:	str	r0, [r6, #40]	; 0x28
   1b6c4:	ldrb	r0, [lr, #4]
   1b6c8:	cmp	r0, #9
   1b6cc:	beq	1c3d8 <__assert_fail@plt+0xaf24>
   1b6d0:	add	r0, r5, #1
   1b6d4:	mov	r1, r7
   1b6d8:	mov	r2, lr
   1b6dc:	mov	r3, sl
   1b6e0:	mov	r6, lr
   1b6e4:	str	r0, [sp]
   1b6e8:	ldr	r5, [sp, #16]
   1b6ec:	str	r5, [sp, #4]
   1b6f0:	ldr	r0, [sp, #24]
   1b6f4:	bl	1a5bc <__assert_fail@plt+0x9108>
   1b6f8:	mov	r9, r0
   1b6fc:	ldr	r0, [r5]
   1b700:	cmp	r0, #0
   1b704:	beq	1c3c8 <__assert_fail@plt+0xaf14>
   1b708:	mov	sl, #0
   1b70c:	b	1d1a8 <__assert_fail@plt+0xbcf4>
   1b710:	ldr	r0, [lr]
   1b714:	ldr	r7, [sp, #24]
   1b718:	movw	r1, #783	; 0x30f
   1b71c:	tst	r0, r1
   1b720:	beq	1b768 <__assert_fail@plt+0xa2b4>
   1b724:	ldrb	r0, [r8, #88]	; 0x58
   1b728:	tst	r0, #16
   1b72c:	bne	1b764 <__assert_fail@plt+0xa2b0>
   1b730:	orr	r1, r0, #16
   1b734:	tst	r0, #8
   1b738:	strb	r1, [r8, #88]	; 0x58
   1b73c:	bne	1d618 <__assert_fail@plt+0xc164>
   1b740:	add	r1, pc, #824	; 0x338
   1b744:	tst	r0, #4
   1b748:	vld1.64	{d16-d17}, [r1 :128]
   1b74c:	add	r1, r8, #96	; 0x60
   1b750:	vst1.32	{d16-d17}, [r1]
   1b754:	beq	1d624 <__assert_fail@plt+0xc170>
   1b758:	vmov.i32	q8, #0	; 0x00000000
   1b75c:	add	r0, r8, #112	; 0x70
   1b760:	vst1.32	{d16-d17}, [r0]
   1b764:	ldr	r0, [lr]
   1b768:	cmp	r0, #512	; 0x200
   1b76c:	beq	1c23c <__assert_fail@plt+0xad88>
   1b770:	cmp	r0, #256	; 0x100
   1b774:	bne	1c354 <__assert_fail@plt+0xaea0>
   1b778:	mov	r0, #6
   1b77c:	mov	r4, r8
   1b780:	str	r0, [lr]
   1b784:	ldr	r1, [r4, #64]!	; 0x40
   1b788:	cmp	r1, #31
   1b78c:	beq	1d56c <__assert_fail@plt+0xc0b8>
   1b790:	ldr	r0, [r8, #56]	; 0x38
   1b794:	add	r2, r1, #1
   1b798:	add	r5, r0, r1, lsl #5
   1b79c:	mov	r0, #0
   1b7a0:	str	r2, [r4]
   1b7a4:	str	r0, [r5, #4]!
   1b7a8:	str	r0, [r5, #4]
   1b7ac:	str	r0, [r5, #8]
   1b7b0:	ldm	lr, {r1, r2}
   1b7b4:	str	r0, [r5, #12]
   1b7b8:	str	r0, [r5, #16]
   1b7bc:	mvn	r0, #0
   1b7c0:	str	r0, [r5, #28]
   1b7c4:	bic	r0, r2, #786432	; 0xc0000
   1b7c8:	str	r1, [r5, #20]
   1b7cc:	str	r0, [r5, #24]
   1b7d0:	mov	r0, #9
   1b7d4:	b	1c298 <__assert_fail@plt+0xade4>
   1b7d8:	ldr	r1, [r8, #64]	; 0x40
   1b7dc:	cmp	r1, #31
   1b7e0:	beq	1d378 <__assert_fail@plt+0xbec4>
   1b7e4:	ldr	r0, [r8, #56]	; 0x38
   1b7e8:	ldr	r3, [sp, #24]
   1b7ec:	add	r2, r1, #1
   1b7f0:	add	r4, r0, r1, lsl #5
   1b7f4:	mov	r0, #0
   1b7f8:	str	r2, [r8, #64]	; 0x40
   1b7fc:	str	r0, [r4, #4]!
   1b800:	str	r0, [r4, #4]
   1b804:	str	r0, [r4, #8]
   1b808:	ldm	lr, {r1, r2}
   1b80c:	str	r0, [r4, #12]
   1b810:	str	r0, [r4, #16]
   1b814:	mvn	r0, #0
   1b818:	str	r0, [r4, #28]
   1b81c:	bic	r0, r2, #786432	; 0xc0000
   1b820:	str	r1, [r4, #20]
   1b824:	str	r0, [r4, #24]
   1b828:	ldr	r0, [r8, #92]	; 0x5c
   1b82c:	cmp	r0, #2
   1b830:	blt	1ba64 <__assert_fail@plt+0xa5b0>
   1b834:	ldr	r0, [r3, #40]	; 0x28
   1b838:	ldr	r1, [r3, #56]	; 0x38
   1b83c:	cmp	r1, r0
   1b840:	ble	1ba64 <__assert_fail@plt+0xa5b0>
   1b844:	mov	r5, #0
   1b848:	mvn	sl, #0
   1b84c:	mov	r9, r6
   1b850:	ldr	r6, [sp, #24]
   1b854:	ldr	r1, [r6, #28]
   1b858:	cmp	r0, r1
   1b85c:	beq	1d1b4 <__assert_fail@plt+0xbd00>
   1b860:	ldr	r1, [r6, #8]
   1b864:	ldr	r0, [r1, r0, lsl #2]
   1b868:	cmn	r0, #1
   1b86c:	bne	1d1b4 <__assert_fail@plt+0xbd00>
   1b870:	mov	r0, lr
   1b874:	mov	r1, r6
   1b878:	mov	r2, r9
   1b87c:	bl	1a82c <__assert_fail@plt+0x9378>
   1b880:	ldr	r1, [r6, #40]	; 0x28
   1b884:	add	r0, r1, r0
   1b888:	str	r0, [r6, #40]	; 0x28
   1b88c:	ldr	r1, [r8, #64]	; 0x40
   1b890:	cmp	r1, #31
   1b894:	beq	1b940 <__assert_fail@plt+0xa48c>
   1b898:	ldr	r0, [r8, #56]	; 0x38
   1b89c:	ldr	lr, [sp, #44]	; 0x2c
   1b8a0:	add	r2, r1, #1
   1b8a4:	add	r6, r0, r1, lsl #5
   1b8a8:	str	r2, [r8, #64]	; 0x40
   1b8ac:	str	r5, [r6, #4]!
   1b8b0:	str	r5, [r6, #4]
   1b8b4:	str	r5, [r6, #8]
   1b8b8:	ldm	lr, {r0, r1}
   1b8bc:	str	r5, [r6, #12]
   1b8c0:	str	r5, [r6, #16]
   1b8c4:	str	sl, [r6, #28]
   1b8c8:	str	r0, [r6, #20]
   1b8cc:	bic	r0, r1, #786432	; 0xc0000
   1b8d0:	str	r0, [r6, #24]
   1b8d4:	ldr	r1, [r8, #64]	; 0x40
   1b8d8:	cmp	r1, #31
   1b8dc:	beq	1b968 <__assert_fail@plt+0xa4b4>
   1b8e0:	ldr	r0, [r8, #56]	; 0x38
   1b8e4:	add	r2, r1, #1
   1b8e8:	add	r7, r0, r1, lsl #5
   1b8ec:	mov	r0, #16
   1b8f0:	cmp	r6, #0
   1b8f4:	str	r2, [r8, #64]	; 0x40
   1b8f8:	str	r5, [r7, #4]!
   1b8fc:	stmib	r7, {r4, r6}
   1b900:	str	r5, [r7, #12]
   1b904:	str	r5, [r7, #16]
   1b908:	str	r5, [r7, #20]
   1b90c:	str	r0, [r7, #24]
   1b910:	str	sl, [r7, #28]
   1b914:	str	r7, [r4]
   1b918:	beq	1d604 <__assert_fail@plt+0xc150>
   1b91c:	ldr	r1, [sp, #24]
   1b920:	str	r7, [r6]
   1b924:	mov	r4, r7
   1b928:	mov	r6, r9
   1b92c:	ldr	r0, [r1, #40]	; 0x28
   1b930:	ldr	r1, [r1, #56]	; 0x38
   1b934:	cmp	r1, r0
   1b938:	bgt	1b84c <__assert_fail@plt+0xa398>
   1b93c:	b	1c444 <__assert_fail@plt+0xaf90>
   1b940:	mov	r0, #996	; 0x3e4
   1b944:	bl	286b0 <__assert_fail@plt+0x171fc>
   1b948:	cmp	r0, #0
   1b94c:	beq	1b994 <__assert_fail@plt+0xa4e0>
   1b950:	ldr	r1, [r8, #56]	; 0x38
   1b954:	str	r1, [r0]
   1b958:	mov	r1, #0
   1b95c:	str	r1, [r8, #64]	; 0x40
   1b960:	str	r0, [r8, #56]	; 0x38
   1b964:	b	1b89c <__assert_fail@plt+0xa3e8>
   1b968:	mov	r0, #996	; 0x3e4
   1b96c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1b970:	ldr	lr, [sp, #44]	; 0x2c
   1b974:	cmp	r0, #0
   1b978:	beq	1d604 <__assert_fail@plt+0xc150>
   1b97c:	ldr	r1, [r8, #56]	; 0x38
   1b980:	str	r1, [r0]
   1b984:	mov	r1, #0
   1b988:	str	r1, [r8, #64]	; 0x40
   1b98c:	str	r0, [r8, #56]	; 0x38
   1b990:	b	1b8e4 <__assert_fail@plt+0xa430>
   1b994:	ldr	lr, [sp, #44]	; 0x2c
   1b998:	mov	r6, #0
   1b99c:	b	1b8d4 <__assert_fail@plt+0xa420>
   1b9a0:	mov	r0, #5
   1b9a4:	b	1c348 <__assert_fail@plt+0xae94>
   1b9a8:	mov	sl, #0
   1b9ac:	mov	r0, #32
   1b9b0:	mov	r1, #1
   1b9b4:	str	sl, [fp, #-32]	; 0xffffffe0
   1b9b8:	bl	2865c <__assert_fail@plt+0x171a8>
   1b9bc:	mov	r4, r0
   1b9c0:	mov	r0, #40	; 0x28
   1b9c4:	mov	r1, #1
   1b9c8:	bl	2865c <__assert_fail@plt+0x171a8>
   1b9cc:	mov	r5, r0
   1b9d0:	cmp	r4, #0
   1b9d4:	cmpne	r5, #0
   1b9d8:	beq	1d3a8 <__assert_fail@plt+0xbef4>
   1b9dc:	str	r5, [sp, #48]	; 0x30
   1b9e0:	mov	r2, r6
   1b9e4:	ldr	r5, [sp, #44]	; 0x2c
   1b9e8:	ldr	r7, [sp, #24]
   1b9ec:	mov	r0, r5
   1b9f0:	mov	r1, r7
   1b9f4:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1b9f8:	mov	r3, r0
   1b9fc:	ldr	r0, [r5, #4]
   1ba00:	mov	r2, r5
   1ba04:	uxtb	r1, r0
   1ba08:	cmp	r1, #25
   1ba0c:	beq	1ba90 <__assert_fail@plt+0xa5dc>
   1ba10:	ldr	sl, [sp, #48]	; 0x30
   1ba14:	cmp	r1, #2
   1ba18:	beq	1d33c <__assert_fail@plt+0xbe88>
   1ba1c:	mov	r1, #0
   1ba20:	b	1bae8 <__assert_fail@plt+0xa634>
   1ba24:	ldr	r4, [sp, #24]
   1ba28:	mov	r0, lr
   1ba2c:	mov	r2, r6
   1ba30:	mov	r5, lr
   1ba34:	mov	r1, r4
   1ba38:	bl	1a82c <__assert_fail@plt+0x9378>
   1ba3c:	ldr	r1, [r4, #40]	; 0x28
   1ba40:	mov	r2, r5
   1ba44:	mov	r3, r6
   1ba48:	add	r0, r1, r0
   1ba4c:	mov	r1, r7
   1ba50:	str	r0, [r4, #40]	; 0x28
   1ba54:	mov	r0, r4
   1ba58:	sub	sp, fp, #28
   1ba5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ba60:	b	1b3b0 <__assert_fail@plt+0x9efc>
   1ba64:	mov	r7, r4
   1ba68:	b	1c444 <__assert_fail@plt+0xaf90>
   1ba6c:	mov	r0, #16
   1ba70:	b	1c348 <__assert_fail@plt+0xae94>
   1ba74:	nop	{0}
   1ba78:	nop	{0}
   1ba7c:	nop	{0}
   1ba80:	andeq	r0, r0, r0
   1ba84:	mvnseq	r0, #0
   1ba88:			; <UNDEFINED> instruction: 0x87fffffe
   1ba8c:			; <UNDEFINED> instruction: 0x07fffffe
   1ba90:	ldr	sl, [sp, #48]	; 0x30
   1ba94:	tst	r6, #256	; 0x100
   1ba98:	mov	r1, r7
   1ba9c:	ldrb	r0, [sl, #16]
   1baa0:	orr	r0, r0, #1
   1baa4:	strb	r0, [sl, #16]
   1baa8:	ldrne	r0, [r4]
   1baac:	orrne	r0, r0, #1024	; 0x400
   1bab0:	strne	r0, [r4]
   1bab4:	ldr	r0, [r7, #40]	; 0x28
   1bab8:	add	r0, r0, r3
   1babc:	str	r0, [r7, #40]	; 0x28
   1bac0:	mov	r0, r2
   1bac4:	mov	r2, r6
   1bac8:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1bacc:	ldr	r2, [sp, #44]	; 0x2c
   1bad0:	mov	r3, r0
   1bad4:	ldr	r0, [r2, #4]
   1bad8:	uxtb	r1, r0
   1badc:	cmp	r1, #2
   1bae0:	beq	1d33c <__assert_fail@plt+0xbe88>
   1bae4:	mov	r1, #1
   1bae8:	str	r1, [sp, #36]	; 0x24
   1baec:	uxtb	r1, r0
   1baf0:	str	r4, [sp, #52]	; 0x34
   1baf4:	str	r6, [sp, #40]	; 0x28
   1baf8:	cmp	r1, #21
   1bafc:	ldr	r5, [sp, #40]	; 0x28
   1bb00:	moveq	r1, #1
   1bb04:	bfieq	r0, r1, #0, #8
   1bb08:	mov	r1, r7
   1bb0c:	streq	r0, [r2, #4]
   1bb10:	mov	r0, #3
   1bb14:	str	r0, [fp, #-40]	; 0xffffffd8
   1bb18:	sub	r0, fp, #80	; 0x50
   1bb1c:	str	r0, [fp, #-36]	; 0xffffffdc
   1bb20:	mov	r0, #1
   1bb24:	str	r5, [sp]
   1bb28:	str	r0, [sp, #4]
   1bb2c:	sub	r0, fp, #40	; 0x28
   1bb30:	bl	1dd20 <__assert_fail@plt+0xc86c>
   1bb34:	cmp	r0, #0
   1bb38:	bne	1d32c <__assert_fail@plt+0xbe78>
   1bb3c:	and	r0, r5, #65536	; 0x10000
   1bb40:	str	r0, [sp, #32]
   1bb44:	mov	r0, #0
   1bb48:	str	r0, [sp, #28]
   1bb4c:	mov	r0, #0
   1bb50:	str	r0, [sp, #20]
   1bb54:	ldr	r6, [sp, #24]
   1bb58:	ldr	r7, [sp, #44]	; 0x2c
   1bb5c:	mov	r0, r7
   1bb60:	mov	r1, r6
   1bb64:	mov	r2, r5
   1bb68:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1bb6c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   1bb70:	ldr	r4, [sp, #52]	; 0x34
   1bb74:	mov	r9, r0
   1bb78:	cmp	r5, #2
   1bb7c:	beq	1bd48 <__assert_fail@plt+0xa894>
   1bb80:	cmp	r5, #4
   1bb84:	bne	1bbc4 <__assert_fail@plt+0xa710>
   1bb88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bb8c:	ldr	r0, [r6, #64]	; 0x40
   1bb90:	mov	r2, sl
   1bb94:	sub	r3, fp, #32
   1bb98:	str	r1, [sp]
   1bb9c:	ldr	r1, [sp, #40]	; 0x28
   1bba0:	str	r1, [sp, #4]
   1bba4:	mov	r1, r4
   1bba8:	bl	1dfe4 <__assert_fail@plt+0xcb30>
   1bbac:	ldr	r1, [sp, #16]
   1bbb0:	ldr	lr, [sp, #44]	; 0x2c
   1bbb4:	cmp	r0, #0
   1bbb8:	str	r0, [r1]
   1bbbc:	beq	1bd88 <__assert_fail@plt+0xa8d4>
   1bbc0:	b	1d3fc <__assert_fail@plt+0xbf48>
   1bbc4:	ldr	lr, [sp, #44]	; 0x2c
   1bbc8:	mov	r7, r9
   1bbcc:	mov	r9, #7
   1bbd0:	ldrb	r0, [lr, #4]
   1bbd4:	cmp	r0, #22
   1bbd8:	beq	1bbe8 <__assert_fail@plt+0xa734>
   1bbdc:	cmp	r0, #2
   1bbe0:	bne	1bd00 <__assert_fail@plt+0xa84c>
   1bbe4:	b	1d3ec <__assert_fail@plt+0xbf38>
   1bbe8:	ldr	r4, [sp, #24]
   1bbec:	ldr	r2, [sp, #40]	; 0x28
   1bbf0:	mov	r6, r7
   1bbf4:	ldr	r0, [r4, #40]	; 0x28
   1bbf8:	mov	r1, r4
   1bbfc:	add	r0, r0, r7
   1bc00:	str	r0, [r4, #40]	; 0x28
   1bc04:	add	r0, sp, #56	; 0x38
   1bc08:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1bc0c:	mov	r3, r0
   1bc10:	ldrb	r0, [sp, #60]	; 0x3c
   1bc14:	cmp	r0, #21
   1bc18:	beq	1bce8 <__assert_fail@plt+0xa834>
   1bc1c:	cmp	r0, #2
   1bc20:	beq	1d3ec <__assert_fail@plt+0xbf38>
   1bc24:	ldr	r7, [sp, #40]	; 0x28
   1bc28:	mov	r0, #3
   1bc2c:	add	r2, sp, #56	; 0x38
   1bc30:	str	r0, [fp, #-48]	; 0xffffffd0
   1bc34:	add	r0, sp, #64	; 0x40
   1bc38:	str	r0, [fp, #-44]	; 0xffffffd4
   1bc3c:	mov	r0, #1
   1bc40:	str	r0, [sp, #4]
   1bc44:	sub	r0, fp, #48	; 0x30
   1bc48:	str	r7, [sp]
   1bc4c:	ldr	r4, [sp, #24]
   1bc50:	mov	r1, r4
   1bc54:	bl	1dd20 <__assert_fail@plt+0xc86c>
   1bc58:	cmp	r0, #0
   1bc5c:	bne	1d32c <__assert_fail@plt+0xbe78>
   1bc60:	ldr	r0, [sp, #44]	; 0x2c
   1bc64:	mov	r1, r4
   1bc68:	mov	r2, r7
   1bc6c:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1bc70:	ldr	r4, [fp, #-48]	; 0xffffffd0
   1bc74:	mov	r9, #11
   1bc78:	str	r0, [sp, #12]
   1bc7c:	cmp	r4, #2
   1bc80:	cmpne	r4, #4
   1bc84:	beq	1d3ec <__assert_fail@plt+0xbf38>
   1bc88:	cmp	r5, #3
   1bc8c:	bne	1bca0 <__assert_fail@plt+0xa7ec>
   1bc90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bc94:	bl	11394 <strlen@plt>
   1bc98:	cmp	r0, #1
   1bc9c:	bhi	1d3e8 <__assert_fail@plt+0xbf34>
   1bca0:	cmp	r4, #3
   1bca4:	bne	1bcb8 <__assert_fail@plt+0xa804>
   1bca8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bcac:	bl	11394 <strlen@plt>
   1bcb0:	cmp	r0, #1
   1bcb4:	bhi	1d3e8 <__assert_fail@plt+0xbf34>
   1bcb8:	ldr	lr, [sp, #44]	; 0x2c
   1bcbc:	cmp	r5, #3
   1bcc0:	beq	1be3c <__assert_fail@plt+0xa988>
   1bcc4:	mov	r7, #0
   1bcc8:	cmp	r5, #0
   1bccc:	ldrbeq	r7, [fp, #-36]	; 0xffffffdc
   1bcd0:	cmp	r4, #3
   1bcd4:	beq	1be4c <__assert_fail@plt+0xa998>
   1bcd8:	mov	sl, #0
   1bcdc:	cmp	r4, #0
   1bce0:	ldrbeq	sl, [fp, #-44]	; 0xffffffd4
   1bce4:	b	1be54 <__assert_fail@plt+0xa9a0>
   1bce8:	ldr	r0, [r4, #40]	; 0x28
   1bcec:	ldr	lr, [sp, #44]	; 0x2c
   1bcf0:	sub	r0, r0, r6
   1bcf4:	str	r0, [r4, #40]	; 0x28
   1bcf8:	mov	r0, #1
   1bcfc:	strb	r0, [lr, #4]
   1bd00:	cmp	r5, #1
   1bd04:	beq	1bde0 <__assert_fail@plt+0xa92c>
   1bd08:	ldr	r6, [sp, #24]
   1bd0c:	ldr	r4, [sp, #52]	; 0x34
   1bd10:	ldr	sl, [sp, #48]	; 0x30
   1bd14:	cmp	r5, #2
   1bd18:	mov	r9, r7
   1bd1c:	beq	1bd48 <__assert_fail@plt+0xa894>
   1bd20:	cmp	r5, #3
   1bd24:	bne	1be18 <__assert_fail@plt+0xa964>
   1bd28:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1bd2c:	mov	r0, r7
   1bd30:	bl	11394 <strlen@plt>
   1bd34:	cmp	r0, #1
   1bd38:	mov	r3, #1
   1bd3c:	bne	1d3e8 <__assert_fail@plt+0xbf34>
   1bd40:	ldrb	r0, [r7]
   1bd44:	b	1bd64 <__assert_fail@plt+0xa8b0>
   1bd48:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1bd4c:	mov	r0, r7
   1bd50:	bl	11394 <strlen@plt>
   1bd54:	cmp	r0, #1
   1bd58:	bne	1d3e8 <__assert_fail@plt+0xbf34>
   1bd5c:	ldrb	r0, [r7]
   1bd60:	mov	r3, #1
   1bd64:	ubfx	r1, r0, #5, #3
   1bd68:	and	r0, r0, #31
   1bd6c:	ldr	r2, [r4, r1, lsl #2]
   1bd70:	orr	r0, r2, r3, lsl r0
   1bd74:	str	r0, [r4, r1, lsl #2]
   1bd78:	mov	r1, #0
   1bd7c:	ldr	r0, [sp, #16]
   1bd80:	ldr	lr, [sp, #44]	; 0x2c
   1bd84:	str	r1, [r0]
   1bd88:	ldrb	r0, [lr, #4]
   1bd8c:	cmp	r0, #21
   1bd90:	beq	1c000 <__assert_fail@plt+0xab4c>
   1bd94:	cmp	r0, #2
   1bd98:	beq	1d334 <__assert_fail@plt+0xbe80>
   1bd9c:	mov	r0, #3
   1bda0:	ldr	r5, [sp, #40]	; 0x28
   1bda4:	mov	r1, r6
   1bda8:	mov	r2, lr
   1bdac:	mov	r3, r9
   1bdb0:	mov	r7, lr
   1bdb4:	str	r0, [fp, #-40]	; 0xffffffd8
   1bdb8:	sub	r0, fp, #80	; 0x50
   1bdbc:	str	r0, [fp, #-36]	; 0xffffffdc
   1bdc0:	mov	r0, #0
   1bdc4:	str	r0, [sp, #4]
   1bdc8:	sub	r0, fp, #40	; 0x28
   1bdcc:	str	r5, [sp]
   1bdd0:	bl	1dd20 <__assert_fail@plt+0xc86c>
   1bdd4:	cmp	r0, #0
   1bdd8:	beq	1bb5c <__assert_fail@plt+0xa6a8>
   1bddc:	b	1d32c <__assert_fail@plt+0xbe78>
   1bde0:	ldr	sl, [sp, #48]	; 0x30
   1bde4:	ldr	r0, [sp, #28]
   1bde8:	ldr	r4, [sp, #52]	; 0x34
   1bdec:	ldr	r1, [sl, #20]
   1bdf0:	cmp	r0, r1
   1bdf4:	beq	1bf6c <__assert_fail@plt+0xaab8>
   1bdf8:	ldr	r0, [sl]
   1bdfc:	ldr	r6, [sp, #24]
   1be00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1be04:	add	r2, r1, #1
   1be08:	mov	r9, r7
   1be0c:	str	r2, [sl, #20]
   1be10:	str	r3, [r0, r1, lsl #2]
   1be14:	b	1bd88 <__assert_fail@plt+0xa8d4>
   1be18:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1be1c:	mov	r3, #1
   1be20:	ubfx	r1, r0, #5, #3
   1be24:	ldr	lr, [sp, #44]	; 0x2c
   1be28:	and	r0, r0, #31
   1be2c:	ldr	r2, [r4, r1, lsl #2]
   1be30:	orr	r0, r2, r3, lsl r0
   1be34:	str	r0, [r4, r1, lsl #2]
   1be38:	b	1bd88 <__assert_fail@plt+0xa8d4>
   1be3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1be40:	ldrb	r7, [r0]
   1be44:	cmp	r4, #3
   1be48:	bne	1bcd8 <__assert_fail@plt+0xa824>
   1be4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1be50:	ldrb	sl, [r0]
   1be54:	cmp	r5, #3
   1be58:	cmpne	r5, #0
   1be5c:	bne	1be80 <__assert_fail@plt+0xa9cc>
   1be60:	ldr	r0, [r8, #92]	; 0x5c
   1be64:	cmp	r0, #2
   1be68:	blt	1be84 <__assert_fail@plt+0xa9d0>
   1be6c:	mov	r0, r7
   1be70:	bl	113dc <btowc@plt>
   1be74:	ldr	lr, [sp, #44]	; 0x2c
   1be78:	mov	r7, r0
   1be7c:	b	1be84 <__assert_fail@plt+0xa9d0>
   1be80:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1be84:	cmp	r4, #3
   1be88:	cmpne	r4, #0
   1be8c:	bne	1beb0 <__assert_fail@plt+0xa9fc>
   1be90:	ldr	r0, [r8, #92]	; 0x5c
   1be94:	cmp	r0, #2
   1be98:	blt	1beb4 <__assert_fail@plt+0xaa00>
   1be9c:	mov	r0, sl
   1bea0:	bl	113dc <btowc@plt>
   1bea4:	ldr	lr, [sp, #44]	; 0x2c
   1bea8:	mov	sl, r0
   1beac:	b	1beb4 <__assert_fail@plt+0xaa00>
   1beb0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   1beb4:	cmn	r7, #1
   1beb8:	mov	r9, #3
   1bebc:	cmnne	sl, #1
   1bec0:	beq	1d3ec <__assert_fail@plt+0xbf38>
   1bec4:	ldr	r0, [sp, #32]
   1bec8:	cmp	r0, #0
   1becc:	beq	1bedc <__assert_fail@plt+0xaa28>
   1bed0:	cmp	r7, sl
   1bed4:	mov	r9, #11
   1bed8:	bhi	1d3ec <__assert_fail@plt+0xbf38>
   1bedc:	ldr	r0, [r8, #92]	; 0x5c
   1bee0:	cmp	r0, #2
   1bee4:	blt	1bf20 <__assert_fail@plt+0xaa6c>
   1bee8:	ldr	r4, [sp, #48]	; 0x30
   1beec:	ldr	r1, [sp, #20]
   1bef0:	mov	r5, #1
   1bef4:	ldr	r0, [r4, #32]
   1bef8:	cmp	r1, r0
   1befc:	beq	1bfac <__assert_fail@plt+0xaaf8>
   1bf00:	ldmib	r4, {r6, r9}
   1bf04:	str	r7, [r6, r0, lsl #2]
   1bf08:	ldr	r0, [r4, #32]
   1bf0c:	add	r1, r0, #1
   1bf10:	str	r1, [r4, #32]
   1bf14:	ldr	r4, [sp, #52]	; 0x34
   1bf18:	str	sl, [r9, r0, lsl #2]
   1bf1c:	b	1bf28 <__assert_fail@plt+0xaa74>
   1bf20:	ldr	r4, [sp, #52]	; 0x34
   1bf24:	mov	r5, #1
   1bf28:	ldr	r6, [sp, #24]
   1bf2c:	ldr	r9, [sp, #12]
   1bf30:	mov	r0, #0
   1bf34:	cmp	r7, r0
   1bf38:	cmpls	r0, sl
   1bf3c:	ubfxls	r1, r0, #5, #3
   1bf40:	andls	r3, r0, #31
   1bf44:	add	r0, r0, #1
   1bf48:	ldrls	r2, [r4, r1, lsl #2]
   1bf4c:	orrls	r2, r2, r5, lsl r3
   1bf50:	strls	r2, [r4, r1, lsl #2]
   1bf54:	cmp	r0, #256	; 0x100
   1bf58:	bne	1bf34 <__assert_fail@plt+0xaa80>
   1bf5c:	ldr	r0, [sp, #16]
   1bf60:	ldr	sl, [sp, #48]	; 0x30
   1bf64:	mov	r1, #0
   1bf68:	b	1bd84 <__assert_fail@plt+0xa8d0>
   1bf6c:	ldr	r1, [sp, #28]
   1bf70:	mov	r0, #1
   1bf74:	orr	r1, r0, r1, lsl #1
   1bf78:	ldr	r0, [sl]
   1bf7c:	str	r1, [sp, #28]
   1bf80:	lsl	r1, r1, #2
   1bf84:	bl	286e0 <__assert_fail@plt+0x1722c>
   1bf88:	cmp	r0, #0
   1bf8c:	beq	1d7b8 <__assert_fail@plt+0xc304>
   1bf90:	ldr	sl, [sp, #48]	; 0x30
   1bf94:	ldr	r6, [sp, #24]
   1bf98:	ldr	lr, [sp, #44]	; 0x2c
   1bf9c:	ldr	r4, [sp, #52]	; 0x34
   1bfa0:	str	r0, [sl]
   1bfa4:	ldr	r1, [sl, #20]
   1bfa8:	b	1be00 <__assert_fail@plt+0xa94c>
   1bfac:	ldr	r0, [sp, #20]
   1bfb0:	orr	r0, r5, r0, lsl #1
   1bfb4:	lsl	r9, r0, #2
   1bfb8:	str	r0, [sp, #20]
   1bfbc:	ldr	r0, [r4, #4]
   1bfc0:	mov	r1, r9
   1bfc4:	bl	286e0 <__assert_fail@plt+0x1722c>
   1bfc8:	mov	r6, r0
   1bfcc:	ldr	r0, [r4, #8]
   1bfd0:	mov	r1, r9
   1bfd4:	bl	286e0 <__assert_fail@plt+0x1722c>
   1bfd8:	mov	r9, r0
   1bfdc:	cmp	r6, #0
   1bfe0:	cmpne	r9, #0
   1bfe4:	beq	1d7d4 <__assert_fail@plt+0xc320>
   1bfe8:	ldr	r4, [sp, #48]	; 0x30
   1bfec:	mov	r5, #1
   1bff0:	stmib	r4, {r6, r9}
   1bff4:	ldr	r0, [r4, #32]
   1bff8:	ldr	lr, [sp, #44]	; 0x2c
   1bffc:	b	1bf04 <__assert_fail@plt+0xaa50>
   1c000:	ldr	r0, [r6, #40]	; 0x28
   1c004:	add	r0, r0, r9
   1c008:	str	r0, [r6, #40]	; 0x28
   1c00c:	ldr	r0, [sp, #36]	; 0x24
   1c010:	cmp	r0, #0
   1c014:	beq	1c034 <__assert_fail@plt+0xab80>
   1c018:	vld1.32	{d16-d17}, [r4]
   1c01c:	mov	r0, r4
   1c020:	vmvn	q8, q8
   1c024:	vst1.32	{d16-d17}, [r0]!
   1c028:	vld1.32	{d16-d17}, [r0]
   1c02c:	vmvn	q8, q8
   1c030:	vst1.32	{d16-d17}, [r0]
   1c034:	ldr	r0, [r8, #92]	; 0x5c
   1c038:	cmp	r0, #2
   1c03c:	blt	1c0b8 <__assert_fail@plt+0xac04>
   1c040:	ldm	r4, {r1, r2, r3, r7}
   1c044:	ldr	r6, [r8, #60]	; 0x3c
   1c048:	ldr	r5, [r6]
   1c04c:	and	r1, r1, r5
   1c050:	str	r1, [r4]
   1c054:	ldr	r1, [r6, #4]
   1c058:	and	r1, r2, r1
   1c05c:	str	r1, [r4, #4]
   1c060:	ldr	r1, [r6, #8]
   1c064:	and	r1, r3, r1
   1c068:	str	r1, [r4, #8]
   1c06c:	ldr	r1, [r6, #12]
   1c070:	and	r1, r7, r1
   1c074:	str	r1, [r4, #12]
   1c078:	ldr	r1, [r4, #16]
   1c07c:	ldr	r2, [r6, #16]
   1c080:	and	r1, r1, r2
   1c084:	str	r1, [r4, #16]
   1c088:	ldr	r1, [r6, #20]
   1c08c:	ldr	r2, [r4, #20]
   1c090:	and	r1, r2, r1
   1c094:	str	r1, [r4, #20]
   1c098:	ldr	r1, [r6, #24]
   1c09c:	ldr	r2, [r4, #24]
   1c0a0:	and	r1, r2, r1
   1c0a4:	str	r1, [r4, #24]
   1c0a8:	ldr	r1, [r6, #28]
   1c0ac:	ldr	r2, [r4, #28]
   1c0b0:	and	r1, r2, r1
   1c0b4:	str	r1, [r4, #28]
   1c0b8:	ldr	r1, [sl, #20]
   1c0bc:	ldr	r6, [sp, #40]	; 0x28
   1c0c0:	cmp	r1, #0
   1c0c4:	bne	1c0ec <__assert_fail@plt+0xac38>
   1c0c8:	ldr	r1, [sl, #24]
   1c0cc:	cmp	r1, #0
   1c0d0:	bne	1c0ec <__assert_fail@plt+0xac38>
   1c0d4:	ldr	r1, [sl, #28]
   1c0d8:	cmp	r1, #0
   1c0dc:	bne	1c0ec <__assert_fail@plt+0xac38>
   1c0e0:	ldr	r1, [sl, #32]
   1c0e4:	cmp	r1, #0
   1c0e8:	beq	1d264 <__assert_fail@plt+0xbdb0>
   1c0ec:	ldrb	r0, [r8, #88]	; 0x58
   1c0f0:	orr	r0, r0, #2
   1c0f4:	strb	r0, [r8, #88]	; 0x58
   1c0f8:	ldr	r1, [r8, #64]	; 0x40
   1c0fc:	cmp	r1, #31
   1c100:	beq	1d444 <__assert_fail@plt+0xbf90>
   1c104:	ldr	r0, [r8, #56]	; 0x38
   1c108:	add	r2, r1, #1
   1c10c:	add	r0, r0, r1, lsl #5
   1c110:	mov	r1, #6
   1c114:	vmov.i32	q8, #0	; 0x00000000
   1c118:	str	r2, [r8, #64]	; 0x40
   1c11c:	mov	r2, #0
   1c120:	add	r9, r0, #4
   1c124:	str	r2, [r0, #20]
   1c128:	str	sl, [r0, #24]
   1c12c:	str	r1, [r0, #28]
   1c130:	mov	r0, #28
   1c134:	mov	r1, r9
   1c138:	vst1.32	{d16-d17}, [r1], r0
   1c13c:	mvn	r0, #0
   1c140:	str	r0, [r1]
   1c144:	ldr	r0, [r4]
   1c148:	cmp	r0, #0
   1c14c:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c150:	ldr	r0, [r4, #4]
   1c154:	cmp	r0, #0
   1c158:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c15c:	ldr	r0, [r4, #8]
   1c160:	cmp	r0, #0
   1c164:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c168:	ldr	r0, [r4, #12]
   1c16c:	cmp	r0, #0
   1c170:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c174:	ldr	r0, [r4, #16]
   1c178:	cmp	r0, #0
   1c17c:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c180:	ldr	r0, [r4, #20]
   1c184:	cmp	r0, #0
   1c188:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c18c:	ldr	r0, [r4, #24]
   1c190:	cmp	r0, #0
   1c194:	bne	1c1a4 <__assert_fail@plt+0xacf0>
   1c198:	ldr	r0, [r4, #28]
   1c19c:	cmp	r0, #0
   1c1a0:	beq	1d4f8 <__assert_fail@plt+0xc044>
   1c1a4:	ldr	r1, [r8, #64]	; 0x40
   1c1a8:	cmp	r1, #31
   1c1ac:	beq	1d470 <__assert_fail@plt+0xbfbc>
   1c1b0:	ldr	r0, [r8, #56]	; 0x38
   1c1b4:	add	r2, r1, #1
   1c1b8:	add	r0, r0, r1, lsl #5
   1c1bc:	mov	r1, #3
   1c1c0:	vmov.i32	q8, #0	; 0x00000000
   1c1c4:	str	r2, [r8, #64]	; 0x40
   1c1c8:	mov	r2, #0
   1c1cc:	add	r5, r0, #4
   1c1d0:	str	r2, [r0, #20]
   1c1d4:	str	r4, [r0, #24]
   1c1d8:	str	r1, [r0, #28]
   1c1dc:	mov	r0, #28
   1c1e0:	mov	r1, r5
   1c1e4:	vst1.32	{d16-d17}, [r1], r0
   1c1e8:	mvn	r0, #0
   1c1ec:	str	r0, [r1]
   1c1f0:	ldr	r1, [r8, #64]	; 0x40
   1c1f4:	cmp	r1, #31
   1c1f8:	beq	1d49c <__assert_fail@plt+0xbfe8>
   1c1fc:	ldr	r0, [r8, #56]	; 0x38
   1c200:	add	r2, r1, #1
   1c204:	add	r7, r0, r1, lsl #5
   1c208:	mov	r0, #0
   1c20c:	mov	r1, #10
   1c210:	str	r2, [r8, #64]	; 0x40
   1c214:	str	r0, [r7, #4]!
   1c218:	mvn	r2, #0
   1c21c:	add	r3, r7, #20
   1c220:	stmib	r7, {r5, r9}
   1c224:	str	r0, [r7, #12]
   1c228:	str	r0, [r7, #16]
   1c22c:	stm	r3, {r0, r1, r2}
   1c230:	str	r7, [r5]
   1c234:	str	r7, [r9]
   1c238:	b	1c444 <__assert_fail@plt+0xaf90>
   1c23c:	mov	r0, #5
   1c240:	mov	r4, r8
   1c244:	str	r0, [lr]
   1c248:	ldr	r1, [r4, #64]!	; 0x40
   1c24c:	cmp	r1, #31
   1c250:	beq	1d5a0 <__assert_fail@plt+0xc0ec>
   1c254:	ldr	r0, [r8, #56]	; 0x38
   1c258:	add	r2, r1, #1
   1c25c:	add	r5, r0, r1, lsl #5
   1c260:	mov	r0, #0
   1c264:	str	r2, [r4]
   1c268:	str	r0, [r5, #4]!
   1c26c:	str	r0, [r5, #4]
   1c270:	str	r0, [r5, #8]
   1c274:	ldm	lr, {r1, r2}
   1c278:	str	r0, [r5, #12]
   1c27c:	str	r0, [r5, #16]
   1c280:	mvn	r0, #0
   1c284:	str	r0, [r5, #28]
   1c288:	bic	r0, r2, #786432	; 0xc0000
   1c28c:	str	r1, [r5, #20]
   1c290:	str	r0, [r5, #24]
   1c294:	mov	r0, #10
   1c298:	str	r0, [lr]
   1c29c:	mov	r9, r6
   1c2a0:	ldr	r1, [r4]
   1c2a4:	cmp	r1, #31
   1c2a8:	beq	1d50c <__assert_fail@plt+0xc058>
   1c2ac:	ldr	r0, [r8, #56]	; 0x38
   1c2b0:	add	r2, r1, #1
   1c2b4:	add	r6, r0, r1, lsl #5
   1c2b8:	mov	r0, #0
   1c2bc:	str	r2, [r4]
   1c2c0:	str	r0, [r6, #4]!
   1c2c4:	str	r0, [r6, #4]
   1c2c8:	str	r0, [r6, #8]
   1c2cc:	ldm	lr, {r1, r2}
   1c2d0:	str	r0, [r6, #12]
   1c2d4:	str	r0, [r6, #16]
   1c2d8:	mvn	r0, #0
   1c2dc:	str	r0, [r6, #28]
   1c2e0:	bic	r0, r2, #786432	; 0xc0000
   1c2e4:	str	r1, [r6, #20]
   1c2e8:	str	r0, [r6, #24]
   1c2ec:	ldr	r1, [r4]
   1c2f0:	cmp	r1, #31
   1c2f4:	beq	1d540 <__assert_fail@plt+0xc08c>
   1c2f8:	ldr	r0, [r8, #56]	; 0x38
   1c2fc:	add	r2, r1, #1
   1c300:	cmp	r5, #0
   1c304:	str	r2, [r4]
   1c308:	add	r4, r0, r1, lsl #5
   1c30c:	mov	r0, #0
   1c310:	mov	r1, #10
   1c314:	mvn	r2, #0
   1c318:	str	r0, [r4, #4]!
   1c31c:	add	r3, r4, #20
   1c320:	stmib	r4, {r5, r6}
   1c324:	str	r0, [r4, #12]
   1c328:	str	r0, [r4, #16]
   1c32c:	stm	r3, {r0, r1, r2}
   1c330:	strne	r4, [r5]
   1c334:	cmp	r6, #0
   1c338:	strne	r4, [r6]
   1c33c:	cmpne	r5, #0
   1c340:	bne	1c3a4 <__assert_fail@plt+0xaef0>
   1c344:	mov	r0, #12
   1c348:	ldr	r1, [sp, #16]
   1c34c:	str	r0, [r1]
   1c350:	b	1d1a8 <__assert_fail@plt+0xbcf4>
   1c354:	ldr	r1, [r8, #64]	; 0x40
   1c358:	mov	r9, r6
   1c35c:	cmp	r1, #31
   1c360:	beq	1d5d4 <__assert_fail@plt+0xc120>
   1c364:	ldr	r0, [r8, #56]	; 0x38
   1c368:	add	r2, r1, #1
   1c36c:	add	r4, r0, r1, lsl #5
   1c370:	mov	r0, #0
   1c374:	str	r2, [r8, #64]	; 0x40
   1c378:	str	r0, [r4, #4]!
   1c37c:	str	r0, [r4, #4]
   1c380:	str	r0, [r4, #8]
   1c384:	ldm	lr, {r1, r2}
   1c388:	str	r0, [r4, #12]
   1c38c:	str	r0, [r4, #16]
   1c390:	mvn	r0, #0
   1c394:	str	r0, [r4, #28]
   1c398:	bic	r0, r2, #786432	; 0xc0000
   1c39c:	str	r1, [r4, #20]
   1c3a0:	str	r0, [r4, #24]
   1c3a4:	mov	r0, lr
   1c3a8:	mov	r1, r7
   1c3ac:	mov	r2, r9
   1c3b0:	bl	1a82c <__assert_fail@plt+0x9378>
   1c3b4:	ldr	r1, [r7, #40]	; 0x28
   1c3b8:	mov	sl, r4
   1c3bc:	add	r0, r1, r0
   1c3c0:	str	r0, [r7, #40]	; 0x28
   1c3c4:	b	1d1a8 <__assert_fail@plt+0xbcf4>
   1c3c8:	ldrb	r0, [r6, #4]
   1c3cc:	cmp	r0, #9
   1c3d0:	bne	1d6c0 <__assert_fail@plt+0xc20c>
   1c3d4:	mov	lr, r6
   1c3d8:	cmp	r4, #8
   1c3dc:	ldrls	r0, [r8, #84]	; 0x54
   1c3e0:	movls	r1, #1
   1c3e4:	orrls	r0, r0, r1, lsl r4
   1c3e8:	strls	r0, [r8, #84]	; 0x54
   1c3ec:	ldr	r1, [r8, #64]	; 0x40
   1c3f0:	cmp	r1, #31
   1c3f4:	beq	1d4c8 <__assert_fail@plt+0xc014>
   1c3f8:	ldr	r0, [r8, #56]	; 0x38
   1c3fc:	mov	r6, sl
   1c400:	add	r0, r0, r1, lsl #5
   1c404:	add	r2, r1, #1
   1c408:	mov	r1, #0
   1c40c:	mvn	r3, #0
   1c410:	cmp	r9, #0
   1c414:	mov	r7, r0
   1c418:	str	r2, [r8, #64]	; 0x40
   1c41c:	mov	r2, #17
   1c420:	str	r1, [r7, #4]!
   1c424:	add	ip, r7, #20
   1c428:	str	r9, [r7, #4]
   1c42c:	str	r1, [r7, #8]
   1c430:	str	r1, [r7, #12]
   1c434:	str	r1, [r7, #16]
   1c438:	stm	ip, {r1, r2, r3}
   1c43c:	strne	r7, [r9]
   1c440:	str	r4, [r0, #24]
   1c444:	mov	r4, r6
   1c448:	ldr	r6, [sp, #24]
   1c44c:	mov	r0, lr
   1c450:	mov	r2, r4
   1c454:	mov	r1, r6
   1c458:	bl	1a82c <__assert_fail@plt+0x9378>
   1c45c:	ldr	r1, [r6, #40]	; 0x28
   1c460:	ldr	ip, [sp, #44]	; 0x2c
   1c464:	add	r0, r1, r0
   1c468:	str	r0, [r6, #40]	; 0x28
   1c46c:	add	r0, r8, #56	; 0x38
   1c470:	add	r8, r8, #64	; 0x40
   1c474:	str	r0, [sp, #20]
   1c478:	and	r0, r4, #2097152	; 0x200000
   1c47c:	str	r0, [sp, #12]
   1c480:	str	r4, [sp, #40]	; 0x28
   1c484:	and	r0, r4, #16777216	; 0x1000000
   1c488:	mov	r4, #0
   1c48c:	str	r0, [sp, #28]
   1c490:	ldrb	r0, [ip, #4]
   1c494:	mov	sl, r7
   1c498:	cmp	r0, #23
   1c49c:	bhi	1d1a8 <__assert_fail@plt+0xbcf4>
   1c4a0:	movw	r2, #2048	; 0x800
   1c4a4:	mov	r1, #1
   1c4a8:	movt	r2, #140	; 0x8c
   1c4ac:	tst	r2, r1, lsl r0
   1c4b0:	beq	1d1a8 <__assert_fail@plt+0xbcf4>
   1c4b4:	cmp	r0, #23
   1c4b8:	str	sl, [sp, #36]	; 0x24
   1c4bc:	bne	1c4d0 <__assert_fail@plt+0xb01c>
   1c4c0:	ldm	ip, {r5, sl}
   1c4c4:	ldr	r7, [r6, #40]	; 0x28
   1c4c8:	mvn	r2, #0
   1c4cc:	b	1c504 <__assert_fail@plt+0xb050>
   1c4d0:	cmp	r0, #19
   1c4d4:	sub	r0, r0, #18
   1c4d8:	mvn	r5, #0
   1c4dc:	clz	r0, r0
   1c4e0:	movweq	r5, #1
   1c4e4:	lsr	r9, r0, #5
   1c4e8:	b	1c6e8 <__assert_fail@plt+0xb234>
   1c4ec:	add	r0, r9, r9, lsl #2
   1c4f0:	add	r0, r1, r0, lsl #1
   1c4f4:	movw	r1, #32816	; 0x8030
   1c4f8:	sub	r2, r0, #48	; 0x30
   1c4fc:	cmp	r0, r1
   1c500:	movwgt	r2, #32768	; 0x8000
   1c504:	mov	r9, r2
   1c508:	ldr	r2, [sp, #40]	; 0x28
   1c50c:	mov	r0, ip
   1c510:	mov	r1, r6
   1c514:	bl	1a82c <__assert_fail@plt+0x9378>
   1c518:	ldr	r1, [r6, #40]	; 0x28
   1c51c:	ldr	ip, [sp, #44]	; 0x2c
   1c520:	add	r0, r1, r0
   1c524:	str	r0, [r6, #40]	; 0x28
   1c528:	ldrb	r0, [ip, #4]
   1c52c:	ldrb	r1, [ip]
   1c530:	cmp	r0, #24
   1c534:	beq	1c57c <__assert_fail@plt+0xb0c8>
   1c538:	cmp	r0, #2
   1c53c:	beq	1c5cc <__assert_fail@plt+0xb118>
   1c540:	cmp	r1, #44	; 0x2c
   1c544:	beq	1c57c <__assert_fail@plt+0xb0c8>
   1c548:	mvn	r2, #1
   1c54c:	cmp	r1, #48	; 0x30
   1c550:	bcc	1c504 <__assert_fail@plt+0xb050>
   1c554:	cmp	r0, #1
   1c558:	bne	1c504 <__assert_fail@plt+0xb050>
   1c55c:	cmn	r9, #2
   1c560:	beq	1c504 <__assert_fail@plt+0xb050>
   1c564:	cmp	r1, #57	; 0x39
   1c568:	bhi	1c504 <__assert_fail@plt+0xb050>
   1c56c:	cmn	r9, #1
   1c570:	bne	1c4ec <__assert_fail@plt+0xb038>
   1c574:	sub	r2, r1, #48	; 0x30
   1c578:	b	1c504 <__assert_fail@plt+0xb050>
   1c57c:	cmn	r9, #1
   1c580:	bne	1c5ac <__assert_fail@plt+0xb0f8>
   1c584:	cmp	r1, #44	; 0x2c
   1c588:	moveq	r9, #0
   1c58c:	cmpeq	r0, #1
   1c590:	beq	1c5f4 <__assert_fail@plt+0xb140>
   1c594:	ldr	r0, [sp, #16]
   1c598:	mov	r1, #10
   1c59c:	str	r1, [r0]
   1c5a0:	ldr	sl, [sp, #36]	; 0x24
   1c5a4:	mov	r7, #0
   1c5a8:	b	1d0b8 <__assert_fail@plt+0xbc04>
   1c5ac:	cmn	r9, #2
   1c5b0:	mov	r2, r9
   1c5b4:	beq	1c5cc <__assert_fail@plt+0xb118>
   1c5b8:	cmp	r0, #24
   1c5bc:	beq	1c600 <__assert_fail@plt+0xb14c>
   1c5c0:	cmp	r0, #1
   1c5c4:	cmpeq	r1, #44	; 0x2c
   1c5c8:	beq	1c5f4 <__assert_fail@plt+0xb140>
   1c5cc:	ldr	r1, [sp, #12]
   1c5d0:	cmp	r1, #0
   1c5d4:	beq	1cc94 <__assert_fail@plt+0xb7e0>
   1c5d8:	mov	r0, #1
   1c5dc:	str	r7, [r6, #40]	; 0x28
   1c5e0:	bfi	sl, r0, #0, #8
   1c5e4:	stm	ip, {r5, sl}
   1c5e8:	ldr	sl, [sp, #36]	; 0x24
   1c5ec:	mov	r7, sl
   1c5f0:	b	1d0b8 <__assert_fail@plt+0xbc04>
   1c5f4:	mvn	r2, #0
   1c5f8:	str	sl, [sp, #52]	; 0x34
   1c5fc:	b	1c62c <__assert_fail@plt+0xb178>
   1c600:	ldr	sl, [sp, #36]	; 0x24
   1c604:	mov	r5, r9
   1c608:	cmp	r0, #24
   1c60c:	beq	1c6d4 <__assert_fail@plt+0xb220>
   1c610:	b	1cc74 <__assert_fail@plt+0xb7c0>
   1c614:	add	r0, sl, sl, lsl #2
   1c618:	add	r0, r1, r0, lsl #1
   1c61c:	movw	r1, #32816	; 0x8030
   1c620:	sub	r2, r0, #48	; 0x30
   1c624:	cmp	r0, r1
   1c628:	movwgt	r2, #32768	; 0x8000
   1c62c:	mov	sl, r2
   1c630:	ldr	r2, [sp, #40]	; 0x28
   1c634:	mov	r0, ip
   1c638:	mov	r1, r6
   1c63c:	bl	1a82c <__assert_fail@plt+0x9378>
   1c640:	ldr	r1, [r6, #40]	; 0x28
   1c644:	ldr	ip, [sp, #44]	; 0x2c
   1c648:	add	r0, r1, r0
   1c64c:	str	r0, [r6, #40]	; 0x28
   1c650:	ldrb	r0, [ip, #4]
   1c654:	cmp	r0, #24
   1c658:	beq	1c6a4 <__assert_fail@plt+0xb1f0>
   1c65c:	cmp	r0, #2
   1c660:	beq	1cc3c <__assert_fail@plt+0xb788>
   1c664:	ldrb	r1, [ip]
   1c668:	cmp	r1, #44	; 0x2c
   1c66c:	beq	1c6a4 <__assert_fail@plt+0xb1f0>
   1c670:	mvn	r2, #1
   1c674:	cmp	r1, #48	; 0x30
   1c678:	bcc	1c62c <__assert_fail@plt+0xb178>
   1c67c:	cmp	r0, #1
   1c680:	bne	1c62c <__assert_fail@plt+0xb178>
   1c684:	cmn	sl, #2
   1c688:	beq	1c62c <__assert_fail@plt+0xb178>
   1c68c:	cmp	r1, #57	; 0x39
   1c690:	bhi	1c62c <__assert_fail@plt+0xb178>
   1c694:	cmn	sl, #1
   1c698:	bne	1c614 <__assert_fail@plt+0xb160>
   1c69c:	sub	r2, r1, #48	; 0x30
   1c6a0:	b	1c62c <__assert_fail@plt+0xb178>
   1c6a4:	cmn	sl, #2
   1c6a8:	beq	1cc3c <__assert_fail@plt+0xb788>
   1c6ac:	cmn	sl, #1
   1c6b0:	mov	r5, sl
   1c6b4:	beq	1c6c8 <__assert_fail@plt+0xb214>
   1c6b8:	ldr	sl, [sp, #36]	; 0x24
   1c6bc:	cmp	r9, r5
   1c6c0:	ble	1c6cc <__assert_fail@plt+0xb218>
   1c6c4:	b	1cc74 <__assert_fail@plt+0xb7c0>
   1c6c8:	ldr	sl, [sp, #36]	; 0x24
   1c6cc:	cmp	r0, #24
   1c6d0:	bne	1cc74 <__assert_fail@plt+0xb7c0>
   1c6d4:	cmn	r5, #1
   1c6d8:	mov	r0, r5
   1c6dc:	moveq	r0, r9
   1c6e0:	cmp	r0, #32768	; 0x8000
   1c6e4:	bge	1cc80 <__assert_fail@plt+0xb7cc>
   1c6e8:	ldr	r2, [sp, #40]	; 0x28
   1c6ec:	mov	r0, ip
   1c6f0:	mov	r1, r6
   1c6f4:	bl	1a82c <__assert_fail@plt+0x9378>
   1c6f8:	ldr	r1, [r6, #40]	; 0x28
   1c6fc:	mov	r7, #0
   1c700:	cmp	sl, #0
   1c704:	add	r0, r1, r0
   1c708:	str	r0, [r6, #40]	; 0x28
   1c70c:	beq	1cb38 <__assert_fail@plt+0xb684>
   1c710:	ldr	lr, [sp, #20]
   1c714:	orrs	r0, r5, r9
   1c718:	beq	1cb40 <__assert_fail@plt+0xb68c>
   1c71c:	mov	r0, #0
   1c720:	cmp	r9, #1
   1c724:	mov	r7, sl
   1c728:	str	r0, [sp, #32]
   1c72c:	ldr	ip, [sp, #44]	; 0x2c
   1c730:	str	r5, [sp, #48]	; 0x30
   1c734:	bge	1cbe8 <__assert_fail@plt+0xb734>
   1c738:	ldrb	r0, [r7, #24]
   1c73c:	cmp	r0, #17
   1c740:	bne	1c7b0 <__assert_fail@plt+0xb2fc>
   1c744:	ldr	r0, [r7, #20]
   1c748:	mov	r2, r7
   1c74c:	mov	r1, r2
   1c750:	ldr	r2, [r2, #4]
   1c754:	cmp	r2, #0
   1c758:	bne	1c74c <__assert_fail@plt+0xb298>
   1c75c:	ldr	r2, [r1, #8]
   1c760:	cmp	r2, #0
   1c764:	bne	1c74c <__assert_fail@plt+0xb298>
   1c768:	ldr	r2, [r1, #24]
   1c76c:	uxtb	r3, r2
   1c770:	cmp	r3, #17
   1c774:	ldreq	r3, [r1, #20]
   1c778:	cmpeq	r3, r0
   1c77c:	orreq	r2, r2, #524288	; 0x80000
   1c780:	streq	r2, [r1, #24]
   1c784:	ldr	r3, [r1]
   1c788:	cmp	r3, #0
   1c78c:	beq	1c7b0 <__assert_fail@plt+0xb2fc>
   1c790:	ldr	r2, [r3, #8]
   1c794:	cmp	r2, r1
   1c798:	mov	r1, r3
   1c79c:	beq	1c768 <__assert_fail@plt+0xb2b4>
   1c7a0:	cmp	r2, #0
   1c7a4:	mov	r1, r3
   1c7a8:	beq	1c768 <__assert_fail@plt+0xb2b4>
   1c7ac:	b	1c74c <__assert_fail@plt+0xb298>
   1c7b0:	ldr	r1, [r8]
   1c7b4:	cmn	r5, #1
   1c7b8:	mov	r6, #10
   1c7bc:	movweq	r6, #11
   1c7c0:	cmp	r1, #31
   1c7c4:	beq	1cc08 <__assert_fail@plt+0xb754>
   1c7c8:	ldr	r0, [lr]
   1c7cc:	add	r2, r1, #1
   1c7d0:	add	sl, r0, r1, lsl #5
   1c7d4:	mvn	r0, #0
   1c7d8:	str	r2, [r8]
   1c7dc:	str	r4, [sl, #4]!
   1c7e0:	str	r7, [sl, #4]
   1c7e4:	str	r4, [sl, #8]
   1c7e8:	str	r4, [sl, #12]
   1c7ec:	str	r4, [sl, #16]
   1c7f0:	str	r4, [sl, #20]
   1c7f4:	str	r6, [sl, #24]
   1c7f8:	str	r0, [sl, #28]
   1c7fc:	add	r0, r9, #2
   1c800:	str	sl, [r7]
   1c804:	cmp	r0, r5
   1c808:	bgt	1cacc <__assert_fail@plt+0xb618>
   1c80c:	mov	r6, sl
   1c810:	b	1c820 <__assert_fail@plt+0xb36c>
   1c814:	ldr	sl, [r7]
   1c818:	mov	r0, r1
   1c81c:	add	r0, r1, #1
   1c820:	ldr	r1, [r8]
   1c824:	str	r0, [sp, #52]	; 0x34
   1c828:	cmp	r1, #31
   1c82c:	beq	1ca18 <__assert_fail@plt+0xb564>
   1c830:	ldr	r0, [lr]
   1c834:	add	r3, r1, #1
   1c838:	add	r9, r0, r1, lsl #5
   1c83c:	add	r2, r7, #20
   1c840:	sub	r5, fp, #80	; 0x50
   1c844:	str	r3, [r8]
   1c848:	str	r4, [r9, #4]!
   1c84c:	str	r4, [r9, #4]
   1c850:	str	r4, [r9, #8]
   1c854:	ldm	r2, {r0, r1}
   1c858:	mvn	r2, #0
   1c85c:	str	r4, [r9, #12]
   1c860:	str	r4, [r9, #16]
   1c864:	str	r2, [r9, #28]
   1c868:	str	r0, [r9, #20]
   1c86c:	bic	r0, r1, #786432	; 0xc0000
   1c870:	str	r0, [r9, #24]
   1c874:	mov	r0, r9
   1c878:	str	r9, [fp, #-80]	; 0xffffffb0
   1c87c:	b	1c8c0 <__assert_fail@plt+0xb40c>
   1c880:	add	r3, r1, #1
   1c884:	add	r0, r0, r1, lsl #5
   1c888:	add	r2, r7, #20
   1c88c:	str	r3, [r8]
   1c890:	str	r4, [r0, #4]!
   1c894:	mvn	r3, #0
   1c898:	str	r4, [r0, #4]
   1c89c:	str	r4, [r0, #8]
   1c8a0:	ldm	r2, {r1, r2}
   1c8a4:	str	r4, [r0, #12]
   1c8a8:	str	r4, [r0, #16]
   1c8ac:	str	r3, [r0, #28]
   1c8b0:	str	r1, [r0, #20]
   1c8b4:	bic	r1, r2, #786432	; 0xc0000
   1c8b8:	str	r1, [r0, #24]
   1c8bc:	str	r0, [r5]
   1c8c0:	str	sl, [r0]
   1c8c4:	ldr	r0, [r5]
   1c8c8:	ldr	r1, [r0, #24]
   1c8cc:	orr	r1, r1, #262144	; 0x40000
   1c8d0:	str	r1, [r0, #24]
   1c8d4:	ldr	r0, [r7, #4]
   1c8d8:	ldr	sl, [r5]
   1c8dc:	cmp	r0, #0
   1c8e0:	beq	1c8f0 <__assert_fail@plt+0xb43c>
   1c8e4:	add	r5, sl, #4
   1c8e8:	mov	r7, r0
   1c8ec:	b	1c924 <__assert_fail@plt+0xb470>
   1c8f0:	mov	r1, #0
   1c8f4:	mov	r0, r7
   1c8f8:	ldr	r7, [r7, #8]
   1c8fc:	cmp	r7, r1
   1c900:	cmpne	r7, #0
   1c904:	bne	1c920 <__assert_fail@plt+0xb46c>
   1c908:	ldr	r7, [r0]
   1c90c:	ldr	sl, [sl]
   1c910:	mov	r1, r0
   1c914:	cmp	r7, #0
   1c918:	bne	1c8f4 <__assert_fail@plt+0xb440>
   1c91c:	b	1c968 <__assert_fail@plt+0xb4b4>
   1c920:	add	r5, sl, #8
   1c924:	ldr	r1, [r8]
   1c928:	cmp	r1, #31
   1c92c:	beq	1c938 <__assert_fail@plt+0xb484>
   1c930:	ldr	r0, [lr]
   1c934:	b	1c880 <__assert_fail@plt+0xb3cc>
   1c938:	mov	r0, #996	; 0x3e4
   1c93c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1c940:	cmp	r0, #0
   1c944:	beq	1cab4 <__assert_fail@plt+0xb600>
   1c948:	ldr	lr, [sp, #20]
   1c94c:	ldr	ip, [sp, #44]	; 0x2c
   1c950:	ldr	r1, [lr]
   1c954:	str	r1, [r0]
   1c958:	mov	r1, #0
   1c95c:	str	r0, [lr]
   1c960:	str	r1, [r8]
   1c964:	b	1c880 <__assert_fail@plt+0xb3cc>
   1c968:	mov	r7, r9
   1c96c:	ldr	r1, [r8]
   1c970:	cmp	r1, #31
   1c974:	beq	1ca48 <__assert_fail@plt+0xb594>
   1c978:	ldr	r0, [lr]
   1c97c:	add	r2, r1, #1
   1c980:	add	r5, r0, r1, lsl #5
   1c984:	mov	r0, #16
   1c988:	cmp	r7, #0
   1c98c:	str	r2, [r8]
   1c990:	str	r4, [r5, #4]!
   1c994:	stmib	r5, {r6, r7}
   1c998:	str	r4, [r5, #12]
   1c99c:	str	r4, [r5, #16]
   1c9a0:	str	r4, [r5, #20]
   1c9a4:	str	r0, [r5, #24]
   1c9a8:	mvn	r0, #0
   1c9ac:	str	r0, [r5, #28]
   1c9b0:	str	r5, [r6]
   1c9b4:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1c9b8:	str	r5, [r7]
   1c9bc:	ldr	r1, [r8]
   1c9c0:	cmp	r1, #31
   1c9c4:	beq	1ca78 <__assert_fail@plt+0xb5c4>
   1c9c8:	ldr	r0, [lr]
   1c9cc:	add	r2, r1, #1
   1c9d0:	add	r6, r0, r1, lsl #5
   1c9d4:	mov	r0, #10
   1c9d8:	ldr	r1, [sp, #52]	; 0x34
   1c9dc:	str	r2, [r8]
   1c9e0:	str	r4, [r6, #4]!
   1c9e4:	str	r5, [r6, #4]
   1c9e8:	str	r4, [r6, #8]
   1c9ec:	str	r4, [r6, #12]
   1c9f0:	str	r4, [r6, #16]
   1c9f4:	str	r4, [r6, #20]
   1c9f8:	str	r0, [r6, #24]
   1c9fc:	mvn	r0, #0
   1ca00:	str	r0, [r6, #28]
   1ca04:	ldr	r0, [sp, #48]	; 0x30
   1ca08:	str	r6, [r5]
   1ca0c:	cmp	r1, r0
   1ca10:	blt	1c814 <__assert_fail@plt+0xb360>
   1ca14:	b	1cac8 <__assert_fail@plt+0xb614>
   1ca18:	mov	r0, #996	; 0x3e4
   1ca1c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ca20:	cmp	r0, #0
   1ca24:	beq	1caa8 <__assert_fail@plt+0xb5f4>
   1ca28:	ldr	lr, [sp, #20]
   1ca2c:	ldr	ip, [sp, #44]	; 0x2c
   1ca30:	ldr	r1, [lr]
   1ca34:	str	r1, [r0]
   1ca38:	mov	r1, #0
   1ca3c:	str	r0, [lr]
   1ca40:	str	r1, [r8]
   1ca44:	b	1c834 <__assert_fail@plt+0xb380>
   1ca48:	mov	r0, #996	; 0x3e4
   1ca4c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ca50:	ldr	lr, [sp, #20]
   1ca54:	ldr	ip, [sp, #44]	; 0x2c
   1ca58:	cmp	r0, #0
   1ca5c:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1ca60:	ldr	r1, [lr]
   1ca64:	str	r1, [r0]
   1ca68:	mov	r1, #0
   1ca6c:	str	r0, [lr]
   1ca70:	str	r1, [r8]
   1ca74:	b	1c97c <__assert_fail@plt+0xb4c8>
   1ca78:	mov	r0, #996	; 0x3e4
   1ca7c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ca80:	ldr	lr, [sp, #20]
   1ca84:	ldr	ip, [sp, #44]	; 0x2c
   1ca88:	cmp	r0, #0
   1ca8c:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1ca90:	ldr	r1, [lr]
   1ca94:	str	r1, [r0]
   1ca98:	mov	r1, #0
   1ca9c:	str	r0, [lr]
   1caa0:	str	r1, [r8]
   1caa4:	b	1c9cc <__assert_fail@plt+0xb518>
   1caa8:	mov	r7, #0
   1caac:	str	r7, [fp, #-80]	; 0xffffffb0
   1cab0:	b	1cabc <__assert_fail@plt+0xb608>
   1cab4:	mov	r7, #0
   1cab8:	str	r7, [r5]
   1cabc:	ldr	ip, [sp, #44]	; 0x2c
   1cac0:	ldr	lr, [sp, #20]
   1cac4:	b	1c96c <__assert_fail@plt+0xb4b8>
   1cac8:	mov	sl, r6
   1cacc:	ldr	r5, [sp, #32]
   1cad0:	ldr	r6, [sp, #24]
   1cad4:	cmp	r5, #0
   1cad8:	beq	1cb2c <__assert_fail@plt+0xb678>
   1cadc:	ldr	r1, [r8]
   1cae0:	cmp	r1, #31
   1cae4:	beq	1cc44 <__assert_fail@plt+0xb790>
   1cae8:	ldr	r0, [lr]
   1caec:	add	r2, r1, #1
   1caf0:	add	r7, r0, r1, lsl #5
   1caf4:	mov	r0, #0
   1caf8:	mov	r1, #16
   1cafc:	str	r2, [r8]
   1cb00:	str	r0, [r7, #4]!
   1cb04:	stmib	r7, {r5, sl}
   1cb08:	str	r0, [r7, #12]
   1cb0c:	str	r0, [r7, #16]
   1cb10:	str	r0, [r7, #20]
   1cb14:	str	r1, [r7, #24]
   1cb18:	mvn	r1, #0
   1cb1c:	str	r1, [r7, #28]
   1cb20:	str	r7, [r5]
   1cb24:	str	r7, [sl]
   1cb28:	b	1d0d8 <__assert_fail@plt+0xbc24>
   1cb2c:	mov	r0, #0
   1cb30:	mov	r7, sl
   1cb34:	b	1d0d8 <__assert_fail@plt+0xbc24>
   1cb38:	ldr	ip, [sp, #44]	; 0x2c
   1cb3c:	b	1d0b8 <__assert_fail@plt+0xbc04>
   1cb40:	ldr	ip, [sp, #44]	; 0x2c
   1cb44:	mov	r0, sl
   1cb48:	mov	r5, r0
   1cb4c:	ldr	r0, [r0, #4]
   1cb50:	cmp	r0, #0
   1cb54:	bne	1cb48 <__assert_fail@plt+0xb694>
   1cb58:	ldr	r0, [r5, #8]
   1cb5c:	cmp	r0, #0
   1cb60:	bne	1cb48 <__assert_fail@plt+0xb694>
   1cb64:	ldr	r0, [r5, #24]
   1cb68:	movw	r1, #255	; 0xff
   1cb6c:	movt	r1, #4
   1cb70:	and	r0, r0, r1
   1cb74:	cmp	r0, #3
   1cb78:	beq	1cbb0 <__assert_fail@plt+0xb6fc>
   1cb7c:	cmp	r0, #6
   1cb80:	bne	1cbbc <__assert_fail@plt+0xb708>
   1cb84:	ldr	r9, [r5, #20]
   1cb88:	ldr	r0, [r9]
   1cb8c:	bl	28878 <__assert_fail@plt+0x173c4>
   1cb90:	ldr	r0, [r9, #4]
   1cb94:	bl	28878 <__assert_fail@plt+0x173c4>
   1cb98:	ldr	r0, [r9, #8]
   1cb9c:	bl	28878 <__assert_fail@plt+0x173c4>
   1cba0:	ldr	r0, [r9, #12]
   1cba4:	bl	28878 <__assert_fail@plt+0x173c4>
   1cba8:	mov	r0, r9
   1cbac:	b	1cbb4 <__assert_fail@plt+0xb700>
   1cbb0:	ldr	r0, [r5, #20]
   1cbb4:	bl	28878 <__assert_fail@plt+0x173c4>
   1cbb8:	ldr	ip, [sp, #44]	; 0x2c
   1cbbc:	ldr	r1, [r5]
   1cbc0:	cmp	r1, #0
   1cbc4:	beq	1d0b8 <__assert_fail@plt+0xbc04>
   1cbc8:	ldr	r0, [r1, #8]
   1cbcc:	cmp	r0, r5
   1cbd0:	mov	r5, r1
   1cbd4:	beq	1cb64 <__assert_fail@plt+0xb6b0>
   1cbd8:	cmp	r0, #0
   1cbdc:	mov	r5, r1
   1cbe0:	beq	1cb64 <__assert_fail@plt+0xb6b0>
   1cbe4:	b	1cb48 <__assert_fail@plt+0xb694>
   1cbe8:	mov	r5, sl
   1cbec:	str	r9, [sp, #8]
   1cbf0:	beq	1ceec <__assert_fail@plt+0xba38>
   1cbf4:	ldr	r9, [sp, #36]	; 0x24
   1cbf8:	mov	r0, #2
   1cbfc:	ldr	r5, [r9]
   1cc00:	mov	sl, r9
   1cc04:	b	1cd34 <__assert_fail@plt+0xb880>
   1cc08:	mov	r0, #996	; 0x3e4
   1cc0c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1cc10:	ldr	lr, [sp, #20]
   1cc14:	ldr	ip, [sp, #44]	; 0x2c
   1cc18:	cmp	r0, #0
   1cc1c:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1cc20:	ldr	r1, [lr]
   1cc24:	ldr	r5, [sp, #48]	; 0x30
   1cc28:	str	r1, [r0]
   1cc2c:	mov	r1, #0
   1cc30:	str	r0, [lr]
   1cc34:	str	r1, [r8]
   1cc38:	b	1c7cc <__assert_fail@plt+0xb318>
   1cc3c:	ldr	sl, [sp, #52]	; 0x34
   1cc40:	b	1c5cc <__assert_fail@plt+0xb118>
   1cc44:	mov	r0, #996	; 0x3e4
   1cc48:	bl	286b0 <__assert_fail@plt+0x171fc>
   1cc4c:	cmp	r0, #0
   1cc50:	beq	1ccac <__assert_fail@plt+0xb7f8>
   1cc54:	ldr	r2, [sp, #20]
   1cc58:	ldr	ip, [sp, #44]	; 0x2c
   1cc5c:	ldr	r1, [r2]
   1cc60:	str	r1, [r0]
   1cc64:	mov	r1, #0
   1cc68:	str	r0, [r2]
   1cc6c:	str	r1, [r8]
   1cc70:	b	1caec <__assert_fail@plt+0xb638>
   1cc74:	ldr	r0, [sp, #16]
   1cc78:	mov	r1, #10
   1cc7c:	b	1cc88 <__assert_fail@plt+0xb7d4>
   1cc80:	ldr	r0, [sp, #16]
   1cc84:	mov	r1, #15
   1cc88:	str	r1, [r0]
   1cc8c:	mov	r7, #0
   1cc90:	b	1d0b8 <__assert_fail@plt+0xbc04>
   1cc94:	ldr	r1, [sp, #16]
   1cc98:	cmp	r0, #2
   1cc9c:	mov	r0, #10
   1cca0:	movweq	r0, #9
   1cca4:	str	r0, [r1]
   1cca8:	b	1c5a0 <__assert_fail@plt+0xb0ec>
   1ccac:	ldr	ip, [sp, #44]	; 0x2c
   1ccb0:	b	1c5a0 <__assert_fail@plt+0xb0ec>
   1ccb4:	mov	r0, #996	; 0x3e4
   1ccb8:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ccbc:	cmp	r0, #0
   1ccc0:	beq	1cd14 <__assert_fail@plt+0xb860>
   1ccc4:	ldr	lr, [sp, #20]
   1ccc8:	ldr	ip, [sp, #44]	; 0x2c
   1cccc:	ldr	r1, [lr]
   1ccd0:	str	r1, [r0]
   1ccd4:	mov	r1, #0
   1ccd8:	str	r0, [lr]
   1ccdc:	str	r1, [r8]
   1cce0:	b	1cd48 <__assert_fail@plt+0xb894>
   1cce4:	mov	r0, #996	; 0x3e4
   1cce8:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ccec:	ldr	lr, [sp, #20]
   1ccf0:	ldr	ip, [sp, #44]	; 0x2c
   1ccf4:	cmp	r0, #0
   1ccf8:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1ccfc:	ldr	r1, [lr]
   1cd00:	str	r1, [r0]
   1cd04:	mov	r1, #0
   1cd08:	str	r0, [lr]
   1cd0c:	str	r1, [r8]
   1cd10:	b	1ce90 <__assert_fail@plt+0xb9dc>
   1cd14:	mov	sl, #0
   1cd18:	str	sl, [fp, #-80]	; 0xffffffb0
   1cd1c:	b	1cd28 <__assert_fail@plt+0xb874>
   1cd20:	mov	sl, #0
   1cd24:	str	sl, [r6]
   1cd28:	ldr	ip, [sp, #44]	; 0x2c
   1cd2c:	ldr	lr, [sp, #20]
   1cd30:	b	1ce80 <__assert_fail@plt+0xb9cc>
   1cd34:	ldr	r1, [r8]
   1cd38:	str	r0, [sp, #52]	; 0x34
   1cd3c:	cmp	r1, #31
   1cd40:	beq	1ccb4 <__assert_fail@plt+0xb800>
   1cd44:	ldr	r0, [lr]
   1cd48:	add	r3, r1, #1
   1cd4c:	add	r7, r0, r1, lsl #5
   1cd50:	add	r2, sl, #20
   1cd54:	sub	r6, fp, #80	; 0x50
   1cd58:	str	r3, [r8]
   1cd5c:	str	r4, [r7, #4]!
   1cd60:	str	r4, [r7, #4]
   1cd64:	str	r4, [r7, #8]
   1cd68:	ldm	r2, {r0, r1}
   1cd6c:	mvn	r2, #0
   1cd70:	str	r4, [r7, #12]
   1cd74:	str	r4, [r7, #16]
   1cd78:	str	r2, [r7, #28]
   1cd7c:	str	r0, [r7, #20]
   1cd80:	bic	r0, r1, #786432	; 0xc0000
   1cd84:	str	r0, [r7, #24]
   1cd88:	mov	r0, r7
   1cd8c:	str	r7, [fp, #-80]	; 0xffffffb0
   1cd90:	b	1cdd4 <__assert_fail@plt+0xb920>
   1cd94:	add	r3, r1, #1
   1cd98:	add	r0, r0, r1, lsl #5
   1cd9c:	add	r2, sl, #20
   1cda0:	str	r3, [r8]
   1cda4:	str	r4, [r0, #4]!
   1cda8:	mvn	r3, #0
   1cdac:	str	r4, [r0, #4]
   1cdb0:	str	r4, [r0, #8]
   1cdb4:	ldm	r2, {r1, r2}
   1cdb8:	str	r4, [r0, #12]
   1cdbc:	str	r4, [r0, #16]
   1cdc0:	str	r3, [r0, #28]
   1cdc4:	str	r1, [r0, #20]
   1cdc8:	bic	r1, r2, #786432	; 0xc0000
   1cdcc:	str	r1, [r0, #24]
   1cdd0:	str	r0, [r6]
   1cdd4:	str	r5, [r0]
   1cdd8:	ldr	r0, [r6]
   1cddc:	ldr	r1, [r0, #24]
   1cde0:	orr	r1, r1, #262144	; 0x40000
   1cde4:	str	r1, [r0, #24]
   1cde8:	ldr	r0, [sl, #4]
   1cdec:	ldr	r5, [r6]
   1cdf0:	cmp	r0, #0
   1cdf4:	beq	1ce04 <__assert_fail@plt+0xb950>
   1cdf8:	add	r6, r5, #4
   1cdfc:	mov	sl, r0
   1ce00:	b	1ce38 <__assert_fail@plt+0xb984>
   1ce04:	mov	r1, #0
   1ce08:	mov	r0, sl
   1ce0c:	ldr	sl, [sl, #8]
   1ce10:	cmp	sl, r1
   1ce14:	cmpne	sl, #0
   1ce18:	bne	1ce34 <__assert_fail@plt+0xb980>
   1ce1c:	ldr	sl, [r0]
   1ce20:	ldr	r5, [r5]
   1ce24:	mov	r1, r0
   1ce28:	cmp	sl, #0
   1ce2c:	bne	1ce08 <__assert_fail@plt+0xb954>
   1ce30:	b	1ce7c <__assert_fail@plt+0xb9c8>
   1ce34:	add	r6, r5, #8
   1ce38:	ldr	r1, [r8]
   1ce3c:	cmp	r1, #31
   1ce40:	beq	1ce4c <__assert_fail@plt+0xb998>
   1ce44:	ldr	r0, [lr]
   1ce48:	b	1cd94 <__assert_fail@plt+0xb8e0>
   1ce4c:	mov	r0, #996	; 0x3e4
   1ce50:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ce54:	cmp	r0, #0
   1ce58:	beq	1cd20 <__assert_fail@plt+0xb86c>
   1ce5c:	ldr	lr, [sp, #20]
   1ce60:	ldr	ip, [sp, #44]	; 0x2c
   1ce64:	ldr	r1, [lr]
   1ce68:	str	r1, [r0]
   1ce6c:	mov	r1, #0
   1ce70:	str	r0, [lr]
   1ce74:	str	r1, [r8]
   1ce78:	b	1cd94 <__assert_fail@plt+0xb8e0>
   1ce7c:	mov	sl, r7
   1ce80:	ldr	r1, [r8]
   1ce84:	cmp	r1, #31
   1ce88:	beq	1cce4 <__assert_fail@plt+0xb830>
   1ce8c:	ldr	r0, [lr]
   1ce90:	add	r2, r1, #1
   1ce94:	add	r1, r0, r1, lsl #5
   1ce98:	mov	r0, #16
   1ce9c:	cmp	sl, #0
   1cea0:	str	r2, [r8]
   1cea4:	str	r4, [r1, #4]!
   1cea8:	stmib	r1, {r9, sl}
   1ceac:	str	r4, [r1, #12]
   1ceb0:	str	r4, [r1, #16]
   1ceb4:	str	r4, [r1, #20]
   1ceb8:	str	r0, [r1, #24]
   1cebc:	mvn	r0, #0
   1cec0:	str	r0, [r1, #28]
   1cec4:	str	r1, [r9]
   1cec8:	beq	1d0a0 <__assert_fail@plt+0xbbec>
   1cecc:	mov	r5, r1
   1ced0:	str	r1, [sl]
   1ced4:	ldr	r2, [sp, #52]	; 0x34
   1ced8:	ldr	r1, [sp, #8]
   1cedc:	mov	r9, r5
   1cee0:	add	r0, r2, #1
   1cee4:	cmp	r2, r1
   1cee8:	blt	1cd34 <__assert_fail@plt+0xb880>
   1ceec:	ldr	r1, [sp, #48]	; 0x30
   1cef0:	ldr	r2, [sp, #8]
   1cef4:	mov	r0, #0
   1cef8:	cmp	r2, r1
   1cefc:	bne	1cf0c <__assert_fail@plt+0xba58>
   1cf00:	ldr	r6, [sp, #24]
   1cf04:	mov	r7, r5
   1cf08:	b	1d0d8 <__assert_fail@plt+0xbc24>
   1cf0c:	mov	r9, sl
   1cf10:	ldr	r1, [r8]
   1cf14:	str	r5, [sp, #32]
   1cf18:	ldr	r6, [r9], #20
   1cf1c:	cmp	r1, #31
   1cf20:	beq	1d060 <__assert_fail@plt+0xbbac>
   1cf24:	ldr	r0, [lr]
   1cf28:	add	r2, r1, #1
   1cf2c:	add	r7, r0, r1, lsl #5
   1cf30:	str	r2, [r8]
   1cf34:	str	r4, [r7, #4]!
   1cf38:	mvn	r2, #0
   1cf3c:	str	r4, [r7, #4]
   1cf40:	str	r4, [r7, #8]
   1cf44:	ldm	r9, {r0, r1}
   1cf48:	str	r4, [r7, #12]
   1cf4c:	str	r4, [r7, #16]
   1cf50:	str	r2, [r7, #28]
   1cf54:	sub	r9, fp, #80	; 0x50
   1cf58:	str	r0, [r7, #20]
   1cf5c:	bic	r0, r1, #786432	; 0xc0000
   1cf60:	str	r0, [r7, #24]
   1cf64:	mov	r0, r7
   1cf68:	str	r7, [fp, #-80]	; 0xffffffb0
   1cf6c:	b	1cfb0 <__assert_fail@plt+0xbafc>
   1cf70:	add	r3, r1, #1
   1cf74:	add	r0, r0, r1, lsl #5
   1cf78:	add	r2, sl, #20
   1cf7c:	str	r3, [r8]
   1cf80:	str	r4, [r0, #4]!
   1cf84:	mvn	r3, #0
   1cf88:	str	r4, [r0, #4]
   1cf8c:	str	r4, [r0, #8]
   1cf90:	ldm	r2, {r1, r2}
   1cf94:	str	r4, [r0, #12]
   1cf98:	str	r4, [r0, #16]
   1cf9c:	str	r3, [r0, #28]
   1cfa0:	str	r1, [r0, #20]
   1cfa4:	bic	r1, r2, #786432	; 0xc0000
   1cfa8:	str	r1, [r0, #24]
   1cfac:	str	r0, [r9]
   1cfb0:	str	r6, [r0]
   1cfb4:	ldr	r0, [r9]
   1cfb8:	ldr	r1, [r0, #24]
   1cfbc:	orr	r1, r1, #262144	; 0x40000
   1cfc0:	str	r1, [r0, #24]
   1cfc4:	ldr	r0, [sl, #4]
   1cfc8:	ldr	r6, [r9]
   1cfcc:	cmp	r0, #0
   1cfd0:	beq	1cfe0 <__assert_fail@plt+0xbb2c>
   1cfd4:	add	r9, r6, #4
   1cfd8:	mov	sl, r0
   1cfdc:	b	1d01c <__assert_fail@plt+0xbb68>
   1cfe0:	ldr	r5, [sp, #48]	; 0x30
   1cfe4:	ldr	r9, [sp, #8]
   1cfe8:	mov	r1, #0
   1cfec:	mov	r0, sl
   1cff0:	ldr	sl, [sl, #8]
   1cff4:	cmp	sl, r1
   1cff8:	cmpne	sl, #0
   1cffc:	bne	1d018 <__assert_fail@plt+0xbb64>
   1d000:	ldr	sl, [r0]
   1d004:	ldr	r6, [r6]
   1d008:	mov	r1, r0
   1d00c:	cmp	sl, #0
   1d010:	bne	1cfec <__assert_fail@plt+0xbb38>
   1d014:	b	1c738 <__assert_fail@plt+0xb284>
   1d018:	add	r9, r6, #8
   1d01c:	ldr	r1, [r8]
   1d020:	cmp	r1, #31
   1d024:	beq	1d030 <__assert_fail@plt+0xbb7c>
   1d028:	ldr	r0, [lr]
   1d02c:	b	1cf70 <__assert_fail@plt+0xbabc>
   1d030:	mov	r0, #996	; 0x3e4
   1d034:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d038:	cmp	r0, #0
   1d03c:	beq	1d098 <__assert_fail@plt+0xbbe4>
   1d040:	ldr	lr, [sp, #20]
   1d044:	ldr	ip, [sp, #44]	; 0x2c
   1d048:	ldr	r1, [lr]
   1d04c:	str	r1, [r0]
   1d050:	mov	r1, #0
   1d054:	str	r0, [lr]
   1d058:	str	r1, [r8]
   1d05c:	b	1cf70 <__assert_fail@plt+0xbabc>
   1d060:	mov	r0, #996	; 0x3e4
   1d064:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d068:	cmp	r0, #0
   1d06c:	beq	1d090 <__assert_fail@plt+0xbbdc>
   1d070:	ldr	lr, [sp, #20]
   1d074:	ldr	ip, [sp, #44]	; 0x2c
   1d078:	ldr	r1, [lr]
   1d07c:	str	r1, [r0]
   1d080:	mov	r1, #0
   1d084:	str	r0, [lr]
   1d088:	str	r1, [r8]
   1d08c:	b	1cf28 <__assert_fail@plt+0xba74>
   1d090:	str	r4, [fp, #-80]	; 0xffffffb0
   1d094:	b	1d09c <__assert_fail@plt+0xbbe8>
   1d098:	str	r4, [r9]
   1d09c:	ldr	ip, [sp, #44]	; 0x2c
   1d0a0:	ldr	r0, [sp, #16]
   1d0a4:	ldr	r6, [sp, #24]
   1d0a8:	ldr	sl, [sp, #36]	; 0x24
   1d0ac:	mov	r1, #12
   1d0b0:	mov	r7, #0
   1d0b4:	str	r1, [r0]
   1d0b8:	clz	r0, r7
   1d0bc:	cmp	r7, #0
   1d0c0:	lsr	r0, r0, #5
   1d0c4:	bne	1d0d8 <__assert_fail@plt+0xbc24>
   1d0c8:	ldr	r1, [sp, #16]
   1d0cc:	ldr	r1, [r1]
   1d0d0:	cmp	r1, #0
   1d0d4:	bne	1d1c0 <__assert_fail@plt+0xbd0c>
   1d0d8:	ldr	r1, [sp, #28]
   1d0dc:	cmp	r1, #0
   1d0e0:	beq	1c490 <__assert_fail@plt+0xafdc>
   1d0e4:	ldrb	r1, [ip, #4]
   1d0e8:	cmp	r1, #23
   1d0ec:	cmpne	r1, #11
   1d0f0:	bne	1c490 <__assert_fail@plt+0xafdc>
   1d0f4:	ldr	r8, [sp, #16]
   1d0f8:	movw	r6, #255	; 0xff
   1d0fc:	cmp	r0, #0
   1d100:	movt	r6, #4
   1d104:	bne	1d19c <__assert_fail@plt+0xbce8>
   1d108:	mov	r5, r7
   1d10c:	ldr	r7, [r7, #4]
   1d110:	cmp	r7, #0
   1d114:	bne	1d108 <__assert_fail@plt+0xbc54>
   1d118:	ldr	r7, [r5, #8]
   1d11c:	cmp	r7, #0
   1d120:	bne	1d108 <__assert_fail@plt+0xbc54>
   1d124:	ldr	r0, [r5, #24]
   1d128:	and	r0, r0, r6
   1d12c:	cmp	r0, #3
   1d130:	beq	1d168 <__assert_fail@plt+0xbcb4>
   1d134:	cmp	r0, #6
   1d138:	bne	1d170 <__assert_fail@plt+0xbcbc>
   1d13c:	ldr	r4, [r5, #20]
   1d140:	ldr	r0, [r4]
   1d144:	bl	28878 <__assert_fail@plt+0x173c4>
   1d148:	ldr	r0, [r4, #4]
   1d14c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d150:	ldr	r0, [r4, #8]
   1d154:	bl	28878 <__assert_fail@plt+0x173c4>
   1d158:	ldr	r0, [r4, #12]
   1d15c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d160:	mov	r0, r4
   1d164:	b	1d16c <__assert_fail@plt+0xbcb8>
   1d168:	ldr	r0, [r5, #20]
   1d16c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d170:	ldr	r0, [r5]
   1d174:	cmp	r0, #0
   1d178:	beq	1d19c <__assert_fail@plt+0xbce8>
   1d17c:	ldr	r7, [r0, #8]
   1d180:	cmp	r7, r5
   1d184:	mov	r5, r0
   1d188:	beq	1d124 <__assert_fail@plt+0xbc70>
   1d18c:	cmp	r7, #0
   1d190:	mov	r5, r0
   1d194:	beq	1d124 <__assert_fail@plt+0xbc70>
   1d198:	b	1d108 <__assert_fail@plt+0xbc54>
   1d19c:	mov	r0, #13
   1d1a0:	mov	sl, #0
   1d1a4:	str	r0, [r8]
   1d1a8:	mov	r0, sl
   1d1ac:	sub	sp, fp, #28
   1d1b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d1b4:	mov	r7, r4
   1d1b8:	mov	r6, r9
   1d1bc:	b	1c444 <__assert_fail@plt+0xaf90>
   1d1c0:	cmp	sl, #0
   1d1c4:	beq	1b708 <__assert_fail@plt+0xa254>
   1d1c8:	movw	r6, #255	; 0xff
   1d1cc:	movt	r6, #4
   1d1d0:	mov	r5, sl
   1d1d4:	ldr	sl, [sl, #4]
   1d1d8:	cmp	sl, #0
   1d1dc:	bne	1d1d0 <__assert_fail@plt+0xbd1c>
   1d1e0:	ldr	sl, [r5, #8]
   1d1e4:	cmp	sl, #0
   1d1e8:	bne	1d1d0 <__assert_fail@plt+0xbd1c>
   1d1ec:	ldr	r0, [r5, #24]
   1d1f0:	and	r0, r0, r6
   1d1f4:	cmp	r0, #3
   1d1f8:	beq	1d230 <__assert_fail@plt+0xbd7c>
   1d1fc:	cmp	r0, #6
   1d200:	bne	1d238 <__assert_fail@plt+0xbd84>
   1d204:	ldr	r4, [r5, #20]
   1d208:	ldr	r0, [r4]
   1d20c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d210:	ldr	r0, [r4, #4]
   1d214:	bl	28878 <__assert_fail@plt+0x173c4>
   1d218:	ldr	r0, [r4, #8]
   1d21c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d220:	ldr	r0, [r4, #12]
   1d224:	bl	28878 <__assert_fail@plt+0x173c4>
   1d228:	mov	r0, r4
   1d22c:	b	1d234 <__assert_fail@plt+0xbd80>
   1d230:	ldr	r0, [r5, #20]
   1d234:	bl	28878 <__assert_fail@plt+0x173c4>
   1d238:	ldr	r0, [r5]
   1d23c:	cmp	r0, #0
   1d240:	beq	1b708 <__assert_fail@plt+0xa254>
   1d244:	ldr	sl, [r0, #8]
   1d248:	cmp	sl, r5
   1d24c:	mov	r5, r0
   1d250:	beq	1d1ec <__assert_fail@plt+0xbd38>
   1d254:	cmp	sl, #0
   1d258:	mov	r5, r0
   1d25c:	beq	1d1ec <__assert_fail@plt+0xbd38>
   1d260:	b	1d1d0 <__assert_fail@plt+0xbd1c>
   1d264:	cmp	r0, #2
   1d268:	blt	1d284 <__assert_fail@plt+0xbdd0>
   1d26c:	ldr	r0, [sl, #36]	; 0x24
   1d270:	cmp	r0, #0
   1d274:	bne	1c0ec <__assert_fail@plt+0xac38>
   1d278:	ldrb	r0, [sl, #16]
   1d27c:	tst	r0, #1
   1d280:	bne	1c0ec <__assert_fail@plt+0xac38>
   1d284:	ldr	r0, [sl]
   1d288:	bl	28878 <__assert_fail@plt+0x173c4>
   1d28c:	ldr	r0, [sl, #4]
   1d290:	bl	28878 <__assert_fail@plt+0x173c4>
   1d294:	ldr	r0, [sl, #8]
   1d298:	bl	28878 <__assert_fail@plt+0x173c4>
   1d29c:	ldr	r0, [sl, #12]
   1d2a0:	bl	28878 <__assert_fail@plt+0x173c4>
   1d2a4:	mov	r0, sl
   1d2a8:	bl	28878 <__assert_fail@plt+0x173c4>
   1d2ac:	ldr	r1, [r8, #64]	; 0x40
   1d2b0:	cmp	r1, #31
   1d2b4:	beq	1d790 <__assert_fail@plt+0xc2dc>
   1d2b8:	ldr	r0, [r8, #56]	; 0x38
   1d2bc:	add	r2, r1, #1
   1d2c0:	add	r0, r0, r1, lsl #5
   1d2c4:	ldr	lr, [sp, #44]	; 0x2c
   1d2c8:	mov	r1, #3
   1d2cc:	vmov.i32	q8, #0	; 0x00000000
   1d2d0:	str	r2, [r8, #64]	; 0x40
   1d2d4:	mov	r2, #0
   1d2d8:	add	r7, r0, #4
   1d2dc:	str	r2, [r0, #20]
   1d2e0:	str	r4, [r0, #24]
   1d2e4:	str	r1, [r0, #28]
   1d2e8:	mov	r0, #28
   1d2ec:	mov	r1, r7
   1d2f0:	vst1.32	{d16-d17}, [r1], r0
   1d2f4:	mvn	r0, #0
   1d2f8:	str	r0, [r1]
   1d2fc:	b	1c444 <__assert_fail@plt+0xaf90>
   1d300:	mov	r0, #996	; 0x3e4
   1d304:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d308:	cmp	r0, #0
   1d30c:	beq	1d604 <__assert_fail@plt+0xc150>
   1d310:	ldr	r1, [r8, #56]	; 0x38
   1d314:	ldr	lr, [sp, #44]	; 0x2c
   1d318:	str	r1, [r0]
   1d31c:	mov	r1, #0
   1d320:	str	r1, [r8, #64]	; 0x40
   1d324:	str	r0, [r8, #56]	; 0x38
   1d328:	b	1b558 <__assert_fail@plt+0xa0a4>
   1d32c:	mov	r9, r0
   1d330:	b	1d3ec <__assert_fail@plt+0xbf38>
   1d334:	mov	r9, #7
   1d338:	b	1d3ec <__assert_fail@plt+0xbf38>
   1d33c:	mov	r0, #2
   1d340:	b	1d7c8 <__assert_fail@plt+0xc314>
   1d344:	mov	r0, #6
   1d348:	b	1c348 <__assert_fail@plt+0xae94>
   1d34c:	mov	r0, #996	; 0x3e4
   1d350:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d354:	cmp	r0, #0
   1d358:	beq	1d604 <__assert_fail@plt+0xc150>
   1d35c:	ldr	r1, [r8, #56]	; 0x38
   1d360:	ldr	lr, [sp, #44]	; 0x2c
   1d364:	str	r1, [r0]
   1d368:	mov	r1, #0
   1d36c:	str	r1, [r8, #64]	; 0x40
   1d370:	str	r0, [r8, #56]	; 0x38
   1d374:	b	1b630 <__assert_fail@plt+0xa17c>
   1d378:	mov	r0, #996	; 0x3e4
   1d37c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d380:	cmp	r0, #0
   1d384:	beq	1d604 <__assert_fail@plt+0xc150>
   1d388:	ldr	r1, [r8, #56]	; 0x38
   1d38c:	ldr	r3, [sp, #24]
   1d390:	ldr	lr, [sp, #44]	; 0x2c
   1d394:	str	r1, [r0]
   1d398:	mov	r1, #0
   1d39c:	str	r1, [r8, #64]	; 0x40
   1d3a0:	str	r0, [r8, #56]	; 0x38
   1d3a4:	b	1b7ec <__assert_fail@plt+0xa338>
   1d3a8:	mov	r0, r4
   1d3ac:	bl	28878 <__assert_fail@plt+0x173c4>
   1d3b0:	mov	r0, r5
   1d3b4:	bl	28878 <__assert_fail@plt+0x173c4>
   1d3b8:	b	1c344 <__assert_fail@plt+0xae90>
   1d3bc:	mov	r0, #996	; 0x3e4
   1d3c0:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d3c4:	cmp	r0, #0
   1d3c8:	beq	1d604 <__assert_fail@plt+0xc150>
   1d3cc:	ldr	r1, [r8, #56]	; 0x38
   1d3d0:	ldr	lr, [sp, #44]	; 0x2c
   1d3d4:	str	r1, [r0]
   1d3d8:	mov	r1, #0
   1d3dc:	str	r1, [r8, #64]	; 0x40
   1d3e0:	str	r0, [r8, #56]	; 0x38
   1d3e4:	b	1b5d4 <__assert_fail@plt+0xa120>
   1d3e8:	mov	r9, #3
   1d3ec:	ldr	r0, [sp, #16]
   1d3f0:	ldr	r4, [sp, #52]	; 0x34
   1d3f4:	ldr	sl, [sp, #48]	; 0x30
   1d3f8:	str	r9, [r0]
   1d3fc:	ldr	r6, [sp, #40]	; 0x28
   1d400:	mov	r0, r4
   1d404:	bl	28878 <__assert_fail@plt+0x173c4>
   1d408:	ldr	r0, [sl]
   1d40c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d410:	ldr	r0, [sl, #4]
   1d414:	bl	28878 <__assert_fail@plt+0x173c4>
   1d418:	ldr	r0, [sl, #8]
   1d41c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d420:	ldr	r0, [sl, #12]
   1d424:	bl	28878 <__assert_fail@plt+0x173c4>
   1d428:	mov	r0, sl
   1d42c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d430:	ldr	r0, [sp, #16]
   1d434:	mov	r7, #0
   1d438:	mov	sl, #0
   1d43c:	ldr	r0, [r0]
   1d440:	b	1b4fc <__assert_fail@plt+0xa048>
   1d444:	mov	r0, #996	; 0x3e4
   1d448:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d44c:	cmp	r0, #0
   1d450:	beq	1d7c4 <__assert_fail@plt+0xc310>
   1d454:	ldr	r1, [r8, #56]	; 0x38
   1d458:	ldr	lr, [sp, #44]	; 0x2c
   1d45c:	str	r1, [r0]
   1d460:	mov	r1, #0
   1d464:	str	r1, [r8, #64]	; 0x40
   1d468:	str	r0, [r8, #56]	; 0x38
   1d46c:	b	1c108 <__assert_fail@plt+0xac54>
   1d470:	mov	r0, #996	; 0x3e4
   1d474:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d478:	cmp	r0, #0
   1d47c:	beq	1d7c4 <__assert_fail@plt+0xc310>
   1d480:	ldr	r1, [r8, #56]	; 0x38
   1d484:	ldr	lr, [sp, #44]	; 0x2c
   1d488:	str	r1, [r0]
   1d48c:	mov	r1, #0
   1d490:	str	r1, [r8, #64]	; 0x40
   1d494:	str	r0, [r8, #56]	; 0x38
   1d498:	b	1c1b4 <__assert_fail@plt+0xad00>
   1d49c:	mov	r0, #996	; 0x3e4
   1d4a0:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d4a4:	cmp	r0, #0
   1d4a8:	beq	1d7c4 <__assert_fail@plt+0xc310>
   1d4ac:	ldr	r1, [r8, #56]	; 0x38
   1d4b0:	ldr	lr, [sp, #44]	; 0x2c
   1d4b4:	str	r1, [r0]
   1d4b8:	mov	r1, #0
   1d4bc:	str	r1, [r8, #64]	; 0x40
   1d4c0:	str	r0, [r8, #56]	; 0x38
   1d4c4:	b	1c200 <__assert_fail@plt+0xad4c>
   1d4c8:	mov	r0, #996	; 0x3e4
   1d4cc:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d4d0:	cmp	r0, #0
   1d4d4:	beq	1d604 <__assert_fail@plt+0xc150>
   1d4d8:	ldr	r1, [r8, #56]	; 0x38
   1d4dc:	ldr	lr, [sp, #44]	; 0x2c
   1d4e0:	mov	r6, sl
   1d4e4:	str	r1, [r0]
   1d4e8:	mov	r1, #0
   1d4ec:	str	r1, [r8, #64]	; 0x40
   1d4f0:	str	r0, [r8, #56]	; 0x38
   1d4f4:	b	1c400 <__assert_fail@plt+0xaf4c>
   1d4f8:	mov	r0, r4
   1d4fc:	bl	28878 <__assert_fail@plt+0x173c4>
   1d500:	ldr	lr, [sp, #44]	; 0x2c
   1d504:	mov	r7, r9
   1d508:	b	1c444 <__assert_fail@plt+0xaf90>
   1d50c:	mov	r0, #996	; 0x3e4
   1d510:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d514:	cmp	r0, #0
   1d518:	beq	1d6ac <__assert_fail@plt+0xc1f8>
   1d51c:	ldr	r1, [r8, #56]	; 0x38
   1d520:	ldr	r7, [sp, #24]
   1d524:	ldr	lr, [sp, #44]	; 0x2c
   1d528:	mov	sl, #0
   1d52c:	str	r1, [r0]
   1d530:	mov	r1, #0
   1d534:	str	r1, [r8, #64]	; 0x40
   1d538:	str	r0, [r8, #56]	; 0x38
   1d53c:	b	1c2b0 <__assert_fail@plt+0xadfc>
   1d540:	mov	r0, #996	; 0x3e4
   1d544:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d548:	ldr	lr, [sp, #44]	; 0x2c
   1d54c:	cmp	r0, #0
   1d550:	beq	1c344 <__assert_fail@plt+0xae90>
   1d554:	ldr	r1, [r8, #56]	; 0x38
   1d558:	str	r1, [r0]
   1d55c:	mov	r1, #0
   1d560:	str	r1, [r8, #64]	; 0x40
   1d564:	str	r0, [r8, #56]	; 0x38
   1d568:	b	1c2fc <__assert_fail@plt+0xae48>
   1d56c:	mov	r0, #996	; 0x3e4
   1d570:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d574:	cmp	r0, #0
   1d578:	beq	1d76c <__assert_fail@plt+0xc2b8>
   1d57c:	ldr	r1, [r8, #56]	; 0x38
   1d580:	ldr	r7, [sp, #24]
   1d584:	ldr	lr, [sp, #44]	; 0x2c
   1d588:	mov	sl, #0
   1d58c:	str	r1, [r0]
   1d590:	mov	r1, #0
   1d594:	str	r1, [r8, #64]	; 0x40
   1d598:	str	r0, [r8, #56]	; 0x38
   1d59c:	b	1b794 <__assert_fail@plt+0xa2e0>
   1d5a0:	mov	r0, #996	; 0x3e4
   1d5a4:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d5a8:	cmp	r0, #0
   1d5ac:	beq	1d778 <__assert_fail@plt+0xc2c4>
   1d5b0:	ldr	r1, [r8, #56]	; 0x38
   1d5b4:	ldr	r7, [sp, #24]
   1d5b8:	ldr	lr, [sp, #44]	; 0x2c
   1d5bc:	mov	sl, #0
   1d5c0:	str	r1, [r0]
   1d5c4:	mov	r1, #0
   1d5c8:	str	r1, [r8, #64]	; 0x40
   1d5cc:	str	r0, [r8, #56]	; 0x38
   1d5d0:	b	1c258 <__assert_fail@plt+0xada4>
   1d5d4:	mov	r0, #996	; 0x3e4
   1d5d8:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d5dc:	cmp	r0, #0
   1d5e0:	beq	1d604 <__assert_fail@plt+0xc150>
   1d5e4:	ldr	r1, [r8, #56]	; 0x38
   1d5e8:	ldr	r7, [sp, #24]
   1d5ec:	ldr	lr, [sp, #44]	; 0x2c
   1d5f0:	str	r1, [r0]
   1d5f4:	mov	r1, #0
   1d5f8:	str	r1, [r8, #64]	; 0x40
   1d5fc:	str	r0, [r8, #56]	; 0x38
   1d600:	b	1c368 <__assert_fail@plt+0xaeb4>
   1d604:	mov	r0, #12
   1d608:	ldr	r1, [sp, #16]
   1d60c:	mov	sl, #0
   1d610:	str	r0, [r1]
   1d614:	b	1d1a8 <__assert_fail@plt+0xbcf4>
   1d618:	mov	r4, #0
   1d61c:	mov	r9, #0
   1d620:	b	1d62c <__assert_fail@plt+0xc178>
   1d624:	mov	r9, #4
   1d628:	mov	r4, #128	; 0x80
   1d62c:	bl	1137c <__ctype_b_loc@plt>
   1d630:	ldr	r0, [r0]
   1d634:	ldr	r7, [sp, #24]
   1d638:	ldr	lr, [sp, #44]	; 0x2c
   1d63c:	mov	r1, #1
   1d640:	mov	sl, #0
   1d644:	add	r5, r0, r4, lsl #1
   1d648:	add	r0, r8, r9, lsl #2
   1d64c:	mov	ip, r6
   1d650:	mov	r3, #0
   1d654:	add	r2, r0, #96	; 0x60
   1d658:	mov	r0, r5
   1d65c:	add	r6, r4, r3
   1d660:	cmp	r6, #95	; 0x5f
   1d664:	beq	1d674 <__assert_fail@plt+0xc1c0>
   1d668:	ldrh	r6, [r0]
   1d66c:	ands	r6, r6, #8
   1d670:	beq	1d680 <__assert_fail@plt+0xc1cc>
   1d674:	ldr	r6, [r2]
   1d678:	orr	r6, r6, r1, lsl r3
   1d67c:	str	r6, [r2]
   1d680:	add	r3, r3, #1
   1d684:	add	r0, r0, #2
   1d688:	cmp	r3, #32
   1d68c:	bne	1d65c <__assert_fail@plt+0xc1a8>
   1d690:	add	r9, r9, #1
   1d694:	add	r5, r5, #64	; 0x40
   1d698:	add	r4, r4, #32
   1d69c:	mov	r6, ip
   1d6a0:	cmp	r9, #8
   1d6a4:	bne	1d648 <__assert_fail@plt+0xc194>
   1d6a8:	b	1b764 <__assert_fail@plt+0xa2b0>
   1d6ac:	ldr	r7, [sp, #24]
   1d6b0:	ldr	lr, [sp, #44]	; 0x2c
   1d6b4:	mov	r6, #0
   1d6b8:	mov	sl, #0
   1d6bc:	b	1c2ec <__assert_fail@plt+0xae38>
   1d6c0:	cmp	r9, #0
   1d6c4:	beq	1d764 <__assert_fail@plt+0xc2b0>
   1d6c8:	movw	r5, #255	; 0xff
   1d6cc:	movt	r5, #4
   1d6d0:	mov	r6, r9
   1d6d4:	ldr	r9, [r9, #4]
   1d6d8:	cmp	r9, #0
   1d6dc:	bne	1d6d0 <__assert_fail@plt+0xc21c>
   1d6e0:	ldr	r9, [r6, #8]
   1d6e4:	cmp	r9, #0
   1d6e8:	bne	1d6d0 <__assert_fail@plt+0xc21c>
   1d6ec:	ldr	r0, [r6, #24]
   1d6f0:	and	r0, r0, r5
   1d6f4:	cmp	r0, #3
   1d6f8:	beq	1d730 <__assert_fail@plt+0xc27c>
   1d6fc:	cmp	r0, #6
   1d700:	bne	1d738 <__assert_fail@plt+0xc284>
   1d704:	ldr	r4, [r6, #20]
   1d708:	ldr	r0, [r4]
   1d70c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d710:	ldr	r0, [r4, #4]
   1d714:	bl	28878 <__assert_fail@plt+0x173c4>
   1d718:	ldr	r0, [r4, #8]
   1d71c:	bl	28878 <__assert_fail@plt+0x173c4>
   1d720:	ldr	r0, [r4, #12]
   1d724:	bl	28878 <__assert_fail@plt+0x173c4>
   1d728:	mov	r0, r4
   1d72c:	b	1d734 <__assert_fail@plt+0xc280>
   1d730:	ldr	r0, [r6, #20]
   1d734:	bl	28878 <__assert_fail@plt+0x173c4>
   1d738:	ldr	r0, [r6]
   1d73c:	cmp	r0, #0
   1d740:	beq	1d764 <__assert_fail@plt+0xc2b0>
   1d744:	ldr	r9, [r0, #8]
   1d748:	cmp	r9, r6
   1d74c:	mov	r6, r0
   1d750:	beq	1d6ec <__assert_fail@plt+0xc238>
   1d754:	cmp	r9, #0
   1d758:	mov	r6, r0
   1d75c:	beq	1d6ec <__assert_fail@plt+0xc238>
   1d760:	b	1d6d0 <__assert_fail@plt+0xc21c>
   1d764:	mov	r0, #8
   1d768:	b	1d608 <__assert_fail@plt+0xc154>
   1d76c:	mov	r5, #0
   1d770:	mov	r0, #9
   1d774:	b	1d780 <__assert_fail@plt+0xc2cc>
   1d778:	mov	r5, #0
   1d77c:	mov	r0, #10
   1d780:	ldr	r7, [sp, #24]
   1d784:	ldr	lr, [sp, #44]	; 0x2c
   1d788:	mov	sl, #0
   1d78c:	b	1c298 <__assert_fail@plt+0xade4>
   1d790:	mov	r0, #996	; 0x3e4
   1d794:	bl	286b0 <__assert_fail@plt+0x171fc>
   1d798:	cmp	r0, #0
   1d79c:	beq	1d7c4 <__assert_fail@plt+0xc310>
   1d7a0:	ldr	r1, [r8, #56]	; 0x38
   1d7a4:	str	r1, [r0]
   1d7a8:	mov	r1, #0
   1d7ac:	str	r1, [r8, #64]	; 0x40
   1d7b0:	str	r0, [r8, #56]	; 0x38
   1d7b4:	b	1d2bc <__assert_fail@plt+0xbe08>
   1d7b8:	ldr	r6, [sp, #40]	; 0x28
   1d7bc:	ldr	r4, [sp, #52]	; 0x34
   1d7c0:	ldr	sl, [sp, #48]	; 0x30
   1d7c4:	mov	r0, #12
   1d7c8:	ldr	r1, [sp, #16]
   1d7cc:	str	r0, [r1]
   1d7d0:	b	1d400 <__assert_fail@plt+0xbf4c>
   1d7d4:	mov	r0, r6
   1d7d8:	bl	28878 <__assert_fail@plt+0x173c4>
   1d7dc:	mov	r0, r9
   1d7e0:	bl	28878 <__assert_fail@plt+0x173c4>
   1d7e4:	mov	r9, #12
   1d7e8:	b	1d3ec <__assert_fail@plt+0xbf38>
   1d7ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d7f0:	add	fp, sp, #28
   1d7f4:	sub	sp, sp, #12
   1d7f8:	mov	r9, r1
   1d7fc:	mov	r6, r0
   1d800:	mov	r4, #0
   1d804:	mov	r0, #32
   1d808:	mov	r1, #1
   1d80c:	mov	sl, r3
   1d810:	mov	r5, r2
   1d814:	str	r4, [sp, #8]
   1d818:	bl	2865c <__assert_fail@plt+0x171a8>
   1d81c:	ldr	r1, [fp, #12]
   1d820:	cmp	r0, #0
   1d824:	beq	1db74 <__assert_fail@plt+0xc6c0>
   1d828:	mov	r7, r0
   1d82c:	mov	r0, #40	; 0x28
   1d830:	mov	r1, #1
   1d834:	bl	2865c <__assert_fail@plt+0x171a8>
   1d838:	cmp	r0, #0
   1d83c:	beq	1da94 <__assert_fail@plt+0xc5e0>
   1d840:	mov	r8, r0
   1d844:	ldrb	r0, [r0, #16]
   1d848:	ldr	r1, [fp, #8]
   1d84c:	mov	r4, #0
   1d850:	add	r3, sp, #8
   1d854:	str	r5, [sp]
   1d858:	mov	r2, r8
   1d85c:	str	r4, [sp, #4]
   1d860:	and	r0, r0, #254	; 0xfe
   1d864:	orr	r0, r0, r1
   1d868:	mov	r1, r7
   1d86c:	strb	r0, [r8, #16]
   1d870:	mov	r0, r9
   1d874:	bl	1dfe4 <__assert_fail@plt+0xcb30>
   1d878:	cmp	r0, #0
   1d87c:	bne	1dab0 <__assert_fail@plt+0xc5fc>
   1d880:	ldrb	r0, [sl]
   1d884:	cmp	r0, #0
   1d888:	beq	1d8b4 <__assert_fail@plt+0xc400>
   1d88c:	add	r1, sl, #1
   1d890:	mov	r2, #1
   1d894:	ubfx	r3, r0, #5, #3
   1d898:	and	r0, r0, #31
   1d89c:	ldr	r5, [r7, r3, lsl #2]
   1d8a0:	orr	r0, r5, r2, lsl r0
   1d8a4:	str	r0, [r7, r3, lsl #2]
   1d8a8:	ldrb	r0, [r1], #1
   1d8ac:	cmp	r0, #0
   1d8b0:	bne	1d894 <__assert_fail@plt+0xc3e0>
   1d8b4:	ldr	r0, [fp, #8]
   1d8b8:	cmp	r0, #0
   1d8bc:	beq	1d8dc <__assert_fail@plt+0xc428>
   1d8c0:	vld1.32	{d16-d17}, [r7]
   1d8c4:	mov	r0, r7
   1d8c8:	vmvn	q8, q8
   1d8cc:	vst1.32	{d16-d17}, [r0]!
   1d8d0:	vld1.32	{d16-d17}, [r0]
   1d8d4:	vmvn	q8, q8
   1d8d8:	vst1.32	{d16-d17}, [r0]
   1d8dc:	ldr	r0, [r6, #92]	; 0x5c
   1d8e0:	cmp	r0, #2
   1d8e4:	blt	1d960 <__assert_fail@plt+0xc4ac>
   1d8e8:	ldm	r7, {r0, r1, r2, ip}
   1d8ec:	ldr	r5, [r6, #60]	; 0x3c
   1d8f0:	ldr	r3, [r5]
   1d8f4:	and	r0, r0, r3
   1d8f8:	str	r0, [r7]
   1d8fc:	ldr	r0, [r5, #4]
   1d900:	and	r0, r1, r0
   1d904:	str	r0, [r7, #4]
   1d908:	ldr	r0, [r5, #8]
   1d90c:	and	r0, r2, r0
   1d910:	str	r0, [r7, #8]
   1d914:	ldr	r0, [r5, #12]
   1d918:	and	r0, ip, r0
   1d91c:	str	r0, [r7, #12]
   1d920:	ldr	r0, [r7, #16]
   1d924:	ldr	r1, [r5, #16]
   1d928:	and	r0, r0, r1
   1d92c:	str	r0, [r7, #16]
   1d930:	ldr	r0, [r5, #20]
   1d934:	ldr	r1, [r7, #20]
   1d938:	and	r0, r1, r0
   1d93c:	str	r0, [r7, #20]
   1d940:	ldr	r0, [r5, #24]
   1d944:	ldr	r1, [r7, #24]
   1d948:	and	r0, r1, r0
   1d94c:	str	r0, [r7, #24]
   1d950:	ldr	r0, [r5, #28]
   1d954:	ldr	r1, [r7, #28]
   1d958:	and	r0, r1, r0
   1d95c:	str	r0, [r7, #28]
   1d960:	ldr	r1, [r6, #64]	; 0x40
   1d964:	cmp	r1, #31
   1d968:	beq	1daf0 <__assert_fail@plt+0xc63c>
   1d96c:	ldr	r0, [r6, #56]	; 0x38
   1d970:	add	r2, r1, #1
   1d974:	add	r0, r0, r1, lsl #5
   1d978:	mov	r1, #3
   1d97c:	vmov.i32	q8, #0	; 0x00000000
   1d980:	str	r2, [r6, #64]	; 0x40
   1d984:	mov	r2, #0
   1d988:	add	r5, r0, #4
   1d98c:	str	r2, [r0, #20]
   1d990:	str	r7, [r0, #24]
   1d994:	str	r1, [r0, #28]
   1d998:	mov	r0, #28
   1d99c:	mov	r1, r5
   1d9a0:	vst1.32	{d16-d17}, [r1], r0
   1d9a4:	mvn	r0, #0
   1d9a8:	str	r0, [r1]
   1d9ac:	ldr	r0, [r6, #92]	; 0x5c
   1d9b0:	cmp	r0, #2
   1d9b4:	blt	1da5c <__assert_fail@plt+0xc5a8>
   1d9b8:	ldrb	r0, [r6, #88]	; 0x58
   1d9bc:	orr	r0, r0, #2
   1d9c0:	strb	r0, [r6, #88]	; 0x58
   1d9c4:	ldr	r1, [r6, #64]	; 0x40
   1d9c8:	cmp	r1, #31
   1d9cc:	beq	1db18 <__assert_fail@plt+0xc664>
   1d9d0:	ldr	r0, [r6, #56]	; 0x38
   1d9d4:	add	r0, r0, r1, lsl #5
   1d9d8:	add	r2, r1, #1
   1d9dc:	mov	r1, #6
   1d9e0:	mov	r4, #0
   1d9e4:	vmov.i32	q8, #0	; 0x00000000
   1d9e8:	add	r7, r0, #4
   1d9ec:	str	r2, [r6, #64]	; 0x40
   1d9f0:	str	r4, [r0, #20]
   1d9f4:	str	r8, [r0, #24]
   1d9f8:	str	r1, [r0, #28]
   1d9fc:	mov	r0, #28
   1da00:	mov	r1, r7
   1da04:	vst1.32	{d16-d17}, [r1], r0
   1da08:	mvn	r0, #0
   1da0c:	str	r0, [r1]
   1da10:	ldr	r1, [r6, #64]	; 0x40
   1da14:	cmp	r1, #31
   1da18:	beq	1db80 <__assert_fail@plt+0xc6cc>
   1da1c:	ldr	r0, [r6, #56]	; 0x38
   1da20:	add	r2, r1, #1
   1da24:	add	r4, r0, r1, lsl #5
   1da28:	mov	r0, #0
   1da2c:	mov	r1, #10
   1da30:	str	r2, [r6, #64]	; 0x40
   1da34:	str	r0, [r4, #4]!
   1da38:	mvn	r2, #0
   1da3c:	add	r3, r4, #20
   1da40:	stmib	r4, {r5, r7}
   1da44:	str	r0, [r4, #12]
   1da48:	str	r0, [r4, #16]
   1da4c:	stm	r3, {r0, r1, r2}
   1da50:	str	r4, [r5]
   1da54:	str	r4, [r7]
   1da58:	b	1da88 <__assert_fail@plt+0xc5d4>
   1da5c:	ldr	r0, [r8]
   1da60:	bl	28878 <__assert_fail@plt+0x173c4>
   1da64:	ldr	r0, [r8, #4]
   1da68:	bl	28878 <__assert_fail@plt+0x173c4>
   1da6c:	ldr	r0, [r8, #8]
   1da70:	bl	28878 <__assert_fail@plt+0x173c4>
   1da74:	ldr	r0, [r8, #12]
   1da78:	bl	28878 <__assert_fail@plt+0x173c4>
   1da7c:	mov	r0, r8
   1da80:	bl	28878 <__assert_fail@plt+0x173c4>
   1da84:	mov	r4, r5
   1da88:	mov	r0, r4
   1da8c:	sub	sp, fp, #28
   1da90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da94:	mov	r0, r7
   1da98:	bl	28878 <__assert_fail@plt+0x173c4>
   1da9c:	ldr	r1, [fp, #12]
   1daa0:	mov	r0, #12
   1daa4:	mov	r4, #0
   1daa8:	str	r0, [r1]
   1daac:	b	1da88 <__assert_fail@plt+0xc5d4>
   1dab0:	mov	r5, r0
   1dab4:	mov	r0, r7
   1dab8:	bl	28878 <__assert_fail@plt+0x173c4>
   1dabc:	ldr	r0, [r8]
   1dac0:	bl	28878 <__assert_fail@plt+0x173c4>
   1dac4:	ldr	r0, [r8, #4]
   1dac8:	bl	28878 <__assert_fail@plt+0x173c4>
   1dacc:	ldr	r0, [r8, #8]
   1dad0:	bl	28878 <__assert_fail@plt+0x173c4>
   1dad4:	ldr	r0, [r8, #12]
   1dad8:	bl	28878 <__assert_fail@plt+0x173c4>
   1dadc:	mov	r0, r8
   1dae0:	bl	28878 <__assert_fail@plt+0x173c4>
   1dae4:	ldr	r0, [fp, #12]
   1dae8:	str	r5, [r0]
   1daec:	b	1da88 <__assert_fail@plt+0xc5d4>
   1daf0:	mov	r0, #996	; 0x3e4
   1daf4:	bl	286b0 <__assert_fail@plt+0x171fc>
   1daf8:	cmp	r0, #0
   1dafc:	beq	1db40 <__assert_fail@plt+0xc68c>
   1db00:	ldr	r1, [r6, #56]	; 0x38
   1db04:	str	r1, [r0]
   1db08:	mov	r1, #0
   1db0c:	str	r1, [r6, #64]	; 0x40
   1db10:	str	r0, [r6, #56]	; 0x38
   1db14:	b	1d970 <__assert_fail@plt+0xc4bc>
   1db18:	mov	r0, #996	; 0x3e4
   1db1c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1db20:	cmp	r0, #0
   1db24:	beq	1db40 <__assert_fail@plt+0xc68c>
   1db28:	ldr	r1, [r6, #56]	; 0x38
   1db2c:	str	r1, [r0]
   1db30:	mov	r1, #0
   1db34:	str	r1, [r6, #64]	; 0x40
   1db38:	str	r0, [r6, #56]	; 0x38
   1db3c:	b	1d9d4 <__assert_fail@plt+0xc520>
   1db40:	mov	r0, r7
   1db44:	bl	28878 <__assert_fail@plt+0x173c4>
   1db48:	ldr	r0, [r8]
   1db4c:	bl	28878 <__assert_fail@plt+0x173c4>
   1db50:	ldr	r0, [r8, #4]
   1db54:	bl	28878 <__assert_fail@plt+0x173c4>
   1db58:	ldr	r0, [r8, #8]
   1db5c:	bl	28878 <__assert_fail@plt+0x173c4>
   1db60:	ldr	r0, [r8, #12]
   1db64:	bl	28878 <__assert_fail@plt+0x173c4>
   1db68:	mov	r0, r8
   1db6c:	bl	28878 <__assert_fail@plt+0x173c4>
   1db70:	ldr	r1, [fp, #12]
   1db74:	mov	r0, #12
   1db78:	str	r0, [r1]
   1db7c:	b	1da88 <__assert_fail@plt+0xc5d4>
   1db80:	mov	r0, #996	; 0x3e4
   1db84:	bl	286b0 <__assert_fail@plt+0x171fc>
   1db88:	cmp	r0, #0
   1db8c:	beq	1da88 <__assert_fail@plt+0xc5d4>
   1db90:	ldr	r1, [r6, #56]	; 0x38
   1db94:	str	r1, [r0]
   1db98:	mov	r1, #0
   1db9c:	str	r1, [r6, #64]	; 0x40
   1dba0:	str	r0, [r6, #56]	; 0x38
   1dba4:	b	1da20 <__assert_fail@plt+0xc56c>
   1dba8:	push	{fp, lr}
   1dbac:	mov	fp, sp
   1dbb0:	ldr	ip, [r1, #40]	; 0x28
   1dbb4:	ldr	r3, [r1, #56]	; 0x38
   1dbb8:	cmp	r3, ip
   1dbbc:	ble	1dc3c <__assert_fail@plt+0xc788>
   1dbc0:	ldr	r3, [r1, #4]
   1dbc4:	ldrb	lr, [r3, ip]
   1dbc8:	strb	lr, [r0]
   1dbcc:	ldr	r3, [r1, #80]	; 0x50
   1dbd0:	cmp	r3, #2
   1dbd4:	blt	1dbf8 <__assert_fail@plt+0xc744>
   1dbd8:	ldr	r3, [r1, #28]
   1dbdc:	ldr	ip, [r1, #40]	; 0x28
   1dbe0:	cmp	ip, r3
   1dbe4:	beq	1dbf8 <__assert_fail@plt+0xc744>
   1dbe8:	ldr	r3, [r1, #8]
   1dbec:	ldr	r3, [r3, ip, lsl #2]
   1dbf0:	cmn	r3, #1
   1dbf4:	beq	1dcec <__assert_fail@plt+0xc838>
   1dbf8:	tst	r2, #1
   1dbfc:	beq	1dc50 <__assert_fail@plt+0xc79c>
   1dc00:	cmp	lr, #92	; 0x5c
   1dc04:	bne	1dc50 <__assert_fail@plt+0xc79c>
   1dc08:	ldr	r2, [r1, #40]	; 0x28
   1dc0c:	ldr	r3, [r1, #48]	; 0x30
   1dc10:	add	r2, r2, #1
   1dc14:	cmp	r2, r3
   1dc18:	bge	1dcec <__assert_fail@plt+0xc838>
   1dc1c:	str	r2, [r1, #40]	; 0x28
   1dc20:	ldr	r1, [r1, #4]
   1dc24:	ldrb	r2, [r1, r2]
   1dc28:	mov	r1, #1
   1dc2c:	strb	r1, [r0, #4]
   1dc30:	strb	r2, [r0]
   1dc34:	mov	r0, r1
   1dc38:	pop	{fp, pc}
   1dc3c:	mov	r1, #2
   1dc40:	strb	r1, [r0, #4]
   1dc44:	mov	r1, #0
   1dc48:	mov	r0, r1
   1dc4c:	pop	{fp, pc}
   1dc50:	cmp	lr, #92	; 0x5c
   1dc54:	bgt	1dca8 <__assert_fail@plt+0xc7f4>
   1dc58:	cmp	lr, #45	; 0x2d
   1dc5c:	beq	1dcc0 <__assert_fail@plt+0xc80c>
   1dc60:	cmp	lr, #91	; 0x5b
   1dc64:	bne	1dcec <__assert_fail@plt+0xc838>
   1dc68:	ldr	r3, [r1, #40]	; 0x28
   1dc6c:	ldr	ip, [r1, #48]	; 0x30
   1dc70:	add	r3, r3, #1
   1dc74:	cmp	r3, ip
   1dc78:	bge	1dcdc <__assert_fail@plt+0xc828>
   1dc7c:	ldr	r1, [r1, #4]
   1dc80:	ldrb	r1, [r1, r3]
   1dc84:	cmp	r1, #61	; 0x3d
   1dc88:	strb	r1, [r0]
   1dc8c:	beq	1dcfc <__assert_fail@plt+0xc848>
   1dc90:	cmp	r1, #58	; 0x3a
   1dc94:	beq	1dd04 <__assert_fail@plt+0xc850>
   1dc98:	cmp	r1, #46	; 0x2e
   1dc9c:	bne	1dce4 <__assert_fail@plt+0xc830>
   1dca0:	mov	r1, #26
   1dca4:	b	1dd10 <__assert_fail@plt+0xc85c>
   1dca8:	cmp	lr, #93	; 0x5d
   1dcac:	beq	1dcc8 <__assert_fail@plt+0xc814>
   1dcb0:	cmp	lr, #94	; 0x5e
   1dcb4:	bne	1dcec <__assert_fail@plt+0xc838>
   1dcb8:	mov	r1, #25
   1dcbc:	b	1dccc <__assert_fail@plt+0xc818>
   1dcc0:	mov	r1, #22
   1dcc4:	b	1dccc <__assert_fail@plt+0xc818>
   1dcc8:	mov	r1, #21
   1dccc:	strb	r1, [r0, #4]
   1dcd0:	mov	r1, #1
   1dcd4:	mov	r0, r1
   1dcd8:	pop	{fp, pc}
   1dcdc:	mov	r1, #0
   1dce0:	strb	r1, [r0]
   1dce4:	mov	r1, #91	; 0x5b
   1dce8:	strb	r1, [r0]
   1dcec:	mov	r1, #1
   1dcf0:	strb	r1, [r0, #4]
   1dcf4:	mov	r0, r1
   1dcf8:	pop	{fp, pc}
   1dcfc:	mov	r1, #28
   1dd00:	b	1dd10 <__assert_fail@plt+0xc85c>
   1dd04:	tst	r2, #4
   1dd08:	beq	1dce4 <__assert_fail@plt+0xc830>
   1dd0c:	mov	r1, #30
   1dd10:	strb	r1, [r0, #4]
   1dd14:	mov	r1, #2
   1dd18:	mov	r0, r1
   1dd1c:	pop	{fp, pc}
   1dd20:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1dd24:	add	fp, sp, #24
   1dd28:	sub	sp, sp, #8
   1dd2c:	mov	r5, r2
   1dd30:	ldr	r2, [r1, #80]	; 0x50
   1dd34:	mov	r9, r0
   1dd38:	ldr	r0, [r1, #40]	; 0x28
   1dd3c:	cmp	r2, #1
   1dd40:	beq	1ddb0 <__assert_fail@plt+0xc8fc>
   1dd44:	ldr	r4, [r1, #28]
   1dd48:	add	r2, r0, #1
   1dd4c:	cmp	r2, r4
   1dd50:	bge	1ddb0 <__assert_fail@plt+0xc8fc>
   1dd54:	ldr	ip, [r1, #8]
   1dd58:	mov	r2, #1
   1dd5c:	add	r6, ip, r0, lsl #2
   1dd60:	ldr	r7, [r6, r2, lsl #2]
   1dd64:	cmn	r7, #1
   1dd68:	bne	1dd80 <__assert_fail@plt+0xc8cc>
   1dd6c:	add	r2, r2, #1
   1dd70:	add	r7, r0, r2
   1dd74:	cmp	r7, r4
   1dd78:	blt	1dd60 <__assert_fail@plt+0xc8ac>
   1dd7c:	b	1dd88 <__assert_fail@plt+0xc8d4>
   1dd80:	cmp	r2, #2
   1dd84:	bcc	1ddb0 <__assert_fail@plt+0xc8fc>
   1dd88:	mov	r3, #1
   1dd8c:	str	r3, [r9]
   1dd90:	ldr	r0, [ip, r0, lsl #2]
   1dd94:	str	r0, [r9, #4]
   1dd98:	ldr	r0, [r1, #40]	; 0x28
   1dd9c:	add	r0, r0, r2
   1dda0:	str	r0, [r1, #40]	; 0x28
   1dda4:	mov	r0, #0
   1dda8:	sub	sp, fp, #24
   1ddac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ddb0:	add	r2, r0, r3
   1ddb4:	str	r2, [r1, #40]	; 0x28
   1ddb8:	ldrb	r6, [r5, #4]
   1ddbc:	sub	r0, r6, #22
   1ddc0:	cmp	r0, #8
   1ddc4:	bhi	1dfcc <__assert_fail@plt+0xcb18>
   1ddc8:	add	r3, pc, #0
   1ddcc:	ldr	pc, [r3, r0, lsl #2]
   1ddd0:	andeq	sp, r1, r4, lsr #31
   1ddd4:	andeq	sp, r1, ip, asr #31
   1ddd8:	andeq	sp, r1, ip, asr #31
   1dddc:	andeq	sp, r1, ip, asr #31
   1dde0:	strdeq	sp, [r1], -r4
   1dde4:	andeq	sp, r1, ip, asr #31
   1dde8:	strdeq	sp, [r1], -r4
   1ddec:	andeq	sp, r1, ip, asr #31
   1ddf0:	strdeq	sp, [r1], -r4
   1ddf4:	ldr	r3, [r1, #56]	; 0x38
   1ddf8:	mov	r0, #7
   1ddfc:	cmp	r3, r2
   1de00:	ble	1dfdc <__assert_fail@plt+0xcb28>
   1de04:	ldrb	r3, [r5]
   1de08:	mov	r2, #0
   1de0c:	b	1de18 <__assert_fail@plt+0xc964>
   1de10:	ldrb	r6, [r5, #4]
   1de14:	add	r2, r2, #1
   1de18:	uxtb	r7, r6
   1de1c:	cmp	r7, #30
   1de20:	bne	1de30 <__assert_fail@plt+0xc97c>
   1de24:	ldrb	r7, [r1, #75]	; 0x4b
   1de28:	cmp	r7, #0
   1de2c:	bne	1de80 <__assert_fail@plt+0xc9cc>
   1de30:	ldr	r4, [r1, #40]	; 0x28
   1de34:	ldr	r7, [r1, #4]
   1de38:	add	r6, r4, #1
   1de3c:	str	r6, [r1, #40]	; 0x28
   1de40:	ldrb	r4, [r7, r4]
   1de44:	ldr	r7, [r1, #56]	; 0x38
   1de48:	cmp	r7, r6
   1de4c:	ble	1dfdc <__assert_fail@plt+0xcb28>
   1de50:	uxtb	r7, r4
   1de54:	cmp	r7, r3
   1de58:	bne	1de6c <__assert_fail@plt+0xc9b8>
   1de5c:	ldr	r7, [r1, #4]
   1de60:	ldrb	r7, [r7, r6]
   1de64:	cmp	r7, #93	; 0x5d
   1de68:	beq	1df54 <__assert_fail@plt+0xcaa0>
   1de6c:	ldr	r7, [r9, #4]
   1de70:	cmp	r2, #30
   1de74:	strb	r4, [r7, r2]
   1de78:	bls	1de10 <__assert_fail@plt+0xc95c>
   1de7c:	b	1dfdc <__assert_fail@plt+0xcb28>
   1de80:	ldrb	r7, [r1, #76]	; 0x4c
   1de84:	cmp	r7, #0
   1de88:	beq	1df20 <__assert_fail@plt+0xca6c>
   1de8c:	ldr	lr, [r1, #28]
   1de90:	ldr	ip, [r1, #40]	; 0x28
   1de94:	cmp	ip, lr
   1de98:	beq	1deac <__assert_fail@plt+0xc9f8>
   1de9c:	ldr	r4, [r1, #8]
   1dea0:	ldr	r4, [r4, ip, lsl #2]
   1dea4:	cmn	r4, #1
   1dea8:	beq	1df40 <__assert_fail@plt+0xca8c>
   1deac:	ldr	r6, [r1, #12]
   1deb0:	ldr	r7, [r1, #24]
   1deb4:	ldr	r4, [r1]
   1deb8:	ldr	r6, [r6, ip, lsl #2]
   1debc:	add	r6, r7, r6
   1dec0:	add	r4, r4, r6
   1dec4:	ldrsb	r4, [r4]
   1dec8:	cmn	r4, #1
   1decc:	ble	1df40 <__assert_fail@plt+0xca8c>
   1ded0:	ldr	r7, [r1, #80]	; 0x50
   1ded4:	mov	r6, #1
   1ded8:	cmp	r7, #1
   1dedc:	beq	1df14 <__assert_fail@plt+0xca60>
   1dee0:	add	r7, ip, #1
   1dee4:	cmp	r7, lr
   1dee8:	bge	1df14 <__assert_fail@plt+0xca60>
   1deec:	ldr	r6, [r1, #8]
   1def0:	add	r8, r6, ip, lsl #2
   1def4:	mov	r6, #1
   1def8:	ldr	r7, [r8, r6, lsl #2]
   1defc:	cmn	r7, #1
   1df00:	bne	1df14 <__assert_fail@plt+0xca60>
   1df04:	add	r6, r6, #1
   1df08:	add	r7, ip, r6
   1df0c:	cmp	r7, lr
   1df10:	blt	1def8 <__assert_fail@plt+0xca44>
   1df14:	add	r6, r6, ip
   1df18:	str	r6, [r1, #40]	; 0x28
   1df1c:	b	1de44 <__assert_fail@plt+0xc990>
   1df20:	ldr	r7, [r1, #40]	; 0x28
   1df24:	ldr	r4, [r1, #24]
   1df28:	ldr	ip, [r1]
   1df2c:	add	r6, r7, #1
   1df30:	add	r7, r7, r4
   1df34:	str	r6, [r1, #40]	; 0x28
   1df38:	ldrb	r4, [ip, r7]
   1df3c:	b	1de44 <__assert_fail@plt+0xc990>
   1df40:	add	r6, ip, #1
   1df44:	str	r6, [r1, #40]	; 0x28
   1df48:	ldr	r7, [r1, #4]
   1df4c:	ldrb	r4, [r7, ip]
   1df50:	b	1de44 <__assert_fail@plt+0xc990>
   1df54:	add	r0, r6, #1
   1df58:	str	r0, [r1, #40]	; 0x28
   1df5c:	mov	r0, #0
   1df60:	ldr	r1, [r9, #4]
   1df64:	strb	r0, [r1, r2]
   1df68:	ldrb	r1, [r5, #4]
   1df6c:	cmp	r1, #30
   1df70:	beq	1df8c <__assert_fail@plt+0xcad8>
   1df74:	cmp	r1, #28
   1df78:	beq	1df94 <__assert_fail@plt+0xcae0>
   1df7c:	cmp	r1, #26
   1df80:	bne	1dfdc <__assert_fail@plt+0xcb28>
   1df84:	mov	r1, #3
   1df88:	b	1df98 <__assert_fail@plt+0xcae4>
   1df8c:	mov	r1, #4
   1df90:	b	1df98 <__assert_fail@plt+0xcae4>
   1df94:	mov	r1, #2
   1df98:	str	r1, [r9]
   1df9c:	sub	sp, fp, #24
   1dfa0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1dfa4:	ldr	r0, [fp, #12]
   1dfa8:	cmp	r0, #0
   1dfac:	bne	1dfcc <__assert_fail@plt+0xcb18>
   1dfb0:	ldr	r2, [fp, #8]
   1dfb4:	mov	r0, sp
   1dfb8:	bl	1dba8 <__assert_fail@plt+0xc6f4>
   1dfbc:	ldrb	r1, [sp, #4]
   1dfc0:	mov	r0, #11
   1dfc4:	cmp	r1, #21
   1dfc8:	bne	1dfdc <__assert_fail@plt+0xcb28>
   1dfcc:	mov	r0, #0
   1dfd0:	str	r0, [r9]
   1dfd4:	ldrb	r1, [r5]
   1dfd8:	strb	r1, [r9, #4]
   1dfdc:	sub	sp, fp, #24
   1dfe0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1dfe4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1dfe8:	add	fp, sp, #24
   1dfec:	mov	r8, r0
   1dff0:	ldrb	r0, [fp, #14]
   1dff4:	ldr	r6, [fp, #8]
   1dff8:	mov	r5, r3
   1dffc:	mov	r7, r2
   1e000:	mov	r4, r1
   1e004:	tst	r0, #64	; 0x40
   1e008:	beq	1e044 <__assert_fail@plt+0xcb90>
   1e00c:	movw	r1, #40042	; 0x9c6a
   1e010:	mov	r0, r6
   1e014:	movt	r1, #2
   1e018:	bl	111fc <strcmp@plt>
   1e01c:	cmp	r0, #0
   1e020:	beq	1e03c <__assert_fail@plt+0xcb88>
   1e024:	movw	r1, #40048	; 0x9c70
   1e028:	mov	r0, r6
   1e02c:	movt	r1, #2
   1e030:	bl	111fc <strcmp@plt>
   1e034:	cmp	r0, #0
   1e038:	bne	1e044 <__assert_fail@plt+0xcb90>
   1e03c:	movw	r6, #40054	; 0x9c76
   1e040:	movt	r6, #2
   1e044:	ldr	r0, [r5]
   1e048:	ldr	r1, [r7, #36]	; 0x24
   1e04c:	cmp	r0, r1
   1e050:	beq	1e570 <__assert_fail@plt+0xd0bc>
   1e054:	mov	r0, r6
   1e058:	bl	111cc <wctype@plt>
   1e05c:	ldr	r2, [r7, #36]	; 0x24
   1e060:	ldr	r1, [r7, #12]
   1e064:	add	r3, r2, #1
   1e068:	str	r3, [r7, #36]	; 0x24
   1e06c:	str	r0, [r1, r2, lsl #2]
   1e070:	movw	r1, #40030	; 0x9c5e
   1e074:	mov	r0, r6
   1e078:	movt	r1, #2
   1e07c:	bl	111fc <strcmp@plt>
   1e080:	cmp	r0, #0
   1e084:	beq	1e1e8 <__assert_fail@plt+0xcd34>
   1e088:	movw	r1, #40060	; 0x9c7c
   1e08c:	mov	r0, r6
   1e090:	movt	r1, #2
   1e094:	bl	111fc <strcmp@plt>
   1e098:	cmp	r0, #0
   1e09c:	beq	1e23c <__assert_fail@plt+0xcd88>
   1e0a0:	movw	r1, #40048	; 0x9c70
   1e0a4:	mov	r0, r6
   1e0a8:	movt	r1, #2
   1e0ac:	bl	111fc <strcmp@plt>
   1e0b0:	cmp	r0, #0
   1e0b4:	beq	1e290 <__assert_fail@plt+0xcddc>
   1e0b8:	movw	r1, #40036	; 0x9c64
   1e0bc:	mov	r0, r6
   1e0c0:	movt	r1, #2
   1e0c4:	bl	111fc <strcmp@plt>
   1e0c8:	cmp	r0, #0
   1e0cc:	beq	1e2e4 <__assert_fail@plt+0xce30>
   1e0d0:	movw	r1, #40054	; 0x9c76
   1e0d4:	mov	r0, r6
   1e0d8:	movt	r1, #2
   1e0dc:	bl	111fc <strcmp@plt>
   1e0e0:	cmp	r0, #0
   1e0e4:	beq	1e338 <__assert_fail@plt+0xce84>
   1e0e8:	movw	r1, #40091	; 0x9c9b
   1e0ec:	mov	r0, r6
   1e0f0:	movt	r1, #2
   1e0f4:	bl	111fc <strcmp@plt>
   1e0f8:	cmp	r0, #0
   1e0fc:	beq	1e38c <__assert_fail@plt+0xced8>
   1e100:	movw	r1, #40066	; 0x9c82
   1e104:	mov	r0, r6
   1e108:	movt	r1, #2
   1e10c:	bl	111fc <strcmp@plt>
   1e110:	cmp	r0, #0
   1e114:	beq	1e3e0 <__assert_fail@plt+0xcf2c>
   1e118:	movw	r1, #40042	; 0x9c6a
   1e11c:	mov	r0, r6
   1e120:	movt	r1, #2
   1e124:	bl	111fc <strcmp@plt>
   1e128:	cmp	r0, #0
   1e12c:	beq	1e430 <__assert_fail@plt+0xcf7c>
   1e130:	movw	r1, #40072	; 0x9c88
   1e134:	mov	r0, r6
   1e138:	movt	r1, #2
   1e13c:	bl	111fc <strcmp@plt>
   1e140:	cmp	r0, #0
   1e144:	beq	1e480 <__assert_fail@plt+0xcfcc>
   1e148:	movw	r1, #40078	; 0x9c8e
   1e14c:	mov	r0, r6
   1e150:	movt	r1, #2
   1e154:	bl	111fc <strcmp@plt>
   1e158:	cmp	r0, #0
   1e15c:	beq	1e4d0 <__assert_fail@plt+0xd01c>
   1e160:	movw	r1, #40084	; 0x9c94
   1e164:	mov	r0, r6
   1e168:	movt	r1, #2
   1e16c:	bl	111fc <strcmp@plt>
   1e170:	cmp	r0, #0
   1e174:	beq	1e520 <__assert_fail@plt+0xd06c>
   1e178:	movw	r1, #40090	; 0x9c9a
   1e17c:	mov	r0, r6
   1e180:	movt	r1, #2
   1e184:	bl	111fc <strcmp@plt>
   1e188:	mov	r1, r0
   1e18c:	mov	r0, #4
   1e190:	cmp	r1, #0
   1e194:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e198:	bl	1137c <__ctype_b_loc@plt>
   1e19c:	ldr	r1, [r0]
   1e1a0:	mov	r2, #0
   1e1a4:	mov	r3, #1
   1e1a8:	cmp	r8, #0
   1e1ac:	bne	1e6d8 <__assert_fail@plt+0xd224>
   1e1b0:	ldrb	r0, [r1, #1]
   1e1b4:	tst	r0, #16
   1e1b8:	beq	1e1d0 <__assert_fail@plt+0xcd1c>
   1e1bc:	ubfx	r0, r2, #5, #3
   1e1c0:	and	r6, r2, #31
   1e1c4:	ldr	r7, [r4, r0, lsl #2]
   1e1c8:	orr	r7, r7, r3, lsl r6
   1e1cc:	str	r7, [r4, r0, lsl #2]
   1e1d0:	add	r2, r2, #1
   1e1d4:	add	r1, r1, #2
   1e1d8:	mov	r0, #0
   1e1dc:	cmp	r2, #256	; 0x100
   1e1e0:	bne	1e1b0 <__assert_fail@plt+0xccfc>
   1e1e4:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e1e8:	bl	1137c <__ctype_b_loc@plt>
   1e1ec:	ldr	r1, [r0]
   1e1f0:	cmp	r8, #0
   1e1f4:	bne	1e614 <__assert_fail@plt+0xd160>
   1e1f8:	mov	r0, #0
   1e1fc:	mov	r2, #1
   1e200:	b	1e218 <__assert_fail@plt+0xcd64>
   1e204:	add	r0, r0, #1
   1e208:	add	r1, r1, #2
   1e20c:	cmp	r0, #256	; 0x100
   1e210:	moveq	r0, #0
   1e214:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e218:	ldrb	r3, [r1]
   1e21c:	tst	r3, #8
   1e220:	beq	1e204 <__assert_fail@plt+0xcd50>
   1e224:	ubfx	r3, r0, #5, #3
   1e228:	and	r6, r0, #31
   1e22c:	ldr	r7, [r4, r3, lsl #2]
   1e230:	orr	r7, r7, r2, lsl r6
   1e234:	str	r7, [r4, r3, lsl #2]
   1e238:	b	1e204 <__assert_fail@plt+0xcd50>
   1e23c:	bl	1137c <__ctype_b_loc@plt>
   1e240:	ldr	r1, [r0]
   1e244:	cmp	r8, #0
   1e248:	bne	1e694 <__assert_fail@plt+0xd1e0>
   1e24c:	mov	r0, #0
   1e250:	mov	r2, #1
   1e254:	b	1e26c <__assert_fail@plt+0xcdb8>
   1e258:	add	r0, r0, #1
   1e25c:	add	r1, r1, #2
   1e260:	cmp	r0, #256	; 0x100
   1e264:	moveq	r0, #0
   1e268:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e26c:	ldrb	r3, [r1]
   1e270:	tst	r3, #2
   1e274:	beq	1e258 <__assert_fail@plt+0xcda4>
   1e278:	ubfx	r3, r0, #5, #3
   1e27c:	and	r6, r0, #31
   1e280:	ldr	r7, [r4, r3, lsl #2]
   1e284:	orr	r7, r7, r2, lsl r6
   1e288:	str	r7, [r4, r3, lsl #2]
   1e28c:	b	1e258 <__assert_fail@plt+0xcda4>
   1e290:	bl	1137c <__ctype_b_loc@plt>
   1e294:	ldr	r1, [r0]
   1e298:	cmp	r8, #0
   1e29c:	bne	1e750 <__assert_fail@plt+0xd29c>
   1e2a0:	mov	r0, #0
   1e2a4:	mov	r2, #1
   1e2a8:	b	1e2c0 <__assert_fail@plt+0xce0c>
   1e2ac:	add	r0, r0, #1
   1e2b0:	add	r1, r1, #2
   1e2b4:	cmp	r0, #256	; 0x100
   1e2b8:	moveq	r0, #0
   1e2bc:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e2c0:	ldrb	r3, [r1, #1]
   1e2c4:	tst	r3, #2
   1e2c8:	beq	1e2ac <__assert_fail@plt+0xcdf8>
   1e2cc:	ubfx	r3, r0, #5, #3
   1e2d0:	and	r6, r0, #31
   1e2d4:	ldr	r7, [r4, r3, lsl #2]
   1e2d8:	orr	r7, r7, r2, lsl r6
   1e2dc:	str	r7, [r4, r3, lsl #2]
   1e2e0:	b	1e2ac <__assert_fail@plt+0xcdf8>
   1e2e4:	bl	1137c <__ctype_b_loc@plt>
   1e2e8:	ldr	r1, [r0]
   1e2ec:	cmp	r8, #0
   1e2f0:	bne	1e7d0 <__assert_fail@plt+0xd31c>
   1e2f4:	mov	r0, #0
   1e2f8:	mov	r2, #1
   1e2fc:	b	1e314 <__assert_fail@plt+0xce60>
   1e300:	add	r0, r0, #1
   1e304:	add	r1, r1, #2
   1e308:	cmp	r0, #256	; 0x100
   1e30c:	moveq	r0, #0
   1e310:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e314:	ldrb	r3, [r1, #1]
   1e318:	tst	r3, #32
   1e31c:	beq	1e300 <__assert_fail@plt+0xce4c>
   1e320:	ubfx	r3, r0, #5, #3
   1e324:	and	r6, r0, #31
   1e328:	ldr	r7, [r4, r3, lsl #2]
   1e32c:	orr	r7, r7, r2, lsl r6
   1e330:	str	r7, [r4, r3, lsl #2]
   1e334:	b	1e300 <__assert_fail@plt+0xce4c>
   1e338:	bl	1137c <__ctype_b_loc@plt>
   1e33c:	ldr	r1, [r0]
   1e340:	cmp	r8, #0
   1e344:	bne	1e814 <__assert_fail@plt+0xd360>
   1e348:	mov	r0, #0
   1e34c:	mov	r2, #1
   1e350:	b	1e368 <__assert_fail@plt+0xceb4>
   1e354:	add	r0, r0, #1
   1e358:	add	r1, r1, #2
   1e35c:	cmp	r0, #256	; 0x100
   1e360:	moveq	r0, #0
   1e364:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e368:	ldrb	r3, [r1, #1]
   1e36c:	tst	r3, #4
   1e370:	beq	1e354 <__assert_fail@plt+0xcea0>
   1e374:	ubfx	r3, r0, #5, #3
   1e378:	and	r6, r0, #31
   1e37c:	ldr	r7, [r4, r3, lsl #2]
   1e380:	orr	r7, r7, r2, lsl r6
   1e384:	str	r7, [r4, r3, lsl #2]
   1e388:	b	1e354 <__assert_fail@plt+0xcea0>
   1e38c:	bl	1137c <__ctype_b_loc@plt>
   1e390:	ldr	r1, [r0]
   1e394:	cmp	r8, #0
   1e398:	bne	1e858 <__assert_fail@plt+0xd3a4>
   1e39c:	mov	r0, #0
   1e3a0:	mov	r2, #1
   1e3a4:	b	1e3bc <__assert_fail@plt+0xcf08>
   1e3a8:	add	r0, r0, #1
   1e3ac:	add	r1, r1, #2
   1e3b0:	cmp	r0, #256	; 0x100
   1e3b4:	moveq	r0, #0
   1e3b8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e3bc:	ldrb	r3, [r1, #1]
   1e3c0:	tst	r3, #8
   1e3c4:	beq	1e3a8 <__assert_fail@plt+0xcef4>
   1e3c8:	ubfx	r3, r0, #5, #3
   1e3cc:	and	r6, r0, #31
   1e3d0:	ldr	r7, [r4, r3, lsl #2]
   1e3d4:	orr	r7, r7, r2, lsl r6
   1e3d8:	str	r7, [r4, r3, lsl #2]
   1e3dc:	b	1e3a8 <__assert_fail@plt+0xcef4>
   1e3e0:	bl	1137c <__ctype_b_loc@plt>
   1e3e4:	ldr	r1, [r0]
   1e3e8:	mov	r2, #0
   1e3ec:	mov	r3, #1
   1e3f0:	cmp	r8, #0
   1e3f4:	bne	1e59c <__assert_fail@plt+0xd0e8>
   1e3f8:	ldrb	r0, [r1, #1]
   1e3fc:	tst	r0, #64	; 0x40
   1e400:	beq	1e418 <__assert_fail@plt+0xcf64>
   1e404:	ubfx	r0, r2, #5, #3
   1e408:	and	r6, r2, #31
   1e40c:	ldr	r7, [r4, r0, lsl #2]
   1e410:	orr	r7, r7, r3, lsl r6
   1e414:	str	r7, [r4, r0, lsl #2]
   1e418:	add	r2, r2, #1
   1e41c:	add	r1, r1, #2
   1e420:	mov	r0, #0
   1e424:	cmp	r2, #256	; 0x100
   1e428:	bne	1e3f8 <__assert_fail@plt+0xcf44>
   1e42c:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e430:	bl	1137c <__ctype_b_loc@plt>
   1e434:	ldr	r1, [r0]
   1e438:	mov	r2, #0
   1e43c:	mov	r3, #1
   1e440:	cmp	r8, #0
   1e444:	bne	1e5d8 <__assert_fail@plt+0xd124>
   1e448:	ldrb	r0, [r1, #1]
   1e44c:	tst	r0, #1
   1e450:	beq	1e468 <__assert_fail@plt+0xcfb4>
   1e454:	ubfx	r0, r2, #5, #3
   1e458:	and	r6, r2, #31
   1e45c:	ldr	r7, [r4, r0, lsl #2]
   1e460:	orr	r7, r7, r3, lsl r6
   1e464:	str	r7, [r4, r0, lsl #2]
   1e468:	add	r2, r2, #1
   1e46c:	add	r1, r1, #2
   1e470:	mov	r0, #0
   1e474:	cmp	r2, #256	; 0x100
   1e478:	bne	1e448 <__assert_fail@plt+0xcf94>
   1e47c:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e480:	bl	1137c <__ctype_b_loc@plt>
   1e484:	ldr	r1, [r0]
   1e488:	mov	r2, #0
   1e48c:	mov	r3, #1
   1e490:	cmp	r8, #0
   1e494:	bne	1e658 <__assert_fail@plt+0xd1a4>
   1e498:	ldrb	r0, [r1]
   1e49c:	tst	r0, #1
   1e4a0:	beq	1e4b8 <__assert_fail@plt+0xd004>
   1e4a4:	ubfx	r0, r2, #5, #3
   1e4a8:	and	r6, r2, #31
   1e4ac:	ldr	r7, [r4, r0, lsl #2]
   1e4b0:	orr	r7, r7, r3, lsl r6
   1e4b4:	str	r7, [r4, r0, lsl #2]
   1e4b8:	add	r2, r2, #1
   1e4bc:	add	r1, r1, #2
   1e4c0:	mov	r0, #0
   1e4c4:	cmp	r2, #256	; 0x100
   1e4c8:	bne	1e498 <__assert_fail@plt+0xcfe4>
   1e4cc:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e4d0:	bl	1137c <__ctype_b_loc@plt>
   1e4d4:	ldr	r1, [r0]
   1e4d8:	mov	r2, #0
   1e4dc:	mov	r3, #1
   1e4e0:	cmp	r8, #0
   1e4e4:	bne	1e714 <__assert_fail@plt+0xd260>
   1e4e8:	ldrsh	r0, [r1]
   1e4ec:	cmn	r0, #1
   1e4f0:	bgt	1e508 <__assert_fail@plt+0xd054>
   1e4f4:	ubfx	r0, r2, #5, #3
   1e4f8:	and	r6, r2, #31
   1e4fc:	ldr	r7, [r4, r0, lsl #2]
   1e500:	orr	r7, r7, r3, lsl r6
   1e504:	str	r7, [r4, r0, lsl #2]
   1e508:	add	r2, r2, #1
   1e50c:	add	r1, r1, #2
   1e510:	mov	r0, #0
   1e514:	cmp	r2, #256	; 0x100
   1e518:	bne	1e4e8 <__assert_fail@plt+0xd034>
   1e51c:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e520:	bl	1137c <__ctype_b_loc@plt>
   1e524:	ldr	r1, [r0]
   1e528:	mov	r2, #0
   1e52c:	mov	r3, #1
   1e530:	cmp	r8, #0
   1e534:	bne	1e794 <__assert_fail@plt+0xd2e0>
   1e538:	ldrb	r0, [r1]
   1e53c:	tst	r0, #4
   1e540:	beq	1e558 <__assert_fail@plt+0xd0a4>
   1e544:	ubfx	r0, r2, #5, #3
   1e548:	and	r6, r2, #31
   1e54c:	ldr	r7, [r4, r0, lsl #2]
   1e550:	orr	r7, r7, r3, lsl r6
   1e554:	str	r7, [r4, r0, lsl #2]
   1e558:	add	r2, r2, #1
   1e55c:	add	r1, r1, #2
   1e560:	mov	r0, #0
   1e564:	cmp	r2, #256	; 0x100
   1e568:	bne	1e538 <__assert_fail@plt+0xd084>
   1e56c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e570:	mov	r1, #1
   1e574:	orr	r9, r1, r0, lsl #1
   1e578:	ldr	r0, [r7, #12]
   1e57c:	lsl	r1, r9, #2
   1e580:	bl	286e0 <__assert_fail@plt+0x1722c>
   1e584:	cmp	r0, #0
   1e588:	moveq	r0, #12
   1e58c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e590:	str	r0, [r7, #12]
   1e594:	str	r9, [r5]
   1e598:	b	1e054 <__assert_fail@plt+0xcba0>
   1e59c:	ldrb	r0, [r1, #1]
   1e5a0:	tst	r0, #64	; 0x40
   1e5a4:	beq	1e5c0 <__assert_fail@plt+0xd10c>
   1e5a8:	ldrb	r0, [r8, r2]
   1e5ac:	ubfx	r7, r0, #5, #3
   1e5b0:	and	r0, r0, #31
   1e5b4:	ldr	r6, [r4, r7, lsl #2]
   1e5b8:	orr	r0, r6, r3, lsl r0
   1e5bc:	str	r0, [r4, r7, lsl #2]
   1e5c0:	add	r2, r2, #1
   1e5c4:	add	r1, r1, #2
   1e5c8:	mov	r0, #0
   1e5cc:	cmp	r2, #256	; 0x100
   1e5d0:	bne	1e59c <__assert_fail@plt+0xd0e8>
   1e5d4:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e5d8:	ldrb	r0, [r1, #1]
   1e5dc:	tst	r0, #1
   1e5e0:	beq	1e5fc <__assert_fail@plt+0xd148>
   1e5e4:	ldrb	r0, [r8, r2]
   1e5e8:	ubfx	r7, r0, #5, #3
   1e5ec:	and	r0, r0, #31
   1e5f0:	ldr	r6, [r4, r7, lsl #2]
   1e5f4:	orr	r0, r6, r3, lsl r0
   1e5f8:	str	r0, [r4, r7, lsl #2]
   1e5fc:	add	r2, r2, #1
   1e600:	add	r1, r1, #2
   1e604:	mov	r0, #0
   1e608:	cmp	r2, #256	; 0x100
   1e60c:	bne	1e5d8 <__assert_fail@plt+0xd124>
   1e610:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e614:	mov	r2, #0
   1e618:	mov	r3, #1
   1e61c:	ldrb	r0, [r1]
   1e620:	tst	r0, #8
   1e624:	beq	1e640 <__assert_fail@plt+0xd18c>
   1e628:	ldrb	r0, [r8, r2]
   1e62c:	ubfx	r7, r0, #5, #3
   1e630:	and	r0, r0, #31
   1e634:	ldr	r6, [r4, r7, lsl #2]
   1e638:	orr	r0, r6, r3, lsl r0
   1e63c:	str	r0, [r4, r7, lsl #2]
   1e640:	add	r2, r2, #1
   1e644:	add	r1, r1, #2
   1e648:	mov	r0, #0
   1e64c:	cmp	r2, #256	; 0x100
   1e650:	bne	1e61c <__assert_fail@plt+0xd168>
   1e654:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e658:	ldrb	r0, [r1]
   1e65c:	tst	r0, #1
   1e660:	beq	1e67c <__assert_fail@plt+0xd1c8>
   1e664:	ldrb	r0, [r8, r2]
   1e668:	ubfx	r7, r0, #5, #3
   1e66c:	and	r0, r0, #31
   1e670:	ldr	r6, [r4, r7, lsl #2]
   1e674:	orr	r0, r6, r3, lsl r0
   1e678:	str	r0, [r4, r7, lsl #2]
   1e67c:	add	r2, r2, #1
   1e680:	add	r1, r1, #2
   1e684:	mov	r0, #0
   1e688:	cmp	r2, #256	; 0x100
   1e68c:	bne	1e658 <__assert_fail@plt+0xd1a4>
   1e690:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e694:	mov	r2, #0
   1e698:	mov	r3, #1
   1e69c:	ldrb	r0, [r1]
   1e6a0:	tst	r0, #2
   1e6a4:	beq	1e6c0 <__assert_fail@plt+0xd20c>
   1e6a8:	ldrb	r0, [r8, r2]
   1e6ac:	ubfx	r7, r0, #5, #3
   1e6b0:	and	r0, r0, #31
   1e6b4:	ldr	r6, [r4, r7, lsl #2]
   1e6b8:	orr	r0, r6, r3, lsl r0
   1e6bc:	str	r0, [r4, r7, lsl #2]
   1e6c0:	add	r2, r2, #1
   1e6c4:	add	r1, r1, #2
   1e6c8:	mov	r0, #0
   1e6cc:	cmp	r2, #256	; 0x100
   1e6d0:	bne	1e69c <__assert_fail@plt+0xd1e8>
   1e6d4:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e6d8:	ldrb	r0, [r1, #1]
   1e6dc:	tst	r0, #16
   1e6e0:	beq	1e6fc <__assert_fail@plt+0xd248>
   1e6e4:	ldrb	r0, [r8, r2]
   1e6e8:	ubfx	r7, r0, #5, #3
   1e6ec:	and	r0, r0, #31
   1e6f0:	ldr	r6, [r4, r7, lsl #2]
   1e6f4:	orr	r0, r6, r3, lsl r0
   1e6f8:	str	r0, [r4, r7, lsl #2]
   1e6fc:	add	r2, r2, #1
   1e700:	add	r1, r1, #2
   1e704:	mov	r0, #0
   1e708:	cmp	r2, #256	; 0x100
   1e70c:	bne	1e6d8 <__assert_fail@plt+0xd224>
   1e710:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e714:	ldrsh	r0, [r1]
   1e718:	cmn	r0, #1
   1e71c:	bgt	1e738 <__assert_fail@plt+0xd284>
   1e720:	ldrb	r0, [r8, r2]
   1e724:	ubfx	r7, r0, #5, #3
   1e728:	and	r0, r0, #31
   1e72c:	ldr	r6, [r4, r7, lsl #2]
   1e730:	orr	r0, r6, r3, lsl r0
   1e734:	str	r0, [r4, r7, lsl #2]
   1e738:	add	r2, r2, #1
   1e73c:	add	r1, r1, #2
   1e740:	mov	r0, #0
   1e744:	cmp	r2, #256	; 0x100
   1e748:	bne	1e714 <__assert_fail@plt+0xd260>
   1e74c:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e750:	mov	r2, #0
   1e754:	mov	r3, #1
   1e758:	ldrb	r0, [r1, #1]
   1e75c:	tst	r0, #2
   1e760:	beq	1e77c <__assert_fail@plt+0xd2c8>
   1e764:	ldrb	r0, [r8, r2]
   1e768:	ubfx	r7, r0, #5, #3
   1e76c:	and	r0, r0, #31
   1e770:	ldr	r6, [r4, r7, lsl #2]
   1e774:	orr	r0, r6, r3, lsl r0
   1e778:	str	r0, [r4, r7, lsl #2]
   1e77c:	add	r2, r2, #1
   1e780:	add	r1, r1, #2
   1e784:	mov	r0, #0
   1e788:	cmp	r2, #256	; 0x100
   1e78c:	bne	1e758 <__assert_fail@plt+0xd2a4>
   1e790:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e794:	ldrb	r0, [r1]
   1e798:	tst	r0, #4
   1e79c:	beq	1e7b8 <__assert_fail@plt+0xd304>
   1e7a0:	ldrb	r0, [r8, r2]
   1e7a4:	ubfx	r7, r0, #5, #3
   1e7a8:	and	r0, r0, #31
   1e7ac:	ldr	r6, [r4, r7, lsl #2]
   1e7b0:	orr	r0, r6, r3, lsl r0
   1e7b4:	str	r0, [r4, r7, lsl #2]
   1e7b8:	add	r2, r2, #1
   1e7bc:	add	r1, r1, #2
   1e7c0:	mov	r0, #0
   1e7c4:	cmp	r2, #256	; 0x100
   1e7c8:	bne	1e794 <__assert_fail@plt+0xd2e0>
   1e7cc:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e7d0:	mov	r2, #0
   1e7d4:	mov	r3, #1
   1e7d8:	ldrb	r0, [r1, #1]
   1e7dc:	tst	r0, #32
   1e7e0:	beq	1e7fc <__assert_fail@plt+0xd348>
   1e7e4:	ldrb	r0, [r8, r2]
   1e7e8:	ubfx	r7, r0, #5, #3
   1e7ec:	and	r0, r0, #31
   1e7f0:	ldr	r6, [r4, r7, lsl #2]
   1e7f4:	orr	r0, r6, r3, lsl r0
   1e7f8:	str	r0, [r4, r7, lsl #2]
   1e7fc:	add	r2, r2, #1
   1e800:	add	r1, r1, #2
   1e804:	mov	r0, #0
   1e808:	cmp	r2, #256	; 0x100
   1e80c:	bne	1e7d8 <__assert_fail@plt+0xd324>
   1e810:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e814:	mov	r2, #0
   1e818:	mov	r3, #1
   1e81c:	ldrb	r0, [r1, #1]
   1e820:	tst	r0, #4
   1e824:	beq	1e840 <__assert_fail@plt+0xd38c>
   1e828:	ldrb	r0, [r8, r2]
   1e82c:	ubfx	r7, r0, #5, #3
   1e830:	and	r0, r0, #31
   1e834:	ldr	r6, [r4, r7, lsl #2]
   1e838:	orr	r0, r6, r3, lsl r0
   1e83c:	str	r0, [r4, r7, lsl #2]
   1e840:	add	r2, r2, #1
   1e844:	add	r1, r1, #2
   1e848:	mov	r0, #0
   1e84c:	cmp	r2, #256	; 0x100
   1e850:	bne	1e81c <__assert_fail@plt+0xd368>
   1e854:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e858:	mov	r2, #0
   1e85c:	mov	r3, #1
   1e860:	ldrb	r0, [r1, #1]
   1e864:	tst	r0, #8
   1e868:	beq	1e884 <__assert_fail@plt+0xd3d0>
   1e86c:	ldrb	r0, [r8, r2]
   1e870:	ubfx	r7, r0, #5, #3
   1e874:	and	r0, r0, #31
   1e878:	ldr	r6, [r4, r7, lsl #2]
   1e87c:	orr	r0, r6, r3, lsl r0
   1e880:	str	r0, [r4, r7, lsl #2]
   1e884:	add	r2, r2, #1
   1e888:	add	r1, r1, #2
   1e88c:	mov	r0, #0
   1e890:	cmp	r2, #256	; 0x100
   1e894:	bne	1e860 <__assert_fail@plt+0xd3ac>
   1e898:	b	1e56c <__assert_fail@plt+0xd0b8>
   1e89c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e8a0:	add	fp, sp, #24
   1e8a4:	ldrb	r3, [r1, #24]
   1e8a8:	ldr	r2, [r1, #28]
   1e8ac:	mov	r4, #0
   1e8b0:	sub	r3, r3, #2
   1e8b4:	cmp	r3, #14
   1e8b8:	bhi	1e9dc <__assert_fail@plt+0xd528>
   1e8bc:	add	r7, pc, #0
   1e8c0:	ldr	pc, [r7, r3, lsl #2]
   1e8c4:	andeq	lr, r1, r0, lsl sl
   1e8c8:	ldrdeq	lr, [r1], -ip
   1e8cc:	strdeq	lr, [r1], -r4
   1e8d0:	ldrdeq	lr, [r1], -ip
   1e8d4:	ldrdeq	lr, [r1], -ip
   1e8d8:	ldrdeq	lr, [r1], -ip
   1e8dc:	andeq	lr, r1, r0, lsl #18
   1e8e0:	andeq	lr, r1, r0, lsl #18
   1e8e4:	andeq	lr, r1, r4, asr r9
   1e8e8:	andeq	lr, r1, r4, asr r9
   1e8ec:	andeq	lr, r1, r0, lsl #18
   1e8f0:	ldrdeq	lr, [r1], -ip
   1e8f4:	ldrdeq	lr, [r1], -ip
   1e8f8:	ldrdeq	lr, [r1], -ip
   1e8fc:	andeq	lr, r1, r0, lsl sl
   1e900:	ldr	r1, [r1, #16]
   1e904:	ldr	r5, [r1, #28]
   1e908:	ldr	r6, [r0, #20]
   1e90c:	add	r0, r2, r2, lsl #1
   1e910:	mov	r1, #1
   1e914:	str	r1, [r6, r0, lsl #2]!
   1e918:	mov	r0, #4
   1e91c:	mov	r7, r6
   1e920:	str	r1, [r7, #4]!
   1e924:	bl	286b0 <__assert_fail@plt+0x171fc>
   1e928:	cmp	r0, #0
   1e92c:	str	r0, [r6, #8]
   1e930:	strne	r5, [r0]
   1e934:	movne	r0, r4
   1e938:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e93c:	mov	r0, #0
   1e940:	str	r0, [r7]
   1e944:	str	r0, [r6]
   1e948:	mov	r4, #12
   1e94c:	mov	r0, r4
   1e950:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e954:	ldrb	r3, [r0, #88]	; 0x58
   1e958:	add	r6, r1, #16
   1e95c:	add	r5, r2, r2, lsl #1
   1e960:	orr	r3, r3, #1
   1e964:	strb	r3, [r0, #88]	; 0x58
   1e968:	mov	r3, r6
   1e96c:	ldr	r7, [r1, #4]
   1e970:	ldr	r1, [r1, #8]
   1e974:	cmp	r1, #0
   1e978:	addne	r3, r1, #12
   1e97c:	cmp	r7, #0
   1e980:	ldr	r1, [r3]
   1e984:	addne	r6, r7, #12
   1e988:	ldr	r8, [r1, #28]
   1e98c:	ldr	r1, [r6]
   1e990:	ldr	r6, [r0, #20]
   1e994:	mov	r0, #2
   1e998:	ldr	r9, [r1, #28]
   1e99c:	mov	r7, r6
   1e9a0:	str	r0, [r7, r5, lsl #2]!
   1e9a4:	mov	r0, #8
   1e9a8:	bl	286b0 <__assert_fail@plt+0x171fc>
   1e9ac:	cmp	r0, #0
   1e9b0:	str	r0, [r7, #8]
   1e9b4:	beq	1e948 <__assert_fail@plt+0xd494>
   1e9b8:	add	r1, r6, r5, lsl #2
   1e9bc:	cmp	r9, r8
   1e9c0:	add	r1, r1, #4
   1e9c4:	bne	1ea18 <__assert_fail@plt+0xd564>
   1e9c8:	mov	r2, #1
   1e9cc:	str	r2, [r1]
   1e9d0:	str	r9, [r0]
   1e9d4:	mov	r0, r4
   1e9d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e9dc:	ldr	r1, [r1, #16]
   1e9e0:	ldr	r0, [r0, #12]
   1e9e4:	ldr	r1, [r1, #28]
   1e9e8:	str	r1, [r0, r2, lsl #2]
   1e9ec:	mov	r0, r4
   1e9f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e9f4:	ldr	r7, [r1, #16]
   1e9f8:	ldr	r3, [r0, #12]
   1e9fc:	ldr	r5, [r7, #28]
   1ea00:	str	r5, [r3, r2, lsl #2]
   1ea04:	ldrb	r1, [r1, #24]
   1ea08:	cmp	r1, #4
   1ea0c:	beq	1e908 <__assert_fail@plt+0xd454>
   1ea10:	mov	r0, r4
   1ea14:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea18:	mov	r2, #2
   1ea1c:	str	r2, [r1]
   1ea20:	stmge	r0, {r8, r9}
   1ea24:	strlt	r9, [r0]
   1ea28:	strlt	r8, [r0, #4]
   1ea2c:	mov	r0, r4
   1ea30:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ea38:	add	fp, sp, #28
   1ea3c:	sub	sp, sp, #4
   1ea40:	ldr	r6, [r2, #4]
   1ea44:	mov	r8, r0
   1ea48:	ldr	r5, [r1]
   1ea4c:	mov	r9, r2
   1ea50:	cmp	r6, #0
   1ea54:	ldrbne	r0, [r1, #28]
   1ea58:	andsne	r0, r0, #16
   1ea5c:	bne	1ec00 <__assert_fail@plt+0xd74c>
   1ea60:	ldr	r1, [r5, #64]	; 0x40
   1ea64:	cmp	r1, #31
   1ea68:	beq	1ec28 <__assert_fail@plt+0xd774>
   1ea6c:	ldr	r0, [r5, #56]	; 0x38
   1ea70:	add	r2, r1, #1
   1ea74:	add	r0, r0, r1, lsl #5
   1ea78:	mov	r1, #0
   1ea7c:	vmov.i32	q8, #0	; 0x00000000
   1ea80:	str	r2, [r5, #64]	; 0x40
   1ea84:	add	sl, r0, #4
   1ea88:	mov	r2, #8
   1ea8c:	str	r1, [r0, #20]
   1ea90:	str	r1, [r0, #24]
   1ea94:	str	r2, [r0, #28]
   1ea98:	mov	r0, #28
   1ea9c:	mov	r1, sl
   1eaa0:	vst1.32	{d16-d17}, [r1], r0
   1eaa4:	mvn	r0, #0
   1eaa8:	str	r0, [r1]
   1eaac:	ldr	r1, [r5, #64]	; 0x40
   1eab0:	cmp	r1, #31
   1eab4:	beq	1ec50 <__assert_fail@plt+0xd79c>
   1eab8:	ldr	r0, [r5, #56]	; 0x38
   1eabc:	add	r2, r1, #1
   1eac0:	add	r0, r0, r1, lsl #5
   1eac4:	mov	r1, #0
   1eac8:	vmov.i32	q8, #0	; 0x00000000
   1eacc:	str	r2, [r5, #64]	; 0x40
   1ead0:	add	r7, r0, #4
   1ead4:	mov	r2, #9
   1ead8:	str	r1, [r0, #20]
   1eadc:	str	r1, [r0, #24]
   1eae0:	str	r2, [r0, #28]
   1eae4:	mov	r0, #28
   1eae8:	mov	r1, r7
   1eaec:	vst1.32	{d16-d17}, [r1], r0
   1eaf0:	mvn	r0, #0
   1eaf4:	str	r0, [r1]
   1eaf8:	cmp	r6, #0
   1eafc:	mov	r4, r7
   1eb00:	beq	1eb50 <__assert_fail@plt+0xd69c>
   1eb04:	ldr	r1, [r5, #64]	; 0x40
   1eb08:	cmp	r1, #31
   1eb0c:	beq	1eca0 <__assert_fail@plt+0xd7ec>
   1eb10:	ldr	r0, [r5, #56]	; 0x38
   1eb14:	add	r2, r1, #1
   1eb18:	add	r4, r0, r1, lsl #5
   1eb1c:	mov	r0, #0
   1eb20:	mov	r1, #16
   1eb24:	cmp	r7, #0
   1eb28:	str	r2, [r5, #64]	; 0x40
   1eb2c:	str	r0, [r4, #4]!
   1eb30:	mvn	r2, #0
   1eb34:	add	r3, r4, #20
   1eb38:	stmib	r4, {r6, r7}
   1eb3c:	str	r0, [r4, #12]
   1eb40:	str	r0, [r4, #16]
   1eb44:	stm	r3, {r0, r1, r2}
   1eb48:	str	r4, [r6]
   1eb4c:	strne	r4, [r7]
   1eb50:	ldr	r1, [r5, #64]	; 0x40
   1eb54:	cmp	r1, #31
   1eb58:	beq	1ec78 <__assert_fail@plt+0xd7c4>
   1eb5c:	ldr	r0, [r5, #56]	; 0x38
   1eb60:	add	r2, r1, #1
   1eb64:	add	r6, r0, r1, lsl #5
   1eb68:	mov	r0, #0
   1eb6c:	mov	r1, #16
   1eb70:	cmp	sl, #0
   1eb74:	str	r2, [r5, #64]	; 0x40
   1eb78:	str	r0, [r6, #4]!
   1eb7c:	mvn	r2, #0
   1eb80:	add	r3, r6, #20
   1eb84:	str	sl, [r6, #4]
   1eb88:	str	r4, [r6, #8]
   1eb8c:	str	r0, [r6, #12]
   1eb90:	str	r0, [r6, #16]
   1eb94:	stm	r3, {r0, r1, r2}
   1eb98:	strne	r6, [sl]
   1eb9c:	cmp	r4, #0
   1eba0:	strne	r6, [r4]
   1eba4:	cmp	r7, #0
   1eba8:	beq	1ebb8 <__assert_fail@plt+0xd704>
   1ebac:	cmp	sl, #0
   1ebb0:	cmpne	r4, #0
   1ebb4:	bne	1ebc8 <__assert_fail@plt+0xd714>
   1ebb8:	mov	r0, #12
   1ebbc:	mov	r6, #0
   1ebc0:	str	r0, [r8]
   1ebc4:	b	1ec1c <__assert_fail@plt+0xd768>
   1ebc8:	cmp	r6, #0
   1ebcc:	beq	1ebb8 <__assert_fail@plt+0xd704>
   1ebd0:	ldr	r0, [r9, #20]
   1ebd4:	str	r0, [r7, #20]
   1ebd8:	str	r0, [sl, #20]
   1ebdc:	ldr	r1, [r9, #24]
   1ebe0:	ldr	r0, [r7, #24]
   1ebe4:	lsr	r1, r1, #19
   1ebe8:	bfi	r0, r1, #19, #1
   1ebec:	str	r0, [r7, #24]
   1ebf0:	ldr	r0, [sl, #24]
   1ebf4:	bfi	r0, r1, #19, #1
   1ebf8:	str	r0, [sl, #24]
   1ebfc:	b	1ec1c <__assert_fail@plt+0xd768>
   1ec00:	ldr	r0, [r9, #20]
   1ec04:	cmp	r0, #31
   1ec08:	bgt	1ec1c <__assert_fail@plt+0xd768>
   1ec0c:	ldr	r1, [r5, #80]	; 0x50
   1ec10:	mov	r2, #1
   1ec14:	tst	r1, r2, lsl r0
   1ec18:	bne	1ea60 <__assert_fail@plt+0xd5ac>
   1ec1c:	mov	r0, r6
   1ec20:	sub	sp, fp, #28
   1ec24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ec28:	mov	r0, #996	; 0x3e4
   1ec2c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ec30:	cmp	r0, #0
   1ec34:	beq	1ecc8 <__assert_fail@plt+0xd814>
   1ec38:	ldr	r1, [r5, #56]	; 0x38
   1ec3c:	str	r1, [r0]
   1ec40:	mov	r1, #0
   1ec44:	str	r1, [r5, #64]	; 0x40
   1ec48:	str	r0, [r5, #56]	; 0x38
   1ec4c:	b	1ea70 <__assert_fail@plt+0xd5bc>
   1ec50:	mov	r0, #996	; 0x3e4
   1ec54:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ec58:	cmp	r0, #0
   1ec5c:	beq	1ecd0 <__assert_fail@plt+0xd81c>
   1ec60:	ldr	r1, [r5, #56]	; 0x38
   1ec64:	str	r1, [r0]
   1ec68:	mov	r1, #0
   1ec6c:	str	r1, [r5, #64]	; 0x40
   1ec70:	str	r0, [r5, #56]	; 0x38
   1ec74:	b	1eabc <__assert_fail@plt+0xd608>
   1ec78:	mov	r0, #996	; 0x3e4
   1ec7c:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ec80:	cmp	r0, #0
   1ec84:	beq	1ecd8 <__assert_fail@plt+0xd824>
   1ec88:	ldr	r1, [r5, #56]	; 0x38
   1ec8c:	str	r1, [r0]
   1ec90:	mov	r1, #0
   1ec94:	str	r1, [r5, #64]	; 0x40
   1ec98:	str	r0, [r5, #56]	; 0x38
   1ec9c:	b	1eb60 <__assert_fail@plt+0xd6ac>
   1eca0:	mov	r0, #996	; 0x3e4
   1eca4:	bl	286b0 <__assert_fail@plt+0x171fc>
   1eca8:	cmp	r0, #0
   1ecac:	beq	1ece8 <__assert_fail@plt+0xd834>
   1ecb0:	ldr	r1, [r5, #56]	; 0x38
   1ecb4:	str	r1, [r0]
   1ecb8:	mov	r1, #0
   1ecbc:	str	r1, [r5, #64]	; 0x40
   1ecc0:	str	r0, [r5, #56]	; 0x38
   1ecc4:	b	1eb14 <__assert_fail@plt+0xd660>
   1ecc8:	mov	sl, #0
   1eccc:	b	1eaac <__assert_fail@plt+0xd5f8>
   1ecd0:	mov	r7, #0
   1ecd4:	b	1eaf8 <__assert_fail@plt+0xd644>
   1ecd8:	mov	r6, #0
   1ecdc:	cmp	r7, #0
   1ece0:	bne	1ebac <__assert_fail@plt+0xd6f8>
   1ece4:	b	1ebb8 <__assert_fail@plt+0xd704>
   1ece8:	mov	r4, #0
   1ecec:	b	1eb50 <__assert_fail@plt+0xd69c>
   1ecf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ecf4:	add	fp, sp, #28
   1ecf8:	sub	sp, sp, #12
   1ecfc:	mov	r4, r0
   1ed00:	ldr	r7, [r0, #4]
   1ed04:	ldr	r0, [r0, #8]
   1ed08:	mov	r5, r2
   1ed0c:	mov	r9, r1
   1ed10:	cmp	r0, r7
   1ed14:	bcs	1ede0 <__assert_fail@plt+0xd92c>
   1ed18:	ldr	r1, [r4]
   1ed1c:	str	r9, [r1, r0, lsl #3]!
   1ed20:	str	r5, [r1, #4]
   1ed24:	ldr	r0, [r4]
   1ed28:	ldr	r1, [r4, #8]
   1ed2c:	add	r0, r0, r1, lsl #3
   1ed30:	ldr	r1, [r0, #4]
   1ed34:	bfc	r1, #8, #10
   1ed38:	str	r1, [r0, #4]
   1ed3c:	uxtb	r1, r5
   1ed40:	cmp	r1, #5
   1ed44:	bne	1ed58 <__assert_fail@plt+0xd8a4>
   1ed48:	ldr	r2, [r4, #92]	; 0x5c
   1ed4c:	mov	r0, #1048576	; 0x100000
   1ed50:	cmp	r2, #1
   1ed54:	bgt	1ed68 <__assert_fail@plt+0xd8b4>
   1ed58:	sub	r0, r1, #6
   1ed5c:	clz	r0, r0
   1ed60:	lsr	r0, r0, #5
   1ed64:	lsl	r0, r0, #20
   1ed68:	ldr	r1, [r4]
   1ed6c:	ldr	r2, [r4, #8]
   1ed70:	add	r1, r1, r2, lsl #3
   1ed74:	ldr	r2, [r1, #4]
   1ed78:	bic	r2, r2, #1048576	; 0x100000
   1ed7c:	orr	r0, r2, r0
   1ed80:	mvn	r2, #0
   1ed84:	str	r0, [r1, #4]
   1ed88:	ldr	r0, [r4, #8]
   1ed8c:	ldr	r1, [r4, #12]
   1ed90:	str	r2, [r1, r0, lsl #2]
   1ed94:	mov	r2, #0
   1ed98:	ldr	r0, [r4, #8]
   1ed9c:	ldr	r1, [r4, #20]
   1eda0:	add	r0, r0, r0, lsl #1
   1eda4:	str	r2, [r1, r0, lsl #2]!
   1eda8:	str	r2, [r1, #4]
   1edac:	str	r2, [r1, #8]
   1edb0:	ldr	r0, [r4, #8]
   1edb4:	ldr	r1, [r4, #24]
   1edb8:	add	r0, r0, r0, lsl #1
   1edbc:	str	r2, [r1, r0, lsl #2]!
   1edc0:	str	r2, [r1, #4]
   1edc4:	str	r2, [r1, #8]
   1edc8:	ldr	r6, [r4, #8]
   1edcc:	add	r0, r6, #1
   1edd0:	str	r0, [r4, #8]
   1edd4:	mov	r0, r6
   1edd8:	sub	sp, fp, #28
   1eddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ede0:	movw	r0, #21845	; 0x5555
   1ede4:	lsl	r1, r7, #1
   1ede8:	mvn	r6, #0
   1edec:	movt	r0, #5461	; 0x1555
   1edf0:	cmp	r1, r0
   1edf4:	bhi	1edd4 <__assert_fail@plt+0xd920>
   1edf8:	ldr	r0, [r4]
   1edfc:	str	r1, [sp, #8]
   1ee00:	lsl	r1, r7, #4
   1ee04:	bl	286e0 <__assert_fail@plt+0x1722c>
   1ee08:	cmp	r0, #0
   1ee0c:	beq	1edd4 <__assert_fail@plt+0xd920>
   1ee10:	str	r0, [r4]
   1ee14:	lsl	r8, r7, #3
   1ee18:	ldr	r0, [r4, #12]
   1ee1c:	mov	r1, r8
   1ee20:	bl	286e0 <__assert_fail@plt+0x1722c>
   1ee24:	str	r0, [sp, #4]
   1ee28:	ldr	r0, [r4, #16]
   1ee2c:	mov	r1, r8
   1ee30:	bl	286e0 <__assert_fail@plt+0x1722c>
   1ee34:	mov	r2, r0
   1ee38:	ldr	r0, [r4, #20]
   1ee3c:	add	r1, r7, r7, lsl #1
   1ee40:	lsl	r8, r1, #3
   1ee44:	mov	r7, r2
   1ee48:	mov	r1, r8
   1ee4c:	bl	286e0 <__assert_fail@plt+0x1722c>
   1ee50:	mov	sl, r0
   1ee54:	ldr	r0, [r4, #24]
   1ee58:	mov	r1, r8
   1ee5c:	bl	286e0 <__assert_fail@plt+0x1722c>
   1ee60:	mov	r8, r0
   1ee64:	ldr	r0, [sp, #4]
   1ee68:	cmp	r0, #0
   1ee6c:	beq	1ee7c <__assert_fail@plt+0xd9c8>
   1ee70:	cmp	r7, #0
   1ee74:	cmpne	sl, #0
   1ee78:	bne	1ee9c <__assert_fail@plt+0xd9e8>
   1ee7c:	bl	28878 <__assert_fail@plt+0x173c4>
   1ee80:	mov	r0, r7
   1ee84:	bl	28878 <__assert_fail@plt+0x173c4>
   1ee88:	mov	r0, sl
   1ee8c:	bl	28878 <__assert_fail@plt+0x173c4>
   1ee90:	mov	r0, r8
   1ee94:	bl	28878 <__assert_fail@plt+0x173c4>
   1ee98:	b	1edd4 <__assert_fail@plt+0xd920>
   1ee9c:	cmp	r8, #0
   1eea0:	beq	1ee7c <__assert_fail@plt+0xd9c8>
   1eea4:	add	r1, r4, #12
   1eea8:	stm	r1, {r0, r7, sl}
   1eeac:	str	r8, [r4, #24]
   1eeb0:	ldr	r0, [sp, #8]
   1eeb4:	str	r0, [r4, #4]
   1eeb8:	ldr	r0, [r4, #8]
   1eebc:	b	1ed18 <__assert_fail@plt+0xd864>
   1eec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eec4:	add	fp, sp, #28
   1eec8:	sub	sp, sp, #44	; 0x2c
   1eecc:	mov	r8, r0
   1eed0:	ldr	r0, [r1, #20]
   1eed4:	add	r4, r2, r2, lsl #1
   1eed8:	mov	r5, r1
   1eedc:	mov	r1, #0
   1eee0:	mov	r9, r3
   1eee4:	mov	r6, r2
   1eee8:	add	r0, r0, r4, lsl #2
   1eeec:	ldr	r0, [r0, #4]
   1eef0:	str	r1, [sp, #36]	; 0x24
   1eef4:	add	r0, r0, #1
   1eef8:	str	r0, [sp, #32]
   1eefc:	lsl	r0, r0, #2
   1ef00:	bl	286b0 <__assert_fail@plt+0x171fc>
   1ef04:	cmp	r0, #0
   1ef08:	str	r0, [sp, #40]	; 0x28
   1ef0c:	beq	1f0d4 <__assert_fail@plt+0xdc20>
   1ef10:	mov	r1, #1
   1ef14:	str	r6, [r0]
   1ef18:	str	r1, [sp, #36]	; 0x24
   1ef1c:	mvn	r1, #0
   1ef20:	ldr	r0, [r5, #24]
   1ef24:	add	r0, r0, r4, lsl #2
   1ef28:	str	r1, [r0, #4]
   1ef2c:	ldr	r2, [r5]
   1ef30:	add	r0, r2, r6, lsl #3
   1ef34:	ldr	r0, [r0, #4]
   1ef38:	ubfx	r1, r0, #8, #10
   1ef3c:	cmp	r1, #0
   1ef40:	beq	1ef9c <__assert_fail@plt+0xdae8>
   1ef44:	ldr	r3, [r5, #20]
   1ef48:	add	r3, r3, r4, lsl #2
   1ef4c:	ldr	r7, [r3, #4]
   1ef50:	cmp	r7, #0
   1ef54:	beq	1ef9c <__assert_fail@plt+0xdae8>
   1ef58:	ldr	r3, [r3, #8]
   1ef5c:	ldr	r3, [r3]
   1ef60:	add	r2, r2, r3, lsl #3
   1ef64:	ldrb	r2, [r2, #6]
   1ef68:	tst	r2, #4
   1ef6c:	bne	1ef9c <__assert_fail@plt+0xdae8>
   1ef70:	str	r1, [sp]
   1ef74:	mov	r0, r5
   1ef78:	mov	r1, r6
   1ef7c:	mov	r2, r6
   1ef80:	mov	r3, r6
   1ef84:	bl	1f0e0 <__assert_fail@plt+0xdc2c>
   1ef88:	cmp	r0, #0
   1ef8c:	bne	1f0cc <__assert_fail@plt+0xdc18>
   1ef90:	ldr	r0, [r5]
   1ef94:	add	r0, r0, r6, lsl #3
   1ef98:	ldr	r0, [r0, #4]
   1ef9c:	tst	r0, #8
   1efa0:	beq	1f0a0 <__assert_fail@plt+0xdbec>
   1efa4:	ldr	r0, [r5, #20]
   1efa8:	add	r1, r0, r4, lsl #2
   1efac:	ldr	r1, [r1, #4]
   1efb0:	cmp	r1, #1
   1efb4:	blt	1f0a0 <__assert_fail@plt+0xdbec>
   1efb8:	str	r8, [sp, #12]
   1efbc:	mov	r8, #0
   1efc0:	add	r7, sp, #16
   1efc4:	add	sl, sp, #32
   1efc8:	mov	r6, #0
   1efcc:	str	r9, [sp, #8]
   1efd0:	add	r0, r0, r4, lsl #2
   1efd4:	ldr	r0, [r0, #8]
   1efd8:	ldr	r2, [r0, r6, lsl #2]
   1efdc:	ldr	r0, [r5, #24]
   1efe0:	add	r9, r2, r2, lsl #1
   1efe4:	add	r0, r0, r9, lsl #2
   1efe8:	ldr	r1, [r0, #4]
   1efec:	cmn	r1, #1
   1eff0:	beq	1f058 <__assert_fail@plt+0xdba4>
   1eff4:	cmp	r1, #0
   1eff8:	bne	1f018 <__assert_fail@plt+0xdb64>
   1effc:	mov	r0, r7
   1f000:	mov	r1, r5
   1f004:	mov	r3, #0
   1f008:	bl	1eec0 <__assert_fail@plt+0xda0c>
   1f00c:	cmp	r0, #0
   1f010:	beq	1f028 <__assert_fail@plt+0xdb74>
   1f014:	b	1f0cc <__assert_fail@plt+0xdc18>
   1f018:	vldr	d16, [r0]
   1f01c:	ldr	r0, [r0, #8]
   1f020:	str	r0, [sp, #24]
   1f024:	vstr	d16, [sp, #16]
   1f028:	mov	r0, sl
   1f02c:	mov	r1, r7
   1f030:	bl	1f590 <__assert_fail@plt+0xe0dc>
   1f034:	cmp	r0, #0
   1f038:	bne	1f0cc <__assert_fail@plt+0xdc18>
   1f03c:	ldr	r0, [r5, #24]
   1f040:	add	r0, r0, r9, lsl #2
   1f044:	ldr	r0, [r0, #4]
   1f048:	cmp	r0, #0
   1f04c:	bne	1f05c <__assert_fail@plt+0xdba8>
   1f050:	ldr	r0, [sp, #24]
   1f054:	bl	28878 <__assert_fail@plt+0x173c4>
   1f058:	mov	r8, #1
   1f05c:	ldr	r0, [r5, #20]
   1f060:	add	r6, r6, #1
   1f064:	add	r1, r0, r4, lsl #2
   1f068:	ldr	r1, [r1, #4]
   1f06c:	cmp	r6, r1
   1f070:	blt	1efd0 <__assert_fail@plt+0xdb1c>
   1f074:	tst	r8, #1
   1f078:	ldr	r8, [sp, #12]
   1f07c:	ldr	r0, [sp, #8]
   1f080:	beq	1f0a0 <__assert_fail@plt+0xdbec>
   1f084:	cmp	r0, #0
   1f088:	bne	1f0a0 <__assert_fail@plt+0xdbec>
   1f08c:	ldr	r0, [r5, #24]
   1f090:	mov	r1, #0
   1f094:	add	r0, r0, r4, lsl #2
   1f098:	str	r1, [r0, #4]
   1f09c:	b	1f0b8 <__assert_fail@plt+0xdc04>
   1f0a0:	ldr	r0, [r5, #24]
   1f0a4:	vldr	d16, [sp, #32]
   1f0a8:	ldr	r1, [sp, #40]	; 0x28
   1f0ac:	add	r0, r0, r4, lsl #2
   1f0b0:	str	r1, [r0, #8]
   1f0b4:	vstr	d16, [r0]
   1f0b8:	ldr	r0, [sp, #40]	; 0x28
   1f0bc:	vldr	d16, [sp, #32]
   1f0c0:	str	r0, [r8, #8]
   1f0c4:	mov	r0, #0
   1f0c8:	vstr	d16, [r8]
   1f0cc:	sub	sp, fp, #28
   1f0d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0d4:	mov	r0, #12
   1f0d8:	sub	sp, fp, #28
   1f0dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0e4:	add	fp, sp, #28
   1f0e8:	sub	sp, sp, #20
   1f0ec:	mov	r9, r0
   1f0f0:	ldr	r0, [fp, #8]
   1f0f4:	mov	sl, r2
   1f0f8:	mov	r8, r1
   1f0fc:	str	r3, [sp, #8]
   1f100:	str	r0, [sp, #16]
   1f104:	ldr	r2, [r9]
   1f108:	add	r3, r2, r8, lsl #3
   1f10c:	ldrb	r0, [r3, #4]!
   1f110:	cmp	r0, #4
   1f114:	bne	1f204 <__assert_fail@plt+0xdd50>
   1f118:	ldr	r0, [r9, #12]
   1f11c:	ldr	r1, [r9, #20]
   1f120:	add	r6, sl, sl, lsl #1
   1f124:	ldr	r4, [r0, r8, lsl #2]
   1f128:	add	r0, r1, r6, lsl #2
   1f12c:	mov	r1, #0
   1f130:	str	r1, [r0, #4]
   1f134:	mov	r0, r9
   1f138:	ldr	r1, [r2, r4, lsl #3]!
   1f13c:	ldr	r2, [r2, #4]
   1f140:	bl	1ecf0 <__assert_fail@plt+0xd83c>
   1f144:	mov	r7, r0
   1f148:	mov	r0, #12
   1f14c:	cmn	r7, #1
   1f150:	str	r0, [sp, #12]
   1f154:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f158:	ldr	r1, [r9]
   1f15c:	movw	r0, #65280	; 0xff00
   1f160:	movw	r3, #255	; 0xff
   1f164:	movt	r0, #3
   1f168:	movt	r3, #65532	; 0xfffc
   1f16c:	mov	ip, r0
   1f170:	ldr	r0, [sp, #16]
   1f174:	add	r1, r1, r7, lsl #3
   1f178:	ldr	r2, [r1, #4]
   1f17c:	and	r0, ip, r0, lsl #8
   1f180:	and	r2, r2, r3
   1f184:	orr	r0, r2, r0
   1f188:	str	r0, [r1, #4]
   1f18c:	ldr	r0, [r9]
   1f190:	add	r1, r0, r4, lsl #3
   1f194:	add	r0, r0, r7, lsl #3
   1f198:	ldr	r1, [r1, #4]
   1f19c:	ldr	r2, [r0, #4]
   1f1a0:	and	r1, r1, ip
   1f1a4:	orr	r1, r1, r2
   1f1a8:	str	r1, [r0, #4]
   1f1ac:	ldr	r0, [r9]
   1f1b0:	add	r0, r0, r7, lsl #3
   1f1b4:	ldr	r1, [r0, #4]
   1f1b8:	orr	r1, r1, #262144	; 0x40000
   1f1bc:	str	r1, [r0, #4]
   1f1c0:	ldr	r0, [r9, #16]
   1f1c4:	str	r4, [r0, r7, lsl #2]
   1f1c8:	ldr	r0, [r9, #12]
   1f1cc:	ldr	r1, [r0, r8, lsl #2]
   1f1d0:	str	r1, [r0, sl, lsl #2]
   1f1d4:	mov	r1, r7
   1f1d8:	ldr	r0, [r9, #20]
   1f1dc:	add	r0, r0, r6, lsl #2
   1f1e0:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f1e4:	mov	r1, #0
   1f1e8:	cmp	r0, #0
   1f1ec:	mov	r8, r4
   1f1f0:	mov	sl, r7
   1f1f4:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f1f8:	cmp	r1, #0
   1f1fc:	beq	1f104 <__assert_fail@plt+0xdc50>
   1f200:	b	1f55c <__assert_fail@plt+0xe0a8>
   1f204:	ldr	r0, [r9, #20]
   1f208:	add	ip, r8, r8, lsl #1
   1f20c:	add	r7, r0, ip, lsl #2
   1f210:	ldr	r1, [r7, #4]
   1f214:	cmp	r1, #0
   1f218:	beq	1f570 <__assert_fail@plt+0xe0bc>
   1f21c:	ldr	r7, [r7, #8]
   1f220:	add	r6, sl, sl, lsl #1
   1f224:	cmp	r1, #1
   1f228:	add	r0, r0, r6, lsl #2
   1f22c:	ldr	r5, [r7]
   1f230:	mov	r7, #0
   1f234:	str	r7, [r0, #4]
   1f238:	bne	1f274 <__assert_fail@plt+0xddc0>
   1f23c:	ldr	r1, [sp, #8]
   1f240:	cmp	r8, r1
   1f244:	bne	1f474 <__assert_fail@plt+0xdfc0>
   1f248:	cmp	sl, r8
   1f24c:	beq	1f474 <__assert_fail@plt+0xdfc0>
   1f250:	mov	r1, r5
   1f254:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f258:	ldr	r8, [sp, #8]
   1f25c:	cmp	r0, #0
   1f260:	mov	r1, #1
   1f264:	movwne	r1, #2
   1f268:	cmp	r1, #0
   1f26c:	beq	1f104 <__assert_fail@plt+0xdc50>
   1f270:	b	1f55c <__assert_fail@plt+0xe0a8>
   1f274:	ldr	r1, [r9, #8]
   1f278:	ldr	r8, [sp, #16]
   1f27c:	str	r6, [sp, #4]
   1f280:	sub	r3, r1, #1
   1f284:	cmp	r3, #1
   1f288:	blt	1f2d8 <__assert_fail@plt+0xde24>
   1f28c:	add	r3, r2, r3, lsl #3
   1f290:	ldr	r6, [r3, #4]
   1f294:	ands	r3, r6, #262144	; 0x40000
   1f298:	beq	1f2d8 <__assert_fail@plt+0xde24>
   1f29c:	ldr	r4, [r9, #16]
   1f2a0:	sub	r3, r2, #12
   1f2a4:	sub	r4, r4, #4
   1f2a8:	ldr	r7, [r4, r1, lsl #2]
   1f2ac:	cmp	r7, r5
   1f2b0:	ubfxeq	r7, r6, #8, #10
   1f2b4:	cmpeq	r7, r8
   1f2b8:	beq	1f53c <__assert_fail@plt+0xe088>
   1f2bc:	sub	r7, r1, #2
   1f2c0:	cmp	r7, #1
   1f2c4:	blt	1f2d8 <__assert_fail@plt+0xde24>
   1f2c8:	ldr	r6, [r3, r1, lsl #3]
   1f2cc:	sub	r1, r1, #1
   1f2d0:	ands	r7, r6, #262144	; 0x40000
   1f2d4:	bne	1f2a8 <__assert_fail@plt+0xddf4>
   1f2d8:	ldr	r1, [r2, r5, lsl #3]!
   1f2dc:	mov	r0, r9
   1f2e0:	mov	sl, ip
   1f2e4:	ldr	r2, [r2, #4]
   1f2e8:	bl	1ecf0 <__assert_fail@plt+0xd83c>
   1f2ec:	mov	r4, r0
   1f2f0:	mov	r0, #12
   1f2f4:	cmn	r4, #1
   1f2f8:	str	r0, [sp, #12]
   1f2fc:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f300:	ldr	r1, [r9]
   1f304:	movw	r0, #65280	; 0xff00
   1f308:	movw	r7, #255	; 0xff
   1f30c:	ldr	r6, [sp, #4]
   1f310:	movt	r0, #3
   1f314:	movt	r7, #65532	; 0xfffc
   1f318:	mov	r3, r0
   1f31c:	and	r0, r0, r8, lsl #8
   1f320:	add	r1, r1, r4, lsl #3
   1f324:	ldr	r2, [r1, #4]
   1f328:	and	r2, r2, r7
   1f32c:	orr	r0, r2, r0
   1f330:	str	r0, [r1, #4]
   1f334:	ldr	r0, [r9]
   1f338:	add	r1, r0, r5, lsl #3
   1f33c:	add	r0, r0, r4, lsl #3
   1f340:	ldr	r1, [r1, #4]
   1f344:	ldr	r2, [r0, #4]
   1f348:	and	r1, r1, r3
   1f34c:	orr	r1, r1, r2
   1f350:	str	r1, [r0, #4]
   1f354:	ldr	r0, [r9]
   1f358:	add	r0, r0, r4, lsl #3
   1f35c:	ldr	r1, [r0, #4]
   1f360:	orr	r1, r1, #262144	; 0x40000
   1f364:	str	r1, [r0, #4]
   1f368:	mov	r1, r4
   1f36c:	ldr	r0, [r9, #16]
   1f370:	str	r5, [r0, r4, lsl #2]
   1f374:	ldr	r0, [r9, #20]
   1f378:	add	r0, r0, r6, lsl #2
   1f37c:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f380:	cmp	r0, #0
   1f384:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f388:	ldr	r0, [sp, #16]
   1f38c:	ldr	r3, [sp, #8]
   1f390:	mov	r1, r5
   1f394:	mov	r2, r4
   1f398:	str	r0, [sp]
   1f39c:	mov	r0, r9
   1f3a0:	bl	1f0e0 <__assert_fail@plt+0xdc2c>
   1f3a4:	cmp	r0, #0
   1f3a8:	bne	1f580 <__assert_fail@plt+0xe0cc>
   1f3ac:	ldr	r1, [r9, #20]
   1f3b0:	ldr	r0, [r9]
   1f3b4:	add	r1, r1, sl, lsl #2
   1f3b8:	ldr	r1, [r1, #8]
   1f3bc:	ldr	r8, [r1, #4]
   1f3c0:	ldr	r1, [r0, r8, lsl #3]!
   1f3c4:	ldr	r2, [r0, #4]
   1f3c8:	mov	r0, r9
   1f3cc:	bl	1ecf0 <__assert_fail@plt+0xd83c>
   1f3d0:	mov	sl, r0
   1f3d4:	mov	r0, #12
   1f3d8:	cmn	sl, #1
   1f3dc:	str	r0, [sp, #12]
   1f3e0:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f3e4:	ldr	r1, [r9]
   1f3e8:	movw	r0, #65280	; 0xff00
   1f3ec:	movw	r7, #255	; 0xff
   1f3f0:	movt	r0, #3
   1f3f4:	movt	r7, #65532	; 0xfffc
   1f3f8:	mov	r3, r0
   1f3fc:	ldr	r0, [sp, #16]
   1f400:	add	r1, r1, sl, lsl #3
   1f404:	ldr	r2, [r1, #4]
   1f408:	and	r0, r3, r0, lsl #8
   1f40c:	and	r2, r2, r7
   1f410:	orr	r0, r2, r0
   1f414:	str	r0, [r1, #4]
   1f418:	ldr	r0, [r9]
   1f41c:	add	r1, r0, r8, lsl #3
   1f420:	add	r0, r0, sl, lsl #3
   1f424:	ldr	r1, [r1, #4]
   1f428:	ldr	r2, [r0, #4]
   1f42c:	and	r1, r1, r3
   1f430:	orr	r1, r1, r2
   1f434:	str	r1, [r0, #4]
   1f438:	ldr	r0, [r9]
   1f43c:	add	r0, r0, sl, lsl #3
   1f440:	ldr	r1, [r0, #4]
   1f444:	orr	r1, r1, #262144	; 0x40000
   1f448:	str	r1, [r0, #4]
   1f44c:	mov	r1, sl
   1f450:	ldr	r0, [r9, #16]
   1f454:	str	r8, [r0, sl, lsl #2]
   1f458:	ldr	r0, [r9, #20]
   1f45c:	add	r0, r0, r6, lsl #2
   1f460:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f464:	mov	r1, #0
   1f468:	cmp	r0, #0
   1f46c:	bne	1f1f8 <__assert_fail@plt+0xdd44>
   1f470:	b	1f584 <__assert_fail@plt+0xe0d0>
   1f474:	ldr	r1, [r2, r5, lsl #3]!
   1f478:	ldr	r4, [r3]
   1f47c:	mov	r0, r9
   1f480:	ldr	r2, [r2, #4]
   1f484:	bl	1ecf0 <__assert_fail@plt+0xd83c>
   1f488:	mov	sl, r0
   1f48c:	ubfx	r0, r4, #8, #10
   1f490:	mov	r1, #12
   1f494:	cmn	sl, #1
   1f498:	str	r1, [sp, #12]
   1f49c:	beq	1f584 <__assert_fail@plt+0xe0d0>
   1f4a0:	ldr	r1, [sp, #16]
   1f4a4:	movw	r7, #255	; 0xff
   1f4a8:	movt	r7, #65532	; 0xfffc
   1f4ac:	orr	r1, r0, r1
   1f4b0:	movw	r0, #65280	; 0xff00
   1f4b4:	movt	r0, #3
   1f4b8:	str	r1, [sp, #16]
   1f4bc:	mov	r3, r0
   1f4c0:	and	r0, r0, r1, lsl #8
   1f4c4:	ldr	r1, [r9]
   1f4c8:	add	r1, r1, sl, lsl #3
   1f4cc:	ldr	r2, [r1, #4]
   1f4d0:	and	r2, r2, r7
   1f4d4:	orr	r0, r2, r0
   1f4d8:	str	r0, [r1, #4]
   1f4dc:	ldr	r0, [r9]
   1f4e0:	add	r1, r0, r5, lsl #3
   1f4e4:	add	r0, r0, sl, lsl #3
   1f4e8:	ldr	r1, [r1, #4]
   1f4ec:	ldr	r2, [r0, #4]
   1f4f0:	and	r1, r1, r3
   1f4f4:	orr	r1, r1, r2
   1f4f8:	str	r1, [r0, #4]
   1f4fc:	ldr	r0, [r9]
   1f500:	add	r0, r0, sl, lsl #3
   1f504:	ldr	r1, [r0, #4]
   1f508:	orr	r1, r1, #262144	; 0x40000
   1f50c:	str	r1, [r0, #4]
   1f510:	mov	r1, sl
   1f514:	ldr	r0, [r9, #16]
   1f518:	str	r5, [r0, sl, lsl #2]
   1f51c:	ldr	r0, [r9, #20]
   1f520:	add	r0, r0, r6, lsl #2
   1f524:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f528:	mov	r1, #0
   1f52c:	cmp	r0, #0
   1f530:	mov	r8, r5
   1f534:	bne	1f1f8 <__assert_fail@plt+0xdd44>
   1f538:	b	1f584 <__assert_fail@plt+0xe0d0>
   1f53c:	sub	r1, r1, #1
   1f540:	mov	sl, ip
   1f544:	bl	1f720 <__assert_fail@plt+0xe26c>
   1f548:	ldr	r6, [sp, #4]
   1f54c:	cmp	r0, #0
   1f550:	bne	1f3ac <__assert_fail@plt+0xdef8>
   1f554:	mov	r0, #12
   1f558:	b	1f580 <__assert_fail@plt+0xe0cc>
   1f55c:	mov	r0, #12
   1f560:	cmp	r1, #2
   1f564:	str	r0, [sp, #12]
   1f568:	beq	1f57c <__assert_fail@plt+0xe0c8>
   1f56c:	b	1f584 <__assert_fail@plt+0xe0d0>
   1f570:	ldr	r0, [r9, #12]
   1f574:	ldr	r1, [r0, r8, lsl #2]
   1f578:	str	r1, [r0, sl, lsl #2]
   1f57c:	mov	r0, #0
   1f580:	str	r0, [sp, #12]
   1f584:	ldr	r0, [sp, #12]
   1f588:	sub	sp, fp, #28
   1f58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f590:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f594:	add	fp, sp, #24
   1f598:	mov	r8, #0
   1f59c:	cmp	r1, #0
   1f5a0:	beq	1f6f8 <__assert_fail@plt+0xe244>
   1f5a4:	mov	r5, r0
   1f5a8:	ldr	r0, [r1, #4]
   1f5ac:	mov	r9, r1
   1f5b0:	cmp	r0, #0
   1f5b4:	beq	1f6f8 <__assert_fail@plt+0xe244>
   1f5b8:	ldr	r1, [r5, #4]
   1f5bc:	ldr	r2, [r5]
   1f5c0:	add	r3, r1, r0, lsl #1
   1f5c4:	cmp	r2, r3
   1f5c8:	bge	1f5f8 <__assert_fail@plt+0xe144>
   1f5cc:	add	r7, r2, r0
   1f5d0:	ldr	r0, [r5, #8]
   1f5d4:	lsl	r1, r7, #3
   1f5d8:	bl	286e0 <__assert_fail@plt+0x1722c>
   1f5dc:	cmp	r0, #0
   1f5e0:	beq	1f714 <__assert_fail@plt+0xe260>
   1f5e4:	str	r0, [r5, #8]
   1f5e8:	lsl	r0, r7, #1
   1f5ec:	str	r0, [r5]
   1f5f0:	ldr	r1, [r5, #4]
   1f5f4:	ldr	r0, [r9, #4]
   1f5f8:	cmp	r1, #0
   1f5fc:	beq	1f700 <__assert_fail@plt+0xe24c>
   1f600:	add	r7, r1, r0, lsl #1
   1f604:	sub	r1, r1, #1
   1f608:	sub	r0, r0, #1
   1f60c:	orr	r2, r0, r1
   1f610:	cmp	r2, #0
   1f614:	blt	1f660 <__assert_fail@plt+0xe1ac>
   1f618:	ldr	r2, [r9, #8]
   1f61c:	ldr	r3, [r5, #8]
   1f620:	ldr	r4, [r2, r0, lsl #2]
   1f624:	ldr	r6, [r3, r1, lsl #2]
   1f628:	cmp	r6, r4
   1f62c:	bne	1f63c <__assert_fail@plt+0xe188>
   1f630:	sub	r1, r1, #1
   1f634:	sub	r0, r0, #1
   1f638:	b	1f654 <__assert_fail@plt+0xe1a0>
   1f63c:	bge	1f650 <__assert_fail@plt+0xe19c>
   1f640:	sub	r7, r7, #1
   1f644:	sub	r0, r0, #1
   1f648:	str	r4, [r3, r7, lsl #2]
   1f64c:	b	1f654 <__assert_fail@plt+0xe1a0>
   1f650:	sub	r1, r1, #1
   1f654:	orr	r6, r0, r1
   1f658:	cmn	r6, #1
   1f65c:	bgt	1f620 <__assert_fail@plt+0xe16c>
   1f660:	cmp	r0, #0
   1f664:	blt	1f684 <__assert_fail@plt+0xe1d0>
   1f668:	add	r2, r0, #1
   1f66c:	ldr	r0, [r5, #8]
   1f670:	ldr	r1, [r9, #8]
   1f674:	sub	r7, r7, r2
   1f678:	lsl	r2, r2, #2
   1f67c:	add	r0, r0, r7, lsl #2
   1f680:	bl	1125c <memcpy@plt>
   1f684:	ldr	r0, [r5, #4]
   1f688:	ldr	r2, [r9, #4]
   1f68c:	sub	r1, r0, #1
   1f690:	add	r3, r1, r2, lsl #1
   1f694:	sub	r2, r3, r7
   1f698:	adds	r2, r2, #1
   1f69c:	beq	1f6f8 <__assert_fail@plt+0xe244>
   1f6a0:	add	r0, r2, r0
   1f6a4:	str	r0, [r5, #4]
   1f6a8:	ldr	r0, [r5, #8]
   1f6ac:	ldr	r6, [r0, r1, lsl #2]
   1f6b0:	ldr	r5, [r0, r3, lsl #2]
   1f6b4:	cmp	r5, r6
   1f6b8:	ble	1f6d4 <__assert_fail@plt+0xe220>
   1f6bc:	add	r6, r2, r1
   1f6c0:	subs	r2, r2, #1
   1f6c4:	sub	r3, r3, #1
   1f6c8:	str	r5, [r0, r6, lsl #2]
   1f6cc:	bne	1f6ac <__assert_fail@plt+0xe1f8>
   1f6d0:	b	1f6f8 <__assert_fail@plt+0xe244>
   1f6d4:	add	r5, r2, r1
   1f6d8:	cmp	r1, #0
   1f6dc:	str	r6, [r0, r5, lsl #2]
   1f6e0:	sub	r6, r1, #1
   1f6e4:	mov	r1, r6
   1f6e8:	bgt	1f6ac <__assert_fail@plt+0xe1f8>
   1f6ec:	add	r1, r0, r7, lsl #2
   1f6f0:	lsl	r2, r2, #2
   1f6f4:	bl	1125c <memcpy@plt>
   1f6f8:	mov	r0, r8
   1f6fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f700:	str	r0, [r5, #4]
   1f704:	ldr	r0, [r5, #8]
   1f708:	ldr	r2, [r9, #4]
   1f70c:	ldr	r1, [r9, #8]
   1f710:	b	1f6f0 <__assert_fail@plt+0xe23c>
   1f714:	mov	r8, #12
   1f718:	mov	r0, r8
   1f71c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f720:	push	{r4, r5, r6, sl, fp, lr}
   1f724:	add	fp, sp, #16
   1f728:	ldr	r2, [r0]
   1f72c:	mov	r5, r1
   1f730:	mov	r4, r0
   1f734:	cmp	r2, #0
   1f738:	beq	1f768 <__assert_fail@plt+0xe2b4>
   1f73c:	ldr	r1, [r4, #4]
   1f740:	cmp	r1, #0
   1f744:	bne	1f7a4 <__assert_fail@plt+0xe2f0>
   1f748:	ldr	r0, [r4, #8]
   1f74c:	str	r5, [r0]
   1f750:	ldr	r0, [r4, #4]
   1f754:	mov	r6, #1
   1f758:	add	r0, r0, #1
   1f75c:	str	r0, [r4, #4]
   1f760:	mov	r0, r6
   1f764:	pop	{r4, r5, r6, sl, fp, pc}
   1f768:	mov	r6, #1
   1f76c:	mov	r0, #4
   1f770:	str	r6, [r4]
   1f774:	str	r6, [r4, #4]
   1f778:	bl	286b0 <__assert_fail@plt+0x171fc>
   1f77c:	cmp	r0, #0
   1f780:	str	r0, [r4, #8]
   1f784:	strne	r5, [r0]
   1f788:	movne	r0, r6
   1f78c:	popne	{r4, r5, r6, sl, fp, pc}
   1f790:	mov	r6, #0
   1f794:	mov	r0, r6
   1f798:	str	r6, [r4]
   1f79c:	str	r6, [r4, #4]
   1f7a0:	pop	{r4, r5, r6, sl, fp, pc}
   1f7a4:	cmp	r2, r1
   1f7a8:	bne	1f7d4 <__assert_fail@plt+0xe320>
   1f7ac:	lsl	r0, r2, #1
   1f7b0:	lsl	r1, r2, #3
   1f7b4:	str	r0, [r4]
   1f7b8:	ldr	r0, [r4, #8]
   1f7bc:	bl	286e0 <__assert_fail@plt+0x1722c>
   1f7c0:	cmp	r0, #0
   1f7c4:	beq	1f850 <__assert_fail@plt+0xe39c>
   1f7c8:	str	r0, [r4, #8]
   1f7cc:	ldr	r1, [r4, #4]
   1f7d0:	b	1f7d8 <__assert_fail@plt+0xe324>
   1f7d4:	ldr	r0, [r4, #8]
   1f7d8:	ldr	r2, [r0]
   1f7dc:	cmp	r2, r5
   1f7e0:	ble	1f818 <__assert_fail@plt+0xe364>
   1f7e4:	cmp	r1, #1
   1f7e8:	blt	1f848 <__assert_fail@plt+0xe394>
   1f7ec:	add	r2, r0, r1, lsl #2
   1f7f0:	add	r1, r1, #1
   1f7f4:	mov	r3, r2
   1f7f8:	ldr	r6, [r3, #-4]!
   1f7fc:	sub	r1, r1, #1
   1f800:	cmp	r1, #1
   1f804:	str	r6, [r2]
   1f808:	mov	r2, r3
   1f80c:	bgt	1f7f8 <__assert_fail@plt+0xe344>
   1f810:	sub	r1, r1, #1
   1f814:	b	1f848 <__assert_fail@plt+0xe394>
   1f818:	add	r2, r0, r1, lsl #2
   1f81c:	ldr	r3, [r2, #-4]
   1f820:	cmp	r3, r5
   1f824:	ble	1f848 <__assert_fail@plt+0xe394>
   1f828:	sub	r1, r1, #2
   1f82c:	str	r3, [r2]
   1f830:	sub	r1, r1, #1
   1f834:	ldr	r3, [r2, #-8]
   1f838:	sub	r2, r2, #4
   1f83c:	cmp	r3, r5
   1f840:	bgt	1f82c <__assert_fail@plt+0xe378>
   1f844:	add	r1, r1, #2
   1f848:	str	r5, [r0, r1, lsl #2]
   1f84c:	b	1f750 <__assert_fail@plt+0xe29c>
   1f850:	mov	r6, #0
   1f854:	mov	r0, r6
   1f858:	pop	{r4, r5, r6, sl, fp, pc}
   1f85c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f860:	add	fp, sp, #28
   1f864:	sub	sp, sp, #28
   1f868:	ldr	lr, [r2, #4]
   1f86c:	str	r2, [sp, #24]
   1f870:	cmp	lr, #0
   1f874:	beq	1fa10 <__assert_fail@plt+0xe55c>
   1f878:	mov	r9, r3
   1f87c:	add	r7, lr, r3
   1f880:	cmp	lr, #1
   1f884:	str	r0, [sp, #4]
   1f888:	blt	1f8fc <__assert_fail@plt+0xe448>
   1f88c:	ldr	r0, [sp, #24]
   1f890:	mov	r2, #0
   1f894:	cmp	lr, #4
   1f898:	ldr	r5, [r0, #8]
   1f89c:	bcc	1f8e4 <__assert_fail@plt+0xe430>
   1f8a0:	mov	r0, #0
   1f8a4:	bic	r2, lr, #3
   1f8a8:	vdup.32	q8, r0
   1f8ac:	mov	r3, r2
   1f8b0:	mov	r0, r5
   1f8b4:	vmov.32	d16[0], r7
   1f8b8:	vld1.32	{d18-d19}, [r0]!
   1f8bc:	subs	r3, r3, #4
   1f8c0:	vadd.i32	q8, q9, q8
   1f8c4:	bne	1f8b8 <__assert_fail@plt+0xe404>
   1f8c8:	vext.8	q9, q8, q8, #8
   1f8cc:	cmp	lr, r2
   1f8d0:	vadd.i32	q8, q8, q9
   1f8d4:	vdup.32	q9, d16[1]
   1f8d8:	vadd.i32	q8, q8, q9
   1f8dc:	vmov.32	r7, d16[0]
   1f8e0:	beq	1f8fc <__assert_fail@plt+0xe448>
   1f8e4:	add	r3, r5, r2, lsl #2
   1f8e8:	sub	r2, lr, r2
   1f8ec:	ldr	r0, [r3], #4
   1f8f0:	subs	r2, r2, #1
   1f8f4:	add	r7, r0, r7
   1f8f8:	bne	1f8ec <__assert_fail@plt+0xe438>
   1f8fc:	ldr	r0, [r1, #32]
   1f900:	mov	sl, r1
   1f904:	ldr	r1, [r1, #68]	; 0x44
   1f908:	and	r1, r1, r7
   1f90c:	add	r2, r1, r1, lsl #1
   1f910:	ldr	r1, [r0, r2, lsl #2]
   1f914:	cmp	r1, #1
   1f918:	blt	1f9b0 <__assert_fail@plt+0xe4fc>
   1f91c:	add	r0, r0, r2, lsl #2
   1f920:	sub	ip, lr, #1
   1f924:	mov	r3, #0
   1f928:	ldr	r8, [r0, #8]
   1f92c:	b	1f970 <__assert_fail@plt+0xe4bc>
   1f930:	ldr	r0, [r5, #4]
   1f934:	cmp	r0, lr
   1f938:	bne	1f9a4 <__assert_fail@plt+0xe4f0>
   1f93c:	mov	r0, ip
   1f940:	add	r6, r0, #1
   1f944:	cmp	r6, #1
   1f948:	blt	1fc54 <__assert_fail@plt+0xe7a0>
   1f94c:	ldr	r2, [sp, #24]
   1f950:	ldr	r6, [r2, #8]
   1f954:	ldr	r2, [r5, #8]
   1f958:	ldr	r6, [r6, r0, lsl #2]
   1f95c:	ldr	r2, [r2, r0, lsl #2]
   1f960:	sub	r0, r0, #1
   1f964:	cmp	r2, r6
   1f968:	beq	1f940 <__assert_fail@plt+0xe48c>
   1f96c:	b	1f9a4 <__assert_fail@plt+0xe4f0>
   1f970:	ldr	r4, [r8, r3, lsl #2]
   1f974:	ldr	r0, [r4]
   1f978:	cmp	r0, r7
   1f97c:	bne	1f9a4 <__assert_fail@plt+0xe4f0>
   1f980:	ldrb	r0, [r4, #52]	; 0x34
   1f984:	and	r0, r0, #15
   1f988:	cmp	r0, r9
   1f98c:	bne	1f9a4 <__assert_fail@plt+0xe4f0>
   1f990:	ldr	r0, [sp, #24]
   1f994:	cmp	r0, #0
   1f998:	ldrne	r5, [r4, #40]	; 0x28
   1f99c:	cmpne	r5, #0
   1f9a0:	bne	1f930 <__assert_fail@plt+0xe47c>
   1f9a4:	add	r3, r3, #1
   1f9a8:	cmp	r3, r1
   1f9ac:	blt	1f970 <__assert_fail@plt+0xe4bc>
   1f9b0:	mov	r0, #56	; 0x38
   1f9b4:	mov	r1, #1
   1f9b8:	bl	2865c <__assert_fail@plt+0x171a8>
   1f9bc:	cmp	r0, #0
   1f9c0:	beq	1fc74 <__assert_fail@plt+0xe7c0>
   1f9c4:	mov	r4, r0
   1f9c8:	ldr	r0, [sp, #24]
   1f9cc:	add	r6, r4, #4
   1f9d0:	ldr	r8, [r0, #4]
   1f9d4:	cmp	r8, #1
   1f9d8:	str	r8, [r4, #8]
   1f9dc:	blt	1fa1c <__assert_fail@plt+0xe568>
   1f9e0:	lsl	r0, r8, #2
   1f9e4:	str	r8, [r4, #4]
   1f9e8:	bl	286b0 <__assert_fail@plt+0x171fc>
   1f9ec:	cmp	r0, #0
   1f9f0:	str	r0, [r4, #12]
   1f9f4:	beq	1fc88 <__assert_fail@plt+0xe7d4>
   1f9f8:	ldr	r1, [sp, #24]
   1f9fc:	ldr	r8, [r1, #4]
   1fa00:	ldr	r1, [r1, #8]
   1fa04:	lsl	r2, r8, #2
   1fa08:	bl	1125c <memcpy@plt>
   1fa0c:	b	1fa2c <__assert_fail@plt+0xe578>
   1fa10:	mov	r4, #0
   1fa14:	str	r4, [r0]
   1fa18:	b	1fc54 <__assert_fail@plt+0xe7a0>
   1fa1c:	mov	r0, #0
   1fa20:	str	r0, [r6]
   1fa24:	str	r0, [r6, #4]
   1fa28:	str	r0, [r6, #8]
   1fa2c:	str	r6, [r4, #40]	; 0x28
   1fa30:	and	r0, r9, #15
   1fa34:	cmp	r8, #1
   1fa38:	ldrb	r1, [r4, #52]	; 0x34
   1fa3c:	and	r1, r1, #240	; 0xf0
   1fa40:	orr	r0, r1, r0
   1fa44:	strb	r0, [r4, #52]	; 0x34
   1fa48:	mov	r0, sl
   1fa4c:	blt	1fc40 <__assert_fail@plt+0xe78c>
   1fa50:	movw	lr, #65280	; 0xff00
   1fa54:	and	r1, r9, #4
   1fa58:	and	ip, r9, #1
   1fa5c:	mov	r5, #0
   1fa60:	str	r0, [sp, #16]
   1fa64:	str	r1, [sp]
   1fa68:	and	r1, r9, #2
   1fa6c:	movt	lr, #3
   1fa70:	mov	r9, #0
   1fa74:	str	ip, [sp, #12]
   1fa78:	str	r1, [sp, #8]
   1fa7c:	add	r1, lr, #255	; 0xff
   1fa80:	str	r1, [sp, #20]
   1fa84:	b	1fac4 <__assert_fail@plt+0xe610>
   1fa88:	sub	r2, r2, #1
   1fa8c:	cmp	r2, r1
   1fa90:	str	r2, [r4, #8]
   1fa94:	ble	1fc30 <__assert_fail@plt+0xe77c>
   1fa98:	ldr	r2, [r4, #12]
   1fa9c:	add	r3, r2, r1, lsl #2
   1faa0:	ldr	r3, [r3, #4]
   1faa4:	str	r3, [r2, r1, lsl #2]
   1faa8:	add	r1, r1, #1
   1faac:	ldr	r3, [r4, #8]
   1fab0:	cmp	r1, r3
   1fab4:	blt	1fa9c <__assert_fail@plt+0xe5e8>
   1fab8:	ldr	r1, [sp, #24]
   1fabc:	ldr	r8, [r1, #4]
   1fac0:	b	1fc30 <__assert_fail@plt+0xe77c>
   1fac4:	ldr	r1, [sp, #24]
   1fac8:	ldr	r2, [r0]
   1facc:	ldr	r1, [r1, #8]
   1fad0:	ldr	r1, [r1, r9, lsl #2]
   1fad4:	add	r1, r2, r1, lsl #3
   1fad8:	ldr	sl, [r1, #4]
   1fadc:	ldr	r1, [sp, #20]
   1fae0:	and	r1, sl, r1
   1fae4:	cmp	r1, #1
   1fae8:	beq	1fc34 <__assert_fail@plt+0xe780>
   1faec:	ldrb	r3, [r4, #52]	; 0x34
   1faf0:	mov	r2, #32
   1faf4:	and	r1, sl, lr
   1faf8:	and	r2, r2, sl, lsr #15
   1fafc:	orr	r2, r3, r2
   1fb00:	uxtb	r3, sl
   1fb04:	cmp	r3, #2
   1fb08:	strb	r2, [r4, #52]	; 0x34
   1fb0c:	beq	1fb20 <__assert_fail@plt+0xe66c>
   1fb10:	cmp	r3, #4
   1fb14:	bne	1fb2c <__assert_fail@plt+0xe678>
   1fb18:	mov	r3, #64	; 0x40
   1fb1c:	b	1fb24 <__assert_fail@plt+0xe670>
   1fb20:	mov	r3, #16
   1fb24:	orr	r2, r2, r3
   1fb28:	strb	r2, [r4, #52]	; 0x34
   1fb2c:	cmp	r1, #0
   1fb30:	beq	1fc34 <__assert_fail@plt+0xe780>
   1fb34:	ldr	r1, [r4, #40]	; 0x28
   1fb38:	cmp	r1, r6
   1fb3c:	beq	1fb54 <__assert_fail@plt+0xe6a0>
   1fb40:	cmp	ip, #0
   1fb44:	bne	1fbe8 <__assert_fail@plt+0xe734>
   1fb48:	ands	r1, sl, #256	; 0x100
   1fb4c:	bne	1fc1c <__assert_fail@plt+0xe768>
   1fb50:	b	1fbe8 <__assert_fail@plt+0xe734>
   1fb54:	mov	r0, #12
   1fb58:	bl	286b0 <__assert_fail@plt+0x171fc>
   1fb5c:	cmp	r0, #0
   1fb60:	beq	1fc6c <__assert_fail@plt+0xe7b8>
   1fb64:	mov	r5, r0
   1fb68:	str	r0, [r4, #40]	; 0x28
   1fb6c:	ldr	r0, [sp, #24]
   1fb70:	ldr	r8, [r0, #4]
   1fb74:	cmp	r8, #1
   1fb78:	str	r8, [r5, #4]
   1fb7c:	blt	1fbb0 <__assert_fail@plt+0xe6fc>
   1fb80:	lsl	r0, r8, #2
   1fb84:	str	r8, [r5]
   1fb88:	bl	286b0 <__assert_fail@plt+0x171fc>
   1fb8c:	cmp	r0, #0
   1fb90:	str	r0, [r5, #8]
   1fb94:	beq	1fc60 <__assert_fail@plt+0xe7ac>
   1fb98:	ldr	r1, [sp, #24]
   1fb9c:	ldr	r8, [r1, #4]
   1fba0:	ldr	r1, [r1, #8]
   1fba4:	lsl	r2, r8, #2
   1fba8:	bl	1125c <memcpy@plt>
   1fbac:	b	1fbc0 <__assert_fail@plt+0xe70c>
   1fbb0:	mov	r0, #0
   1fbb4:	str	r0, [r5]
   1fbb8:	str	r0, [r5, #4]
   1fbbc:	str	r0, [r5, #8]
   1fbc0:	ldrb	r0, [r4, #52]	; 0x34
   1fbc4:	ldr	ip, [sp, #12]
   1fbc8:	movw	lr, #65280	; 0xff00
   1fbcc:	mov	r5, #0
   1fbd0:	movt	lr, #3
   1fbd4:	orr	r0, r0, #128	; 0x80
   1fbd8:	strb	r0, [r4, #52]	; 0x34
   1fbdc:	ldr	r0, [sp, #16]
   1fbe0:	cmp	ip, #0
   1fbe4:	beq	1fb48 <__assert_fail@plt+0xe694>
   1fbe8:	cmp	ip, #0
   1fbec:	andsne	r1, sl, #512	; 0x200
   1fbf0:	bne	1fc1c <__assert_fail@plt+0xe768>
   1fbf4:	ldr	r1, [sp, #8]
   1fbf8:	cmp	r1, #0
   1fbfc:	bne	1fc08 <__assert_fail@plt+0xe754>
   1fc00:	ands	r1, sl, #4096	; 0x1000
   1fc04:	bne	1fc1c <__assert_fail@plt+0xe768>
   1fc08:	ldr	r1, [sp]
   1fc0c:	cmp	r1, #0
   1fc10:	bne	1fc34 <__assert_fail@plt+0xe780>
   1fc14:	ands	r1, sl, #16384	; 0x4000
   1fc18:	beq	1fc34 <__assert_fail@plt+0xe780>
   1fc1c:	sub	r1, r9, r5
   1fc20:	cmp	r1, #0
   1fc24:	ldrge	r2, [r4, #8]
   1fc28:	cmpge	r2, r1
   1fc2c:	bgt	1fa88 <__assert_fail@plt+0xe5d4>
   1fc30:	add	r5, r5, #1
   1fc34:	add	r9, r9, #1
   1fc38:	cmp	r9, r8
   1fc3c:	blt	1fac4 <__assert_fail@plt+0xe610>
   1fc40:	mov	r1, r4
   1fc44:	mov	r2, r7
   1fc48:	bl	1fca0 <__assert_fail@plt+0xe7ec>
   1fc4c:	cmp	r0, #0
   1fc50:	bne	1fc6c <__assert_fail@plt+0xe7b8>
   1fc54:	mov	r0, r4
   1fc58:	sub	sp, fp, #28
   1fc5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc60:	mov	r0, #0
   1fc64:	str	r0, [r5]
   1fc68:	str	r0, [r5, #4]
   1fc6c:	mov	r0, r4
   1fc70:	bl	19cbc <__assert_fail@plt+0x8808>
   1fc74:	ldr	r1, [sp, #4]
   1fc78:	mov	r0, #12
   1fc7c:	mov	r4, #0
   1fc80:	str	r0, [r1]
   1fc84:	b	1fc54 <__assert_fail@plt+0xe7a0>
   1fc88:	mov	r0, #0
   1fc8c:	str	r0, [r4, #4]
   1fc90:	str	r0, [r4, #8]
   1fc94:	mov	r0, r4
   1fc98:	bl	28878 <__assert_fail@plt+0x173c4>
   1fc9c:	b	1fc74 <__assert_fail@plt+0xe7c0>
   1fca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fca4:	add	fp, sp, #28
   1fca8:	sub	sp, sp, #4
   1fcac:	str	r2, [r1]
   1fcb0:	mov	r4, r1
   1fcb4:	mov	r7, r0
   1fcb8:	mov	r0, #0
   1fcbc:	mov	r9, r2
   1fcc0:	ldr	r1, [r1, #8]
   1fcc4:	str	r1, [r4, #16]
   1fcc8:	str	r0, [r4, #20]
   1fccc:	lsl	r0, r1, #2
   1fcd0:	bl	286b0 <__assert_fail@plt+0x171fc>
   1fcd4:	mov	r8, #12
   1fcd8:	cmp	r0, #0
   1fcdc:	str	r0, [r4, #24]
   1fce0:	beq	1fda0 <__assert_fail@plt+0xe8ec>
   1fce4:	ldr	r1, [r4, #8]
   1fce8:	cmp	r1, #1
   1fcec:	blt	1fd60 <__assert_fail@plt+0xe8ac>
   1fcf0:	mov	r5, #0
   1fcf4:	mov	sl, #2
   1fcf8:	ldr	r2, [r4, #12]
   1fcfc:	ldr	r6, [r2, r5, lsl #2]
   1fd00:	ldr	r2, [r7]
   1fd04:	add	r2, r2, r6, lsl #3
   1fd08:	ldrb	r2, [r2, #4]
   1fd0c:	tst	r2, #8
   1fd10:	bne	1fd54 <__assert_fail@plt+0xe8a0>
   1fd14:	ldr	r2, [r4, #16]
   1fd18:	ldr	r1, [r4, #20]
   1fd1c:	cmp	r2, r1
   1fd20:	bne	1fd44 <__assert_fail@plt+0xe890>
   1fd24:	add	r1, sl, r2, lsl #1
   1fd28:	str	r1, [r4, #16]
   1fd2c:	lsl	r1, r1, #2
   1fd30:	bl	286e0 <__assert_fail@plt+0x1722c>
   1fd34:	cmp	r0, #0
   1fd38:	beq	1fda0 <__assert_fail@plt+0xe8ec>
   1fd3c:	str	r0, [r4, #24]
   1fd40:	ldr	r1, [r4, #20]
   1fd44:	add	r2, r1, #1
   1fd48:	str	r2, [r4, #20]
   1fd4c:	str	r6, [r0, r1, lsl #2]
   1fd50:	ldr	r1, [r4, #8]
   1fd54:	add	r5, r5, #1
   1fd58:	cmp	r5, r1
   1fd5c:	blt	1fcf8 <__assert_fail@plt+0xe844>
   1fd60:	ldr	r1, [r7, #68]	; 0x44
   1fd64:	ldr	r0, [r7, #32]
   1fd68:	and	r1, r1, r9
   1fd6c:	mov	r5, r0
   1fd70:	add	r2, r1, r1, lsl #1
   1fd74:	ldr	r1, [r5, r2, lsl #2]!
   1fd78:	mov	r6, r5
   1fd7c:	ldr	r3, [r6, #4]!
   1fd80:	cmp	r3, r1
   1fd84:	ble	1fdac <__assert_fail@plt+0xe8f8>
   1fd88:	add	r0, r0, r2, lsl #2
   1fd8c:	ldr	r0, [r0, #8]
   1fd90:	add	r2, r1, #1
   1fd94:	mov	r8, #0
   1fd98:	str	r2, [r5]
   1fd9c:	str	r4, [r0, r1, lsl #2]
   1fda0:	mov	r0, r8
   1fda4:	sub	sp, fp, #28
   1fda8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdac:	add	r7, r0, r2, lsl #2
   1fdb0:	mov	r2, #2
   1fdb4:	ldr	r0, [r7, #8]!
   1fdb8:	add	r9, r2, r1, lsl #1
   1fdbc:	lsl	r1, r9, #2
   1fdc0:	bl	286e0 <__assert_fail@plt+0x1722c>
   1fdc4:	cmp	r0, #0
   1fdc8:	beq	1fda0 <__assert_fail@plt+0xe8ec>
   1fdcc:	str	r0, [r7]
   1fdd0:	str	r9, [r6]
   1fdd4:	ldr	r1, [r5]
   1fdd8:	b	1fd90 <__assert_fail@plt+0xe8dc>
   1fddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fde0:	add	fp, sp, #28
   1fde4:	sub	sp, sp, #36	; 0x24
   1fde8:	mov	r4, r0
   1fdec:	ldr	r0, [r0, #24]
   1fdf0:	mov	r6, r2
   1fdf4:	mov	r9, r1
   1fdf8:	cmp	r0, r1
   1fdfc:	ble	1fffc <__assert_fail@plt+0xeb48>
   1fe00:	ldr	r0, [r4, #80]	; 0x50
   1fe04:	mov	r1, #4
   1fe08:	mov	r5, r9
   1fe0c:	cmp	r0, #2
   1fe10:	movge	r0, #0
   1fe14:	strge	r0, [r4, #16]
   1fe18:	strge	r0, [r4, #20]
   1fe1c:	mov	r0, #0
   1fe20:	tst	r6, #1
   1fe24:	str	r0, [r4, #24]
   1fe28:	str	r0, [r4, #28]
   1fe2c:	str	r0, [r4, #32]
   1fe30:	strb	r0, [r4, #76]	; 0x4c
   1fe34:	movweq	r1, #6
   1fe38:	ldr	r2, [r4, #44]	; 0x2c
   1fe3c:	ldr	r3, [r4, #52]	; 0x34
   1fe40:	str	r2, [r4, #48]	; 0x30
   1fe44:	str	r3, [r4, #56]	; 0x38
   1fe48:	str	r1, [r4, #60]	; 0x3c
   1fe4c:	ldrb	r1, [r4, #75]	; 0x4b
   1fe50:	cmp	r1, #0
   1fe54:	ldreq	r1, [r4]
   1fe58:	streq	r1, [r4, #4]
   1fe5c:	cmp	r5, #0
   1fe60:	beq	1ff84 <__assert_fail@plt+0xead0>
   1fe64:	ldr	r1, [r4, #32]
   1fe68:	cmp	r5, r1
   1fe6c:	bge	2000c <__assert_fail@plt+0xeb58>
   1fe70:	ldrb	r0, [r4, #76]	; 0x4c
   1fe74:	cmp	r0, #0
   1fe78:	bne	2010c <__assert_fail@plt+0xec58>
   1fe7c:	cmp	r5, #0
   1fe80:	ble	1fec4 <__assert_fail@plt+0xea10>
   1fe84:	ldr	r1, [r4, #48]	; 0x30
   1fe88:	sub	r0, r5, #1
   1fe8c:	cmp	r1, r0
   1fe90:	beq	201c4 <__assert_fail@plt+0xed10>
   1fe94:	ldr	r1, [r4, #80]	; 0x50
   1fe98:	cmp	r1, #2
   1fe9c:	blt	1fecc <__assert_fail@plt+0xea18>
   1fea0:	ldr	r0, [r4, #8]
   1fea4:	mov	r1, r5
   1fea8:	sub	r0, r0, #4
   1feac:	ldr	r6, [r0, r1, lsl #2]
   1feb0:	cmn	r6, #1
   1feb4:	bne	1ff00 <__assert_fail@plt+0xea4c>
   1feb8:	sub	r1, r1, #1
   1febc:	cmp	r1, #0
   1fec0:	bgt	1feac <__assert_fail@plt+0xe9f8>
   1fec4:	ldr	r1, [r4, #60]	; 0x3c
   1fec8:	b	1ff24 <__assert_fail@plt+0xea70>
   1fecc:	ldr	r1, [r4, #4]
   1fed0:	ldr	r2, [r4, #68]	; 0x44
   1fed4:	ldrb	r0, [r1, r0]
   1fed8:	ubfx	r1, r0, #5, #3
   1fedc:	and	r3, r0, #31
   1fee0:	ldr	r2, [r2, r1, lsl #2]
   1fee4:	mov	r1, #1
   1fee8:	tst	r2, r1, lsl r3
   1feec:	bne	1ff24 <__assert_fail@plt+0xea70>
   1fef0:	mov	r1, #0
   1fef4:	cmp	r0, #10
   1fef8:	beq	1ff18 <__assert_fail@plt+0xea64>
   1fefc:	b	1ff24 <__assert_fail@plt+0xea70>
   1ff00:	ldrb	r0, [r4, #78]	; 0x4e
   1ff04:	cmp	r0, #0
   1ff08:	bne	20480 <__assert_fail@plt+0xefcc>
   1ff0c:	mov	r1, #0
   1ff10:	cmp	r6, #10
   1ff14:	bne	1ff24 <__assert_fail@plt+0xea70>
   1ff18:	ldrb	r1, [r4, #77]	; 0x4d
   1ff1c:	cmp	r1, #0
   1ff20:	movwne	r1, #2
   1ff24:	str	r1, [r4, #60]	; 0x3c
   1ff28:	ldr	r0, [r4, #80]	; 0x50
   1ff2c:	cmp	r0, #2
   1ff30:	blt	1ff4c <__assert_fail@plt+0xea98>
   1ff34:	ldr	r2, [r4, #28]
   1ff38:	ldr	r0, [r4, #8]
   1ff3c:	sub	r2, r2, r5
   1ff40:	add	r1, r0, r5, lsl #2
   1ff44:	lsl	r2, r2, #2
   1ff48:	bl	1122c <memmove@plt>
   1ff4c:	ldrb	r0, [r4, #75]	; 0x4b
   1ff50:	cmp	r0, #0
   1ff54:	bne	201ac <__assert_fail@plt+0xecf8>
   1ff58:	ldr	r0, [r4, #28]
   1ff5c:	ldr	r1, [r4, #32]
   1ff60:	sub	r0, r0, r5
   1ff64:	sub	r1, r1, r5
   1ff68:	str	r0, [r4, #28]
   1ff6c:	str	r1, [r4, #32]
   1ff70:	ldrb	r0, [r4, #75]	; 0x4b
   1ff74:	cmp	r0, #0
   1ff78:	ldreq	r0, [r4, #4]
   1ff7c:	addeq	r0, r0, r5
   1ff80:	streq	r0, [r4, #4]
   1ff84:	str	r9, [r4, #24]
   1ff88:	ldr	r0, [r4, #48]	; 0x30
   1ff8c:	ldr	r3, [r4, #80]	; 0x50
   1ff90:	ldr	r2, [r4, #56]	; 0x38
   1ff94:	sub	r1, r0, r5
   1ff98:	cmp	r3, #2
   1ff9c:	sub	r0, r2, r5
   1ffa0:	str	r1, [r4, #48]	; 0x30
   1ffa4:	str	r0, [r4, #56]	; 0x38
   1ffa8:	blt	1ffd0 <__assert_fail@plt+0xeb1c>
   1ffac:	ldrb	r0, [r4, #72]	; 0x48
   1ffb0:	cmp	r0, #0
   1ffb4:	beq	1ffe4 <__assert_fail@plt+0xeb30>
   1ffb8:	mov	r0, r4
   1ffbc:	bl	19d20 <__assert_fail@plt+0x886c>
   1ffc0:	cmp	r0, #0
   1ffc4:	beq	1ffec <__assert_fail@plt+0xeb38>
   1ffc8:	sub	sp, fp, #28
   1ffcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffd0:	ldrb	r0, [r4, #75]	; 0x4b
   1ffd4:	cmp	r0, #0
   1ffd8:	bne	201d0 <__assert_fail@plt+0xed1c>
   1ffdc:	str	r1, [r4, #28]
   1ffe0:	b	1ffec <__assert_fail@plt+0xeb38>
   1ffe4:	mov	r0, r4
   1ffe8:	bl	1a3e0 <__assert_fail@plt+0x8f2c>
   1ffec:	mov	r0, #0
   1fff0:	str	r0, [r4, #40]	; 0x28
   1fff4:	sub	sp, fp, #28
   1fff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fffc:	sub	r5, r9, r0
   20000:	cmp	r5, #0
   20004:	bne	1fe64 <__assert_fail@plt+0xe9b0>
   20008:	b	1ff84 <__assert_fail@plt+0xead0>
   2000c:	ldrb	r2, [r4, #76]	; 0x4c
   20010:	ldr	lr, [r4, #28]
   20014:	cmp	r2, #0
   20018:	bne	206a0 <__assert_fail@plt+0xf1ec>
   2001c:	mov	r2, #0
   20020:	str	r2, [r4, #28]
   20024:	ldr	r3, [r4, #80]	; 0x50
   20028:	cmp	r3, #2
   2002c:	blt	20254 <__assert_fail@plt+0xeda0>
   20030:	ldrb	r2, [r4, #73]	; 0x49
   20034:	cmp	r2, #0
   20038:	beq	200f4 <__assert_fail@plt+0xec40>
   2003c:	ldr	r7, [r4]
   20040:	sub	r3, r5, r3
   20044:	add	ip, r7, r0
   20048:	add	r3, ip, r3
   2004c:	add	r8, ip, r5
   20050:	cmp	r3, r7
   20054:	movcc	r3, r7
   20058:	mov	r7, r8
   2005c:	sub	r7, r7, #1
   20060:	cmp	r7, r3
   20064:	bcc	200f4 <__assert_fail@plt+0xec40>
   20068:	ldrb	r2, [r7]
   2006c:	and	r2, r2, #192	; 0xc0
   20070:	cmp	r2, #128	; 0x80
   20074:	beq	2005c <__assert_fail@plt+0xeba8>
   20078:	ldr	r0, [r4, #48]	; 0x30
   2007c:	mov	sl, lr
   20080:	mov	r1, r7
   20084:	add	r3, ip, r0
   20088:	ldr	r0, [r4, #64]	; 0x40
   2008c:	sub	r2, r3, r7
   20090:	cmp	r0, #0
   20094:	bne	20778 <__assert_fail@plt+0xf2c4>
   20098:	mov	r0, #0
   2009c:	add	r3, sp, #24
   200a0:	str	r0, [sp, #28]
   200a4:	str	r0, [sp, #24]
   200a8:	add	r0, sp, #20
   200ac:	bl	288d8 <__assert_fail@plt+0x17424>
   200b0:	sub	r1, r8, r7
   200b4:	mvn	r7, #0
   200b8:	cmp	r0, r1
   200bc:	bcc	200e0 <__assert_fail@plt+0xec2c>
   200c0:	cmn	r0, #3
   200c4:	bhi	200e0 <__assert_fail@plt+0xec2c>
   200c8:	mov	r2, #0
   200cc:	sub	r0, r0, r1
   200d0:	str	r2, [r4, #16]
   200d4:	str	r2, [r4, #20]
   200d8:	str	r0, [r4, #28]
   200dc:	ldr	r7, [sp, #20]
   200e0:	cmn	r7, #1
   200e4:	bne	205c4 <__assert_fail@plt+0xf110>
   200e8:	ldr	r0, [r4, #24]
   200ec:	ldr	r1, [r4, #32]
   200f0:	mov	lr, sl
   200f4:	add	r8, r1, r0
   200f8:	cmp	r8, r9
   200fc:	bge	204a0 <__assert_fail@plt+0xefec>
   20100:	add	sl, r4, #16
   20104:	str	lr, [sp]
   20108:	b	20564 <__assert_fail@plt+0xf0b0>
   2010c:	ldr	ip, [r4, #12]
   20110:	ldr	r0, [r4, #28]
   20114:	mov	r1, #0
   20118:	add	r2, r1, r0
   2011c:	add	r2, r2, r2, lsr #31
   20120:	asr	r7, r2, #1
   20124:	ldr	r3, [ip, r7, lsl #2]
   20128:	mov	r2, r7
   2012c:	cmp	r3, r5
   20130:	bgt	20140 <__assert_fail@plt+0xec8c>
   20134:	bge	2014c <__assert_fail@plt+0xec98>
   20138:	add	r1, r7, #1
   2013c:	mov	r2, r0
   20140:	cmp	r1, r2
   20144:	mov	r0, r2
   20148:	blt	20118 <__assert_fail@plt+0xec64>
   2014c:	mov	r8, #0
   20150:	cmp	r3, r5
   20154:	movwlt	r8, #1
   20158:	add	sl, r7, r8
   2015c:	cmp	sl, #0
   20160:	ble	201a4 <__assert_fail@plt+0xecf0>
   20164:	ldr	r1, [r4, #48]	; 0x30
   20168:	sub	r0, sl, #1
   2016c:	cmp	r1, r0
   20170:	beq	206c8 <__assert_fail@plt+0xf214>
   20174:	ldr	r1, [r4, #80]	; 0x50
   20178:	cmp	r1, #2
   2017c:	blt	202b0 <__assert_fail@plt+0xedfc>
   20180:	ldr	r0, [r4, #8]
   20184:	mov	r1, sl
   20188:	sub	r0, r0, #4
   2018c:	ldr	r6, [r0, r1, lsl #2]
   20190:	cmn	r6, #1
   20194:	bne	202e4 <__assert_fail@plt+0xee30>
   20198:	sub	r1, r1, #1
   2019c:	cmp	r1, #0
   201a0:	bgt	2018c <__assert_fail@plt+0xecd8>
   201a4:	ldr	r1, [r4, #60]	; 0x3c
   201a8:	b	20308 <__assert_fail@plt+0xee54>
   201ac:	ldr	r2, [r4, #28]
   201b0:	ldr	r0, [r4, #4]
   201b4:	add	r1, r0, r5
   201b8:	sub	r2, r2, r5
   201bc:	bl	1122c <memmove@plt>
   201c0:	b	1ff58 <__assert_fail@plt+0xeaa4>
   201c4:	and	r0, r6, #2
   201c8:	eor	r1, r0, #10
   201cc:	b	1ff24 <__assert_fail@plt+0xea70>
   201d0:	ldrb	r0, [r4, #72]	; 0x48
   201d4:	cmp	r0, #0
   201d8:	beq	204ac <__assert_fail@plt+0xeff8>
   201dc:	ldr	r6, [r4, #36]	; 0x24
   201e0:	ldr	r5, [r4, #28]
   201e4:	cmp	r6, r1
   201e8:	movgt	r6, r1
   201ec:	cmp	r5, r6
   201f0:	blt	201fc <__assert_fail@plt+0xed48>
   201f4:	b	20248 <__assert_fail@plt+0xed94>
   201f8:	ldr	r9, [r4, #24]
   201fc:	ldr	r1, [r4]
   20200:	ldr	r0, [r4, #64]	; 0x40
   20204:	add	r1, r1, r9
   20208:	cmp	r0, #0
   2020c:	ldrb	r7, [r1, r5]
   20210:	ldrbne	r7, [r0, r7]
   20214:	add	r0, r7, #128	; 0x80
   20218:	lsr	r0, r0, #7
   2021c:	cmp	r0, #2
   20220:	bhi	20230 <__assert_fail@plt+0xed7c>
   20224:	bl	11358 <__ctype_toupper_loc@plt>
   20228:	ldr	r0, [r0]
   2022c:	ldr	r7, [r0, r7, lsl #2]
   20230:	ldr	r0, [r4, #4]
   20234:	strb	r7, [r0, r5]
   20238:	add	r5, r5, #1
   2023c:	cmp	r5, r6
   20240:	blt	201f8 <__assert_fail@plt+0xed44>
   20244:	mov	r5, r6
   20248:	str	r5, [r4, #28]
   2024c:	str	r5, [r4, #32]
   20250:	b	1ffec <__assert_fail@plt+0xeb38>
   20254:	ldr	r3, [r4]
   20258:	add	r0, r5, r0
   2025c:	ldr	r1, [r4, #64]	; 0x40
   20260:	add	r0, r3, r0
   20264:	cmp	r1, #0
   20268:	ldrb	r0, [r0, #-1]
   2026c:	str	r2, [r4, #32]
   20270:	ldrbne	r0, [r1, r0]
   20274:	ldr	r1, [r4, #68]	; 0x44
   20278:	ubfx	r2, r0, #5, #3
   2027c:	and	r3, r0, #31
   20280:	ldr	r2, [r1, r2, lsl #2]
   20284:	mov	r1, #1
   20288:	tst	r2, r1, lsl r3
   2028c:	bne	202a8 <__assert_fail@plt+0xedf4>
   20290:	mov	r1, #0
   20294:	cmp	r0, #10
   20298:	bne	202a8 <__assert_fail@plt+0xedf4>
   2029c:	ldrb	r1, [r4, #77]	; 0x4d
   202a0:	cmp	r1, #0
   202a4:	movwne	r1, #2
   202a8:	str	r1, [r4, #60]	; 0x3c
   202ac:	b	1ff70 <__assert_fail@plt+0xeabc>
   202b0:	ldr	r1, [r4, #4]
   202b4:	ldr	r2, [r4, #68]	; 0x44
   202b8:	ldrb	r0, [r1, r0]
   202bc:	ubfx	r1, r0, #5, #3
   202c0:	and	r3, r0, #31
   202c4:	ldr	r2, [r2, r1, lsl #2]
   202c8:	mov	r1, #1
   202cc:	tst	r2, r1, lsl r3
   202d0:	bne	20308 <__assert_fail@plt+0xee54>
   202d4:	mov	r1, #0
   202d8:	cmp	r0, #10
   202dc:	beq	202fc <__assert_fail@plt+0xee48>
   202e0:	b	20308 <__assert_fail@plt+0xee54>
   202e4:	ldrb	r0, [r4, #78]	; 0x4e
   202e8:	cmp	r0, #0
   202ec:	bne	20728 <__assert_fail@plt+0xf274>
   202f0:	mov	r1, #0
   202f4:	cmp	r6, #10
   202f8:	bne	20308 <__assert_fail@plt+0xee54>
   202fc:	ldrb	r1, [r4, #77]	; 0x4d
   20300:	cmp	r1, #0
   20304:	movwne	r1, #2
   20308:	str	r1, [r4, #60]	; 0x3c
   2030c:	cmp	sl, r5
   20310:	ldr	r2, [r4, #28]
   20314:	bne	203a4 <__assert_fail@plt+0xeef0>
   20318:	cmp	r2, r5
   2031c:	ble	203a4 <__assert_fail@plt+0xeef0>
   20320:	ldr	r0, [r4, #12]
   20324:	ldr	r0, [r0, r5, lsl #2]
   20328:	cmp	r0, r5
   2032c:	bne	203a4 <__assert_fail@plt+0xeef0>
   20330:	ldr	r0, [r4, #8]
   20334:	sub	r2, r2, r5
   20338:	lsl	r2, r2, #2
   2033c:	add	r1, r0, r5, lsl #2
   20340:	bl	1122c <memmove@plt>
   20344:	ldr	r2, [r4, #28]
   20348:	ldr	r0, [r4, #4]
   2034c:	add	r1, r0, r5
   20350:	sub	r2, r2, r5
   20354:	bl	1122c <memmove@plt>
   20358:	ldr	r0, [r4, #28]
   2035c:	ldr	r1, [r4, #32]
   20360:	sub	r0, r0, r5
   20364:	sub	r1, r1, r5
   20368:	cmp	r0, #1
   2036c:	str	r0, [r4, #28]
   20370:	str	r1, [r4, #32]
   20374:	blt	1ff70 <__assert_fail@plt+0xeabc>
   20378:	ldr	r0, [r4, #12]
   2037c:	mov	r2, #0
   20380:	add	r1, r0, r5, lsl #2
   20384:	ldr	r3, [r1, r2, lsl #2]
   20388:	sub	r3, r3, r5
   2038c:	str	r3, [r0, r2, lsl #2]
   20390:	add	r2, r2, #1
   20394:	ldr	r3, [r4, #28]
   20398:	cmp	r2, r3
   2039c:	blt	20384 <__assert_fail@plt+0xeed0>
   203a0:	b	1ff70 <__assert_fail@plt+0xeabc>
   203a4:	mov	r0, #0
   203a8:	strb	r0, [r4, #76]	; 0x4c
   203ac:	sub	r0, r5, r9
   203b0:	ldr	r1, [r4, #44]	; 0x2c
   203b4:	ldr	r3, [r4, #52]	; 0x34
   203b8:	add	r1, r0, r1
   203bc:	add	r0, r0, r3
   203c0:	str	r1, [r4, #48]	; 0x30
   203c4:	str	r0, [r4, #56]	; 0x38
   203c8:	add	r0, r7, r8
   203cc:	sub	r1, r0, #1
   203d0:	add	r0, r1, #1
   203d4:	cmp	r0, #1
   203d8:	blt	203f0 <__assert_fail@plt+0xef3c>
   203dc:	ldr	r3, [r4, #12]
   203e0:	ldr	r3, [r3, r1, lsl #2]
   203e4:	sub	r1, r1, #1
   203e8:	cmp	r3, r5
   203ec:	beq	203d0 <__assert_fail@plt+0xef1c>
   203f0:	cmp	r0, r2
   203f4:	bge	20414 <__assert_fail@plt+0xef60>
   203f8:	ldr	r1, [r4, #8]
   203fc:	ldr	r3, [r1, r0, lsl #2]
   20400:	cmn	r3, #1
   20404:	bne	20414 <__assert_fail@plt+0xef60>
   20408:	add	r0, r0, #1
   2040c:	cmp	r0, r2
   20410:	blt	203fc <__assert_fail@plt+0xef48>
   20414:	cmp	r0, r2
   20418:	bne	2042c <__assert_fail@plt+0xef78>
   2041c:	mov	r0, #0
   20420:	str	r0, [r4, #28]
   20424:	str	r0, [r4, #32]
   20428:	b	1ff70 <__assert_fail@plt+0xeabc>
   2042c:	ldr	r1, [r4, #12]
   20430:	ldr	r0, [r1, r0, lsl #2]
   20434:	subs	r2, r0, r5
   20438:	str	r2, [r4, #28]
   2043c:	beq	2052c <__assert_fail@plt+0xf078>
   20440:	cmp	r2, #1
   20444:	blt	20468 <__assert_fail@plt+0xefb4>
   20448:	ldr	r0, [r4, #8]
   2044c:	mov	r1, #0
   20450:	mvn	r3, #0
   20454:	str	r3, [r0, r1, lsl #2]
   20458:	add	r1, r1, #1
   2045c:	ldr	r2, [r4, #28]
   20460:	cmp	r1, r2
   20464:	blt	20454 <__assert_fail@plt+0xefa0>
   20468:	ldr	r0, [r4, #4]
   2046c:	mov	r1, #255	; 0xff
   20470:	bl	113d0 <memset@plt>
   20474:	ldr	r0, [r4, #28]
   20478:	str	r0, [r4, #32]
   2047c:	b	1ff70 <__assert_fail@plt+0xeabc>
   20480:	mov	r0, r6
   20484:	bl	113b8 <iswalnum@plt>
   20488:	mov	r1, #1
   2048c:	cmp	r6, #95	; 0x5f
   20490:	beq	1ff24 <__assert_fail@plt+0xea70>
   20494:	cmp	r0, #0
   20498:	beq	1ff0c <__assert_fail@plt+0xea58>
   2049c:	b	1ff24 <__assert_fail@plt+0xea70>
   204a0:	sub	r0, r8, r9
   204a4:	str	r0, [r4, #28]
   204a8:	b	205e0 <__assert_fail@plt+0xf12c>
   204ac:	ldr	r3, [r4, #64]	; 0x40
   204b0:	cmp	r3, #0
   204b4:	beq	1ffec <__assert_fail@plt+0xeb38>
   204b8:	ldr	r0, [r4, #36]	; 0x24
   204bc:	ldr	r2, [r4, #28]
   204c0:	cmp	r0, r1
   204c4:	movgt	r0, r1
   204c8:	cmp	r2, r0
   204cc:	bge	20520 <__assert_fail@plt+0xf06c>
   204d0:	ldr	r7, [r4]
   204d4:	add	r1, r2, r9
   204d8:	ldr	r6, [r4, #4]
   204dc:	ldrb	r1, [r7, r1]
   204e0:	ldrb	r1, [r3, r1]
   204e4:	strb	r1, [r6, r2]
   204e8:	add	r1, r2, #1
   204ec:	cmp	r1, r0
   204f0:	bge	2051c <__assert_fail@plt+0xf068>
   204f4:	ldm	r4, {r2, r3}
   204f8:	ldr	r7, [r4, #24]
   204fc:	ldr	r6, [r4, #64]	; 0x40
   20500:	add	r2, r2, r7
   20504:	ldrb	r2, [r2, r1]
   20508:	ldrb	r2, [r6, r2]
   2050c:	strb	r2, [r3, r1]
   20510:	add	r1, r1, #1
   20514:	cmp	r1, r0
   20518:	blt	204f4 <__assert_fail@plt+0xf040>
   2051c:	mov	r2, r0
   20520:	str	r2, [r4, #28]
   20524:	str	r2, [r4, #32]
   20528:	b	1ffec <__assert_fail@plt+0xeb38>
   2052c:	mov	r0, #0
   20530:	str	r0, [r4, #32]
   20534:	b	1ff70 <__assert_fail@plt+0xeabc>
   20538:	cmp	r7, #0
   2053c:	mov	r1, #0
   20540:	ldr	r3, [sp, #4]
   20544:	ldr	r2, [sp, #8]
   20548:	cmpne	r0, #0
   2054c:	ldrne	r0, [r4]
   20550:	ldrbne	r1, [r0, r8]
   20554:	stm	sl, {r2, r3}
   20558:	mov	r0, #1
   2055c:	mov	r7, r1
   20560:	b	205a4 <__assert_fail@plt+0xf0f0>
   20564:	ldr	r0, [r4]
   20568:	ldr	r2, [r4, #44]	; 0x2c
   2056c:	mov	r3, sl
   20570:	add	r1, r0, r8
   20574:	ldr	r0, [sl]
   20578:	sub	r7, r2, r8
   2057c:	mov	r2, r7
   20580:	str	r0, [sp, #8]
   20584:	ldr	r0, [sl, #4]
   20588:	str	r0, [sp, #4]
   2058c:	add	r0, sp, #24
   20590:	bl	288d8 <__assert_fail@plt+0x17424>
   20594:	sub	r1, r0, #1
   20598:	cmn	r1, #3
   2059c:	bcs	20538 <__assert_fail@plt+0xf084>
   205a0:	ldr	r7, [sp, #24]
   205a4:	add	r8, r0, r8
   205a8:	cmp	r8, r9
   205ac:	blt	20564 <__assert_fail@plt+0xf0b0>
   205b0:	ldr	lr, [sp]
   205b4:	sub	r0, r8, r9
   205b8:	cmn	r7, #1
   205bc:	str	r0, [r4, #28]
   205c0:	beq	205e0 <__assert_fail@plt+0xf12c>
   205c4:	ldrb	r0, [r4, #78]	; 0x4e
   205c8:	cmp	r0, #0
   205cc:	bne	20748 <__assert_fail@plt+0xf294>
   205d0:	mov	r1, #0
   205d4:	cmp	r7, #10
   205d8:	beq	20678 <__assert_fail@plt+0xf1c4>
   205dc:	b	20684 <__assert_fail@plt+0xf1d0>
   205e0:	cmp	lr, #0
   205e4:	ble	20624 <__assert_fail@plt+0xf170>
   205e8:	ldr	r1, [r4, #48]	; 0x30
   205ec:	sub	r0, lr, #1
   205f0:	cmp	r1, r0
   205f4:	beq	2071c <__assert_fail@plt+0xf268>
   205f8:	ldr	r1, [r4, #80]	; 0x50
   205fc:	cmp	r1, #2
   20600:	blt	2062c <__assert_fail@plt+0xf178>
   20604:	ldr	r0, [r4, #8]
   20608:	sub	r0, r0, #4
   2060c:	ldr	r6, [r0, lr, lsl #2]
   20610:	cmn	r6, #1
   20614:	bne	20660 <__assert_fail@plt+0xf1ac>
   20618:	sub	lr, lr, #1
   2061c:	cmp	lr, #0
   20620:	bgt	2060c <__assert_fail@plt+0xf158>
   20624:	ldr	r1, [r4, #60]	; 0x3c
   20628:	b	20684 <__assert_fail@plt+0xf1d0>
   2062c:	ldr	r1, [r4, #4]
   20630:	ldr	r2, [r4, #68]	; 0x44
   20634:	ldrb	r0, [r1, r0]
   20638:	ubfx	r1, r0, #5, #3
   2063c:	and	r3, r0, #31
   20640:	ldr	r2, [r2, r1, lsl #2]
   20644:	mov	r1, #1
   20648:	tst	r2, r1, lsl r3
   2064c:	bne	20684 <__assert_fail@plt+0xf1d0>
   20650:	mov	r1, #0
   20654:	cmp	r0, #10
   20658:	beq	20678 <__assert_fail@plt+0xf1c4>
   2065c:	b	20684 <__assert_fail@plt+0xf1d0>
   20660:	ldrb	r0, [r4, #78]	; 0x4e
   20664:	cmp	r0, #0
   20668:	bne	207c0 <__assert_fail@plt+0xf30c>
   2066c:	mov	r1, #0
   20670:	cmp	r6, #10
   20674:	bne	20684 <__assert_fail@plt+0xf1d0>
   20678:	ldrb	r1, [r4, #77]	; 0x4d
   2067c:	cmp	r1, #0
   20680:	movwne	r1, #2
   20684:	str	r1, [r4, #60]	; 0x3c
   20688:	mov	r0, #0
   2068c:	ldr	r2, [r4, #28]
   20690:	cmp	r2, #0
   20694:	bne	206d4 <__assert_fail@plt+0xf220>
   20698:	str	r0, [r4, #32]
   2069c:	b	1ff70 <__assert_fail@plt+0xeabc>
   206a0:	mov	r2, #0
   206a4:	strb	r2, [r4, #76]	; 0x4c
   206a8:	sub	r2, r5, r9
   206ac:	ldr	r3, [r4, #44]	; 0x2c
   206b0:	ldr	r7, [r4, #52]	; 0x34
   206b4:	add	r3, r2, r3
   206b8:	add	r2, r2, r7
   206bc:	str	r3, [r4, #48]	; 0x30
   206c0:	str	r2, [r4, #56]	; 0x38
   206c4:	b	2001c <__assert_fail@plt+0xeb68>
   206c8:	and	r0, r6, #2
   206cc:	eor	r1, r0, #10
   206d0:	b	20308 <__assert_fail@plt+0xee54>
   206d4:	cmp	r2, #1
   206d8:	blt	206fc <__assert_fail@plt+0xf248>
   206dc:	ldr	r0, [r4, #8]
   206e0:	mov	r1, #0
   206e4:	mvn	r3, #0
   206e8:	str	r3, [r0, r1, lsl #2]
   206ec:	add	r1, r1, #1
   206f0:	ldr	r2, [r4, #28]
   206f4:	cmp	r1, r2
   206f8:	blt	206e8 <__assert_fail@plt+0xf234>
   206fc:	ldrb	r0, [r4, #75]	; 0x4b
   20700:	cmp	r0, #0
   20704:	beq	2076c <__assert_fail@plt+0xf2b8>
   20708:	ldr	r0, [r4, #4]
   2070c:	mov	r1, #255	; 0xff
   20710:	bl	113d0 <memset@plt>
   20714:	ldr	r0, [r4, #28]
   20718:	b	20698 <__assert_fail@plt+0xf1e4>
   2071c:	and	r0, r6, #2
   20720:	eor	r1, r0, #10
   20724:	b	20684 <__assert_fail@plt+0xf1d0>
   20728:	mov	r0, r6
   2072c:	bl	113b8 <iswalnum@plt>
   20730:	mov	r1, #1
   20734:	cmp	r6, #95	; 0x5f
   20738:	beq	20308 <__assert_fail@plt+0xee54>
   2073c:	cmp	r0, #0
   20740:	beq	202f0 <__assert_fail@plt+0xee3c>
   20744:	b	20308 <__assert_fail@plt+0xee54>
   20748:	mov	r0, r7
   2074c:	bl	113b8 <iswalnum@plt>
   20750:	mov	r1, #1
   20754:	cmp	r7, #95	; 0x5f
   20758:	beq	20684 <__assert_fail@plt+0xf1d0>
   2075c:	cmp	r0, #0
   20760:	mov	r2, r7
   20764:	beq	205d0 <__assert_fail@plt+0xf11c>
   20768:	b	20684 <__assert_fail@plt+0xf1d0>
   2076c:	mov	r0, r2
   20770:	str	r2, [r4, #32]
   20774:	b	1ff70 <__assert_fail@plt+0xeabc>
   20778:	cmp	r2, #1
   2077c:	blt	207e0 <__assert_fail@plt+0xf32c>
   20780:	sub	r1, r7, #1
   20784:	sub	r1, r1, r3
   20788:	mvn	r3, #1
   2078c:	cmn	r1, #7
   20790:	mvnle	r1, #6
   20794:	sub	ip, r3, r1
   20798:	add	r1, sp, #14
   2079c:	ldrb	r3, [r7, ip]
   207a0:	sub	lr, ip, #1
   207a4:	ldrb	r3, [r0, r3]
   207a8:	strb	r3, [r1, ip]
   207ac:	add	r3, ip, #1
   207b0:	mov	ip, lr
   207b4:	cmp	r3, #1
   207b8:	bgt	2079c <__assert_fail@plt+0xf2e8>
   207bc:	b	20098 <__assert_fail@plt+0xebe4>
   207c0:	mov	r0, r6
   207c4:	bl	113b8 <iswalnum@plt>
   207c8:	mov	r1, #1
   207cc:	cmp	r6, #95	; 0x5f
   207d0:	beq	20684 <__assert_fail@plt+0xf1d0>
   207d4:	cmp	r0, #0
   207d8:	beq	2066c <__assert_fail@plt+0xf1b8>
   207dc:	b	20684 <__assert_fail@plt+0xf1d0>
   207e0:	add	r1, sp, #14
   207e4:	b	20098 <__assert_fail@plt+0xebe4>
   207e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   207ec:	add	fp, sp, #24
   207f0:	mov	r8, r0
   207f4:	ldr	r0, [r0, #124]	; 0x7c
   207f8:	cmp	r0, #1
   207fc:	blt	20880 <__assert_fail@plt+0xf3cc>
   20800:	mov	r7, #0
   20804:	ldr	r0, [r8, #132]	; 0x84
   20808:	ldr	r5, [r0, r7, lsl #2]
   2080c:	ldr	r0, [r5, #16]
   20810:	cmp	r0, #1
   20814:	blt	20844 <__assert_fail@plt+0xf390>
   20818:	mov	r4, #0
   2081c:	ldr	r0, [r5, #20]
   20820:	ldr	r6, [r0, r4, lsl #2]
   20824:	ldr	r0, [r6, #16]
   20828:	bl	28878 <__assert_fail@plt+0x173c4>
   2082c:	mov	r0, r6
   20830:	bl	28878 <__assert_fail@plt+0x173c4>
   20834:	ldr	r0, [r5, #16]
   20838:	add	r4, r4, #1
   2083c:	cmp	r4, r0
   20840:	blt	2081c <__assert_fail@plt+0xf368>
   20844:	ldr	r0, [r5, #20]
   20848:	bl	28878 <__assert_fail@plt+0x173c4>
   2084c:	ldr	r0, [r5, #8]
   20850:	cmp	r0, #0
   20854:	beq	20868 <__assert_fail@plt+0xf3b4>
   20858:	ldr	r0, [r0, #8]
   2085c:	bl	28878 <__assert_fail@plt+0x173c4>
   20860:	ldr	r0, [r5, #8]
   20864:	bl	28878 <__assert_fail@plt+0x173c4>
   20868:	mov	r0, r5
   2086c:	bl	28878 <__assert_fail@plt+0x173c4>
   20870:	ldr	r0, [r8, #124]	; 0x7c
   20874:	add	r7, r7, #1
   20878:	cmp	r7, r0
   2087c:	blt	20804 <__assert_fail@plt+0xf350>
   20880:	mov	r0, #0
   20884:	str	r0, [r8, #108]	; 0x6c
   20888:	str	r0, [r8, #124]	; 0x7c
   2088c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20894:	add	fp, sp, #28
   20898:	sub	sp, sp, #4
   2089c:	mov	sl, r0
   208a0:	ldr	r0, [r1, #4]
   208a4:	cmp	r0, #1
   208a8:	blt	20974 <__assert_fail@plt+0xf4c0>
   208ac:	ldr	r7, [sl, #84]	; 0x54
   208b0:	mov	r8, r2
   208b4:	mov	r5, r1
   208b8:	mov	r4, #0
   208bc:	b	208e4 <__assert_fail@plt+0xf430>
   208c0:	ldr	r0, [sl, #132]	; 0x84
   208c4:	lsl	r1, r9, #3
   208c8:	bl	286e0 <__assert_fail@plt+0x1722c>
   208cc:	cmp	r0, #0
   208d0:	beq	20980 <__assert_fail@plt+0xf4cc>
   208d4:	lsl	r1, r9, #1
   208d8:	str	r1, [sl, #128]	; 0x80
   208dc:	str	r0, [sl, #132]	; 0x84
   208e0:	b	2092c <__assert_fail@plt+0xf478>
   208e4:	ldr	r1, [r5, #8]
   208e8:	ldr	r6, [r1, r4, lsl #2]
   208ec:	ldr	r1, [r7]
   208f0:	add	r2, r1, r6, lsl #3
   208f4:	ldrb	r2, [r2, #4]
   208f8:	cmp	r2, #8
   208fc:	bne	20968 <__assert_fail@plt+0xf4b4>
   20900:	ldr	r1, [r1, r6, lsl #3]
   20904:	cmp	r1, #31
   20908:	bgt	20968 <__assert_fail@plt+0xf4b4>
   2090c:	ldr	r2, [r7, #80]	; 0x50
   20910:	mov	r3, #1
   20914:	tst	r2, r3, lsl r1
   20918:	beq	20968 <__assert_fail@plt+0xf4b4>
   2091c:	ldr	r9, [sl, #124]	; 0x7c
   20920:	ldr	r0, [sl, #128]	; 0x80
   20924:	cmp	r9, r0
   20928:	beq	208c0 <__assert_fail@plt+0xf40c>
   2092c:	mov	r0, #1
   20930:	mov	r1, #24
   20934:	bl	2865c <__assert_fail@plt+0x171a8>
   20938:	ldr	r1, [sl, #124]	; 0x7c
   2093c:	ldr	r2, [sl, #132]	; 0x84
   20940:	str	r0, [r2, r1, lsl #2]
   20944:	ldr	r0, [sl, #132]	; 0x84
   20948:	ldr	r0, [r0, r1, lsl #2]
   2094c:	cmp	r0, #0
   20950:	beq	20980 <__assert_fail@plt+0xf4cc>
   20954:	add	r1, r1, #1
   20958:	str	r6, [r0, #4]
   2095c:	str	r1, [sl, #124]	; 0x7c
   20960:	str	r8, [r0]
   20964:	ldr	r0, [r5, #4]
   20968:	add	r4, r4, #1
   2096c:	cmp	r4, r0
   20970:	blt	208e4 <__assert_fail@plt+0xf430>
   20974:	mov	r0, #0
   20978:	sub	sp, fp, #28
   2097c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20980:	mov	r0, #12
   20984:	sub	sp, fp, #28
   20988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2098c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20990:	add	fp, sp, #28
   20994:	sub	sp, sp, #76	; 0x4c
   20998:	mov	r9, r0
   2099c:	ldr	r0, [r1, #4]
   209a0:	cmp	r0, #1
   209a4:	blt	212dc <__assert_fail@plt+0xfe28>
   209a8:	ldr	r2, [r9, #84]	; 0x54
   209ac:	ldr	r8, [r9, #40]	; 0x28
   209b0:	mov	r3, #0
   209b4:	str	r9, [sp, #40]	; 0x28
   209b8:	str	r1, [sp, #16]
   209bc:	str	r8, [sp, #52]	; 0x34
   209c0:	str	r2, [sp, #20]
   209c4:	b	209fc <__assert_fail@plt+0xf548>
   209c8:	ldr	r0, [r9, #88]	; 0x58
   209cc:	and	r0, r0, #2
   209d0:	eor	r1, r0, #10
   209d4:	b	20ae0 <__assert_fail@plt+0xf62c>
   209d8:	mov	r0, r4
   209dc:	bl	113b8 <iswalnum@plt>
   209e0:	mov	r1, #1
   209e4:	mov	r2, #0
   209e8:	cmp	r4, #95	; 0x5f
   209ec:	beq	20af8 <__assert_fail@plt+0xf644>
   209f0:	cmp	r0, #0
   209f4:	beq	20ac8 <__assert_fail@plt+0xf614>
   209f8:	b	20af8 <__assert_fail@plt+0xf644>
   209fc:	ldr	r0, [r1, #8]
   20a00:	str	r3, [sp, #24]
   20a04:	ldr	r3, [r0, r3, lsl #2]
   20a08:	ldr	r0, [r2]
   20a0c:	add	r5, r0, r3, lsl #3
   20a10:	mov	r1, r3
   20a14:	str	r3, [sp, #48]	; 0x30
   20a18:	ldr	r6, [r5, #4]!
   20a1c:	uxtb	r0, r6
   20a20:	cmp	r0, #4
   20a24:	bne	212c0 <__assert_fail@plt+0xfe0c>
   20a28:	movw	r0, #65280	; 0xff00
   20a2c:	movt	r0, #3
   20a30:	tst	r6, r0
   20a34:	beq	20b2c <__assert_fail@plt+0xf678>
   20a38:	cmn	r8, #1
   20a3c:	ble	20a7c <__assert_fail@plt+0xf5c8>
   20a40:	ldr	r0, [r9, #48]	; 0x30
   20a44:	cmp	r0, r8
   20a48:	beq	209c8 <__assert_fail@plt+0xf514>
   20a4c:	ldr	r0, [r9, #80]	; 0x50
   20a50:	cmp	r0, #2
   20a54:	blt	20a84 <__assert_fail@plt+0xf5d0>
   20a58:	ldr	r0, [r9, #8]
   20a5c:	mov	r1, r8
   20a60:	ldr	r4, [r0, r1, lsl #2]
   20a64:	cmn	r4, #1
   20a68:	bne	20abc <__assert_fail@plt+0xf608>
   20a6c:	sub	r2, r1, #1
   20a70:	cmp	r1, #0
   20a74:	mov	r1, r2
   20a78:	bgt	20a60 <__assert_fail@plt+0xf5ac>
   20a7c:	ldr	r1, [r9, #60]	; 0x3c
   20a80:	b	20ae0 <__assert_fail@plt+0xf62c>
   20a84:	ldr	r0, [r9, #4]
   20a88:	ldr	r1, [r9, #68]	; 0x44
   20a8c:	ldrb	r0, [r0, r8]
   20a90:	ubfx	r2, r0, #5, #3
   20a94:	and	r7, r0, #31
   20a98:	ldr	r3, [r1, r2, lsl #2]
   20a9c:	mov	r1, #1
   20aa0:	mov	r2, #0
   20aa4:	tst	r3, r1, lsl r7
   20aa8:	bne	20af8 <__assert_fail@plt+0xf644>
   20aac:	mov	r1, #0
   20ab0:	cmp	r0, #10
   20ab4:	beq	20ad4 <__assert_fail@plt+0xf620>
   20ab8:	b	20ae0 <__assert_fail@plt+0xf62c>
   20abc:	ldrb	r0, [r9, #78]	; 0x4e
   20ac0:	cmp	r0, #0
   20ac4:	bne	209d8 <__assert_fail@plt+0xf524>
   20ac8:	mov	r1, #0
   20acc:	cmp	r4, #10
   20ad0:	bne	20ae0 <__assert_fail@plt+0xf62c>
   20ad4:	ldrb	r1, [r9, #77]	; 0x4d
   20ad8:	cmp	r1, #0
   20adc:	movwne	r1, #2
   20ae0:	and	r0, r1, #1
   20ae4:	tst	r6, #1024	; 0x400
   20ae8:	eor	r2, r0, #1
   20aec:	beq	20af8 <__assert_fail@plt+0xf644>
   20af0:	cmp	r0, #0
   20af4:	beq	212c0 <__assert_fail@plt+0xfe0c>
   20af8:	ldr	r0, [r5]
   20afc:	cmp	r2, #0
   20b00:	bne	20b0c <__assert_fail@plt+0xf658>
   20b04:	ands	r2, r0, #2048	; 0x800
   20b08:	bne	212c0 <__assert_fail@plt+0xfe0c>
   20b0c:	tst	r1, #2
   20b10:	bne	20b1c <__assert_fail@plt+0xf668>
   20b14:	ands	r2, r0, #8192	; 0x2000
   20b18:	bne	212c0 <__assert_fail@plt+0xfe0c>
   20b1c:	tst	r1, #8
   20b20:	bne	20b2c <__assert_fail@plt+0xf678>
   20b24:	ands	r0, r0, #32768	; 0x8000
   20b28:	bne	212c0 <__assert_fail@plt+0xfe0c>
   20b2c:	ldr	r2, [r9, #108]	; 0x6c
   20b30:	ldr	r0, [r9, #84]	; 0x54
   20b34:	ldr	ip, [r9, #4]
   20b38:	cmp	r2, #1
   20b3c:	str	r0, [sp, #28]
   20b40:	str	r2, [sp, #12]
   20b44:	blt	20b84 <__assert_fail@plt+0xf6d0>
   20b48:	ldr	r1, [r9, #116]	; 0x74
   20b4c:	mov	r0, #0
   20b50:	mov	r5, #1
   20b54:	add	r3, r2, r0
   20b58:	add	r3, r3, r3, lsr #31
   20b5c:	asr	r7, r3, #1
   20b60:	add	r6, r7, r7, lsl #1
   20b64:	add	r6, r1, r6, lsl #3
   20b68:	ldr	r6, [r6, #4]
   20b6c:	cmp	r6, r8
   20b70:	addlt	r0, r5, r3, asr #1
   20b74:	movge	r2, r7
   20b78:	cmp	r0, r2
   20b7c:	blt	20b54 <__assert_fail@plt+0xf6a0>
   20b80:	b	20b88 <__assert_fail@plt+0xf6d4>
   20b84:	mov	r0, #0
   20b88:	ldr	r1, [sp, #12]
   20b8c:	ldr	r5, [sp, #28]
   20b90:	cmp	r0, r1
   20b94:	bge	20bd8 <__assert_fail@plt+0xf724>
   20b98:	cmn	r0, #1
   20b9c:	beq	20bd8 <__assert_fail@plt+0xf724>
   20ba0:	ldr	r1, [r9, #116]	; 0x74
   20ba4:	add	r0, r0, r0, lsl #1
   20ba8:	add	r0, r1, r0, lsl #3
   20bac:	ldr	r1, [r0, #4]
   20bb0:	cmp	r1, r8
   20bb4:	bne	20bd8 <__assert_fail@plt+0xf724>
   20bb8:	ldr	r1, [r0]
   20bbc:	ldr	r2, [sp, #48]	; 0x30
   20bc0:	cmp	r1, r2
   20bc4:	beq	20fe8 <__assert_fail@plt+0xfb34>
   20bc8:	ldrb	r1, [r0, #20]
   20bcc:	add	r0, r0, #24
   20bd0:	cmp	r1, #0
   20bd4:	bne	20bb8 <__assert_fail@plt+0xf704>
   20bd8:	ldr	r0, [r9, #124]	; 0x7c
   20bdc:	cmp	r0, #1
   20be0:	blt	20fe8 <__assert_fail@plt+0xfb34>
   20be4:	ldr	r0, [r5]
   20be8:	ldr	r1, [sp, #48]	; 0x30
   20bec:	mov	r2, #0
   20bf0:	ldr	r1, [r0, r1, lsl #3]
   20bf4:	str	r1, [sp, #36]	; 0x24
   20bf8:	b	20c00 <__assert_fail@plt+0xf74c>
   20bfc:	ldr	r0, [r5]
   20c00:	ldr	r1, [r9, #132]	; 0x84
   20c04:	str	r2, [sp, #32]
   20c08:	ldr	lr, [r1, r2, lsl #2]
   20c0c:	ldr	r1, [lr, #4]
   20c10:	ldr	r0, [r0, r1, lsl #3]
   20c14:	ldr	r1, [sp, #36]	; 0x24
   20c18:	cmp	r0, r1
   20c1c:	bne	20fb8 <__assert_fail@plt+0xfb04>
   20c20:	ldr	r0, [lr, #16]
   20c24:	ldr	r2, [lr]
   20c28:	mov	r8, #0
   20c2c:	str	lr, [sp, #44]	; 0x2c
   20c30:	cmp	r0, #1
   20c34:	blt	20c44 <__assert_fail@plt+0xf790>
   20c38:	ldr	r6, [sp, #52]	; 0x34
   20c3c:	mov	r7, r2
   20c40:	b	20cc8 <__assert_fail@plt+0xf814>
   20c44:	ldr	r6, [sp, #52]	; 0x34
   20c48:	b	20d74 <__assert_fail@plt+0xf8c0>
   20c4c:	ldr	r2, [r9, #48]	; 0x30
   20c50:	cmp	r5, r2
   20c54:	bgt	20d70 <__assert_fail@plt+0xf8bc>
   20c58:	ldr	r0, [r9, #36]	; 0x24
   20c5c:	ldr	r3, [r9, #104]	; 0x68
   20c60:	cmp	r0, r5
   20c64:	cmple	r0, r2
   20c68:	blt	20c78 <__assert_fail@plt+0xf7c4>
   20c6c:	cmp	r1, r5
   20c70:	cmple	r1, r2
   20c74:	bge	20c94 <__assert_fail@plt+0xf7e0>
   20c78:	ldr	r0, [sp, #40]	; 0x28
   20c7c:	add	r1, r5, #1
   20c80:	mov	r9, r3
   20c84:	bl	21318 <__assert_fail@plt+0xfe64>
   20c88:	mov	r3, r9
   20c8c:	cmp	r0, #0
   20c90:	bne	212f0 <__assert_fail@plt+0xfe3c>
   20c94:	ldr	r9, [sp, #40]	; 0x28
   20c98:	cmp	r5, r3
   20c9c:	ble	20cc0 <__assert_fail@plt+0xf80c>
   20ca0:	sub	r0, r5, r3
   20ca4:	mov	r1, #0
   20ca8:	lsl	r2, r0, #2
   20cac:	ldr	r0, [r9, #100]	; 0x64
   20cb0:	add	r0, r0, r3, lsl #2
   20cb4:	add	r0, r0, #4
   20cb8:	bl	113d0 <memset@plt>
   20cbc:	str	r5, [r9, #104]	; 0x68
   20cc0:	ldr	ip, [r9, #4]
   20cc4:	b	20cf4 <__assert_fail@plt+0xf840>
   20cc8:	ldr	r1, [lr, #20]
   20ccc:	ldr	sl, [r1, r8, lsl #2]
   20cd0:	ldr	r1, [sl, #4]
   20cd4:	sub	r4, r1, r7
   20cd8:	str	r1, [fp, #-48]	; 0xffffffd0
   20cdc:	cmp	r4, #1
   20ce0:	blt	20d14 <__assert_fail@plt+0xf860>
   20ce4:	ldr	r1, [r9, #28]
   20ce8:	add	r5, r4, r6
   20cec:	cmp	r5, r1
   20cf0:	bgt	20c4c <__assert_fail@plt+0xf798>
   20cf4:	add	r0, ip, r6
   20cf8:	add	r1, ip, r7
   20cfc:	mov	r2, r4
   20d00:	mov	r5, ip
   20d04:	bl	11298 <memcmp@plt>
   20d08:	ldr	lr, [sp, #44]	; 0x2c
   20d0c:	cmp	r0, #0
   20d10:	bne	20d68 <__assert_fail@plt+0xf8b4>
   20d14:	ldr	r0, [sp, #52]	; 0x34
   20d18:	ldr	r3, [sp, #48]	; 0x30
   20d1c:	mov	r1, lr
   20d20:	mov	r2, sl
   20d24:	mov	r5, lr
   20d28:	str	r0, [sp]
   20d2c:	mov	r0, r9
   20d30:	bl	219b8 <__assert_fail@plt+0x10504>
   20d34:	cmp	r0, #1
   20d38:	bhi	212f0 <__assert_fail@plt+0xfe3c>
   20d3c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20d40:	ldr	r0, [r5, #16]
   20d44:	ldr	ip, [r9, #4]
   20d48:	add	r8, r8, #1
   20d4c:	add	r6, r4, r6
   20d50:	mov	lr, r5
   20d54:	mov	r1, r9
   20d58:	cmp	r8, r0
   20d5c:	mov	r7, r2
   20d60:	blt	20cc8 <__assert_fail@plt+0xf814>
   20d64:	b	20d74 <__assert_fail@plt+0xf8c0>
   20d68:	ldr	r0, [lr, #16]
   20d6c:	mov	ip, r5
   20d70:	mov	r2, r7
   20d74:	ldr	r5, [sp, #28]
   20d78:	cmp	r8, r0
   20d7c:	bge	20d88 <__assert_fail@plt+0xf8d4>
   20d80:	ldr	r8, [sp, #52]	; 0x34
   20d84:	b	20fb8 <__assert_fail@plt+0xfb04>
   20d88:	cmp	r8, #0
   20d8c:	ldr	r8, [sp, #52]	; 0x34
   20d90:	addne	r2, r2, #1
   20d94:	cmp	r2, r8
   20d98:	bgt	20fb8 <__assert_fail@plt+0xfb04>
   20d9c:	b	20f0c <__assert_fail@plt+0xfa58>
   20da0:	cmn	r4, #1
   20da4:	beq	20fa4 <__assert_fail@plt+0xfaf0>
   20da8:	ldr	r1, [lr, #8]
   20dac:	str	r6, [fp, #-48]	; 0xffffffd0
   20db0:	mov	r6, ip
   20db4:	mov	r5, r9
   20db8:	cmp	r1, #0
   20dbc:	bne	20dec <__assert_fail@plt+0xf938>
   20dc0:	ldr	r0, [lr]
   20dc4:	add	r1, sl, #1
   20dc8:	mov	r9, #12
   20dcc:	sub	r1, r1, r0
   20dd0:	mov	r0, #12
   20dd4:	bl	2865c <__assert_fail@plt+0x171a8>
   20dd8:	ldr	lr, [sp, #44]	; 0x2c
   20ddc:	mov	r1, r0
   20de0:	cmp	r0, #0
   20de4:	str	r0, [lr, #8]
   20de8:	beq	212e0 <__assert_fail@plt+0xfe2c>
   20dec:	ldr	r3, [lr]
   20df0:	ldr	r2, [lr, #4]
   20df4:	stm	sp, {r4, sl}
   20df8:	mov	r0, #9
   20dfc:	str	r0, [sp, #8]
   20e00:	ldr	r0, [sp, #40]	; 0x28
   20e04:	bl	21b7c <__assert_fail@plt+0x106c8>
   20e08:	mov	ip, r6
   20e0c:	ldr	lr, [sp, #44]	; 0x2c
   20e10:	ldr	r6, [fp, #-48]	; 0xffffffd0
   20e14:	cmp	r0, #1
   20e18:	beq	20fa8 <__assert_fail@plt+0xfaf4>
   20e1c:	mov	r9, r0
   20e20:	cmp	r0, #0
   20e24:	bne	212e0 <__assert_fail@plt+0xfe2c>
   20e28:	ldr	r1, [lr, #12]
   20e2c:	ldr	r0, [lr, #16]
   20e30:	ldr	r7, [sp, #40]	; 0x28
   20e34:	cmp	r0, r1
   20e38:	beq	20edc <__assert_fail@plt+0xfa28>
   20e3c:	mov	r0, #1
   20e40:	mov	r1, #20
   20e44:	bl	2865c <__assert_fail@plt+0x171a8>
   20e48:	cmp	r0, #0
   20e4c:	beq	212f8 <__assert_fail@plt+0xfe44>
   20e50:	ldr	r1, [sp, #44]	; 0x2c
   20e54:	mov	r2, r0
   20e58:	ldr	r0, [r1, #16]
   20e5c:	ldr	r3, [r1, #20]
   20e60:	str	r2, [r3, r0, lsl #2]
   20e64:	stm	r2, {r4, sl}
   20e68:	add	r0, r0, #1
   20e6c:	ldr	r3, [sp, #48]	; 0x30
   20e70:	str	r0, [r1, #16]
   20e74:	mov	r0, r7
   20e78:	str	r8, [sp]
   20e7c:	bl	219b8 <__assert_fail@plt+0x10504>
   20e80:	cmp	r0, #1
   20e84:	bhi	212f0 <__assert_fail@plt+0xfe3c>
   20e88:	ldr	ip, [r7, #4]
   20e8c:	ldr	lr, [sp, #44]	; 0x2c
   20e90:	ldr	r6, [fp, #-48]	; 0xffffffd0
   20e94:	b	20fa8 <__assert_fail@plt+0xfaf4>
   20e98:	ldr	r0, [r9, #48]	; 0x30
   20e9c:	cmp	r6, r0
   20ea0:	bge	20fb8 <__assert_fail@plt+0xfb04>
   20ea4:	add	r4, r6, #1
   20ea8:	mov	r0, r9
   20eac:	mov	r7, r5
   20eb0:	mov	r5, r6
   20eb4:	mov	r1, r4
   20eb8:	bl	21318 <__assert_fail@plt+0xfe64>
   20ebc:	cmp	r0, #0
   20ec0:	bne	212f0 <__assert_fail@plt+0xfe3c>
   20ec4:	ldr	ip, [r9, #4]
   20ec8:	ldr	lr, [sp, #44]	; 0x2c
   20ecc:	mov	r6, r5
   20ed0:	mov	r5, r7
   20ed4:	mov	r1, r9
   20ed8:	b	20f2c <__assert_fail@plt+0xfa78>
   20edc:	mov	r1, #1
   20ee0:	mov	r5, lr
   20ee4:	orr	r6, r1, r0, lsl #1
   20ee8:	ldr	r0, [lr, #20]
   20eec:	lsl	r1, r6, #2
   20ef0:	bl	286e0 <__assert_fail@plt+0x1722c>
   20ef4:	cmp	r0, #0
   20ef8:	beq	212f8 <__assert_fail@plt+0xfe44>
   20efc:	str	r6, [r5, #12]
   20f00:	str	r0, [r5, #20]
   20f04:	ldr	r5, [sp, #28]
   20f08:	b	20e3c <__assert_fail@plt+0xf988>
   20f0c:	ldr	r0, [lr]
   20f10:	mov	sl, r2
   20f14:	cmp	r2, r0
   20f18:	ble	20f44 <__assert_fail@plt+0xfa90>
   20f1c:	ldr	r0, [r9, #28]
   20f20:	cmp	r6, r0
   20f24:	bge	20e98 <__assert_fail@plt+0xf9e4>
   20f28:	add	r4, r6, #1
   20f2c:	add	r1, ip, sl
   20f30:	ldrb	r0, [ip, r6]
   20f34:	ldrb	r1, [r1, #-1]
   20f38:	cmp	r0, r1
   20f3c:	beq	20f48 <__assert_fail@plt+0xfa94>
   20f40:	b	20fb8 <__assert_fail@plt+0xfb04>
   20f44:	mov	r4, r6
   20f48:	ldr	r0, [r9, #100]	; 0x64
   20f4c:	mov	r6, r4
   20f50:	ldr	r2, [r0, sl, lsl #2]
   20f54:	cmp	r2, #0
   20f58:	beq	20fa8 <__assert_fail@plt+0xfaf4>
   20f5c:	ldr	r0, [r2, #8]
   20f60:	cmp	r0, #1
   20f64:	blt	20fa8 <__assert_fail@plt+0xfaf4>
   20f68:	mov	r9, r5
   20f6c:	ldr	r1, [r5]
   20f70:	ldr	r2, [r2, #12]
   20f74:	ldr	r5, [sp, #36]	; 0x24
   20f78:	mov	r3, #0
   20f7c:	ldr	r4, [r2, r3, lsl #2]
   20f80:	add	r7, r1, r4, lsl #3
   20f84:	ldrb	r7, [r7, #4]
   20f88:	cmp	r7, #9
   20f8c:	ldreq	r7, [r1, r4, lsl #3]
   20f90:	cmpeq	r7, r5
   20f94:	beq	20da0 <__assert_fail@plt+0xf8ec>
   20f98:	add	r3, r3, #1
   20f9c:	cmp	r3, r0
   20fa0:	blt	20f7c <__assert_fail@plt+0xfac8>
   20fa4:	mov	r5, r9
   20fa8:	ldr	r9, [sp, #40]	; 0x28
   20fac:	add	r2, sl, #1
   20fb0:	cmp	sl, r8
   20fb4:	blt	20f0c <__assert_fail@plt+0xfa58>
   20fb8:	ldr	r2, [sp, #32]
   20fbc:	ldr	r0, [r9, #124]	; 0x7c
   20fc0:	add	r2, r2, #1
   20fc4:	cmp	r2, r0
   20fc8:	blt	20bfc <__assert_fail@plt+0xf748>
   20fcc:	mov	r1, #0
   20fd0:	ldr	r0, [r9, #108]	; 0x6c
   20fd4:	str	r1, [fp, #-32]	; 0xffffffe0
   20fd8:	ldr	r1, [sp, #12]
   20fdc:	cmp	r1, r0
   20fe0:	bge	212c0 <__assert_fail@plt+0xfe0c>
   20fe4:	b	21030 <__assert_fail@plt+0xfb7c>
   20fe8:	mov	r0, #0
   20fec:	str	r0, [fp, #-32]	; 0xffffffe0
   20ff0:	b	212c0 <__assert_fail@plt+0xfe0c>
   20ff4:	ldr	r0, [r3, #88]	; 0x58
   20ff8:	and	r0, r0, #2
   20ffc:	eor	sl, r0, #10
   21000:	b	21164 <__assert_fail@plt+0xfcb0>
   21004:	mov	r0, r4
   21008:	bl	113b8 <iswalnum@plt>
   2100c:	mov	sl, #1
   21010:	cmp	r4, #95	; 0x5f
   21014:	beq	21028 <__assert_fail@plt+0xfb74>
   21018:	ldr	r3, [sp, #40]	; 0x28
   2101c:	cmp	r0, #0
   21020:	beq	2114c <__assert_fail@plt+0xfc98>
   21024:	b	21164 <__assert_fail@plt+0xfcb0>
   21028:	ldr	r3, [sp, #40]	; 0x28
   2102c:	b	21164 <__assert_fail@plt+0xfcb0>
   21030:	ldr	r0, [r9, #116]	; 0x74
   21034:	mov	r5, r1
   21038:	add	r1, r1, r1, lsl #1
   2103c:	ldr	r3, [sp, #48]	; 0x30
   21040:	ldr	r2, [r0, r1, lsl #3]
   21044:	cmp	r2, r3
   21048:	bne	212a4 <__assert_fail@plt+0xfdf0>
   2104c:	add	r0, r0, r1, lsl #3
   21050:	ldr	r2, [sp, #52]	; 0x34
   21054:	ldr	r1, [r0, #4]
   21058:	cmp	r1, r2
   2105c:	bne	212a4 <__assert_fail@plt+0xfdf0>
   21060:	ldr	r2, [r0, #8]
   21064:	ldr	r6, [r0, #12]
   21068:	ldr	r0, [sp, #20]
   2106c:	ldr	r8, [r0, #24]
   21070:	cmp	r6, r2
   21074:	bne	21090 <__assert_fail@plt+0xfbdc>
   21078:	ldr	r1, [sp, #48]	; 0x30
   2107c:	ldr	r0, [r0, #20]
   21080:	add	r1, r1, r1, lsl #1
   21084:	add	r0, r0, r1, lsl #2
   21088:	ldr	r0, [r0, #8]
   2108c:	b	2109c <__assert_fail@plt+0xfbe8>
   21090:	ldr	r0, [r0, #12]
   21094:	ldr	r1, [sp, #48]	; 0x30
   21098:	add	r0, r0, r1, lsl #2
   2109c:	ldr	r9, [r0]
   210a0:	ldr	r0, [sp, #52]	; 0x34
   210a4:	str	r2, [fp, #-48]	; 0xffffffd0
   210a8:	add	r0, r6, r0
   210ac:	sub	r7, r0, r2
   210b0:	cmp	r7, #0
   210b4:	ble	210fc <__assert_fail@plt+0xfc48>
   210b8:	ldr	r3, [sp, #40]	; 0x28
   210bc:	sub	r0, r7, #1
   210c0:	ldr	r1, [r3, #48]	; 0x30
   210c4:	cmp	r1, r0
   210c8:	beq	20ff4 <__assert_fail@plt+0xfb40>
   210cc:	ldr	r1, [r3, #80]	; 0x50
   210d0:	cmp	r1, #2
   210d4:	blt	21108 <__assert_fail@plt+0xfc54>
   210d8:	ldr	r0, [r3, #8]
   210dc:	mov	r1, r7
   210e0:	sub	r0, r0, #4
   210e4:	ldr	r4, [r0, r1, lsl #2]
   210e8:	cmn	r4, #1
   210ec:	bne	2113c <__assert_fail@plt+0xfc88>
   210f0:	sub	r1, r1, #1
   210f4:	cmp	r1, #0
   210f8:	bgt	210e4 <__assert_fail@plt+0xfc30>
   210fc:	ldr	r3, [sp, #40]	; 0x28
   21100:	ldr	sl, [r3, #60]	; 0x3c
   21104:	b	21164 <__assert_fail@plt+0xfcb0>
   21108:	ldr	r1, [r3, #4]
   2110c:	ldr	r2, [r3, #68]	; 0x44
   21110:	mov	sl, #1
   21114:	ldrb	r0, [r1, r0]
   21118:	ubfx	r1, r0, #5, #3
   2111c:	ldr	r1, [r2, r1, lsl #2]
   21120:	and	r2, r0, #31
   21124:	tst	r1, sl, lsl r2
   21128:	bne	21164 <__assert_fail@plt+0xfcb0>
   2112c:	mov	sl, #0
   21130:	cmp	r0, #10
   21134:	beq	21158 <__assert_fail@plt+0xfca4>
   21138:	b	21164 <__assert_fail@plt+0xfcb0>
   2113c:	ldr	r3, [sp, #40]	; 0x28
   21140:	ldrb	r0, [r3, #78]	; 0x4e
   21144:	cmp	r0, #0
   21148:	bne	21004 <__assert_fail@plt+0xfb50>
   2114c:	mov	sl, #0
   21150:	cmp	r4, #10
   21154:	bne	21164 <__assert_fail@plt+0xfcb0>
   21158:	ldrb	sl, [r3, #77]	; 0x4d
   2115c:	cmp	sl, #0
   21160:	movwne	sl, #2
   21164:	ldr	r0, [r3, #100]	; 0x64
   21168:	ldr	r2, [sp, #52]	; 0x34
   2116c:	add	r1, r9, r9, lsl #1
   21170:	mov	r4, r3
   21174:	add	r8, r8, r1, lsl #2
   21178:	ldr	r2, [r0, r2, lsl #2]
   2117c:	ldr	r0, [r0, r7, lsl #2]
   21180:	cmp	r2, #0
   21184:	ldrne	r2, [r2, #8]
   21188:	moveq	r2, #0
   2118c:	cmp	r0, #0
   21190:	str	r2, [sp, #44]	; 0x2c
   21194:	beq	21200 <__assert_fail@plt+0xfd4c>
   21198:	ldr	r1, [r0, #40]	; 0x28
   2119c:	sub	r4, fp, #44	; 0x2c
   211a0:	mov	r2, r8
   211a4:	mov	r0, r4
   211a8:	bl	21734 <__assert_fail@plt+0x10280>
   211ac:	cmp	r0, #0
   211b0:	str	r0, [fp, #-32]	; 0xffffffe0
   211b4:	bne	21300 <__assert_fail@plt+0xfe4c>
   211b8:	ldr	r1, [sp, #20]
   211bc:	sub	r0, fp, #32
   211c0:	mov	r2, r4
   211c4:	mov	r3, sl
   211c8:	bl	1f85c <__assert_fail@plt+0xe3a8>
   211cc:	ldr	r4, [sp, #40]	; 0x28
   211d0:	ldr	r1, [r4, #100]	; 0x64
   211d4:	str	r0, [r1, r7, lsl #2]
   211d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   211dc:	bl	28878 <__assert_fail@plt+0x173c4>
   211e0:	ldr	r0, [r4, #100]	; 0x64
   211e4:	ldr	r1, [r0, r7, lsl #2]
   211e8:	cmp	r1, #0
   211ec:	bne	21248 <__assert_fail@plt+0xfd94>
   211f0:	ldr	r9, [fp, #-32]	; 0xffffffe0
   211f4:	cmp	r9, #0
   211f8:	beq	21248 <__assert_fail@plt+0xfd94>
   211fc:	b	212e4 <__assert_fail@plt+0xfe30>
   21200:	ldr	r1, [sp, #20]
   21204:	sub	r0, fp, #32
   21208:	mov	r2, r8
   2120c:	mov	r3, sl
   21210:	bl	1f85c <__assert_fail@plt+0xe3a8>
   21214:	ldr	r1, [r4, #100]	; 0x64
   21218:	str	r0, [r1, r7, lsl #2]
   2121c:	ldr	r0, [r4, #100]	; 0x64
   21220:	ldr	r1, [r0, r7, lsl #2]
   21224:	cmp	r1, #0
   21228:	bne	21248 <__assert_fail@plt+0xfd94>
   2122c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   21230:	ldr	r1, [fp, #-48]	; 0xffffffd0
   21234:	cmp	r9, #0
   21238:	bne	212e4 <__assert_fail@plt+0xfe30>
   2123c:	cmp	r6, r1
   21240:	bne	212a4 <__assert_fail@plt+0xfdf0>
   21244:	b	21254 <__assert_fail@plt+0xfda0>
   21248:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2124c:	cmp	r6, r1
   21250:	bne	212a4 <__assert_fail@plt+0xfdf0>
   21254:	ldr	r1, [sp, #52]	; 0x34
   21258:	ldr	r0, [r0, r1, lsl #2]
   2125c:	ldr	r1, [sp, #44]	; 0x2c
   21260:	ldr	r0, [r0, #8]
   21264:	cmp	r0, r1
   21268:	ble	212a4 <__assert_fail@plt+0xfdf0>
   2126c:	ldr	r4, [sp, #40]	; 0x28
   21270:	ldr	r2, [sp, #52]	; 0x34
   21274:	mov	r1, r8
   21278:	mov	r0, r4
   2127c:	bl	20890 <__assert_fail@plt+0xf3dc>
   21280:	cmp	r0, #0
   21284:	str	r0, [fp, #-32]	; 0xffffffe0
   21288:	bne	21310 <__assert_fail@plt+0xfe5c>
   2128c:	mov	r0, r4
   21290:	mov	r1, r8
   21294:	bl	2098c <__assert_fail@plt+0xf4d8>
   21298:	cmp	r0, #0
   2129c:	str	r0, [fp, #-32]	; 0xffffffe0
   212a0:	bne	21310 <__assert_fail@plt+0xfe5c>
   212a4:	ldr	r9, [sp, #40]	; 0x28
   212a8:	ldr	r8, [sp, #52]	; 0x34
   212ac:	mov	r1, r5
   212b0:	add	r1, r5, #1
   212b4:	ldr	r0, [r9, #108]	; 0x6c
   212b8:	cmp	r1, r0
   212bc:	blt	21030 <__assert_fail@plt+0xfb7c>
   212c0:	ldr	r1, [sp, #16]
   212c4:	ldr	r3, [sp, #24]
   212c8:	ldr	r2, [sp, #20]
   212cc:	ldr	r0, [r1, #4]
   212d0:	add	r3, r3, #1
   212d4:	cmp	r3, r0
   212d8:	blt	209fc <__assert_fail@plt+0xf548>
   212dc:	mov	r9, #0
   212e0:	str	r9, [fp, #-32]	; 0xffffffe0
   212e4:	mov	r0, r9
   212e8:	sub	sp, fp, #28
   212ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   212f0:	mov	r9, r0
   212f4:	b	212e0 <__assert_fail@plt+0xfe2c>
   212f8:	mov	r9, #12
   212fc:	b	212e0 <__assert_fail@plt+0xfe2c>
   21300:	mov	r9, r0
   21304:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21308:	bl	28878 <__assert_fail@plt+0x173c4>
   2130c:	b	212e4 <__assert_fail@plt+0xfe30>
   21310:	mov	r9, r0
   21314:	b	212e4 <__assert_fail@plt+0xfe30>
   21318:	push	{r4, r5, r6, r7, fp, lr}
   2131c:	add	fp, sp, #16
   21320:	mov	r4, r0
   21324:	ldr	r0, [r0, #36]	; 0x24
   21328:	mov	r5, #12
   2132c:	cmn	r0, #-536870910	; 0xe0000002
   21330:	bhi	21518 <__assert_fail@plt+0x10064>
   21334:	ldr	r6, [r4, #48]	; 0x30
   21338:	ldr	r2, [r4, #80]	; 0x50
   2133c:	cmp	r6, r0, lsl #1
   21340:	lslge	r6, r0, #1
   21344:	cmp	r6, r1
   21348:	movle	r6, r1
   2134c:	cmp	r2, #2
   21350:	blt	21398 <__assert_fail@plt+0xfee4>
   21354:	cmn	r6, #-1073741823	; 0xc0000001
   21358:	bhi	21518 <__assert_fail@plt+0x10064>
   2135c:	ldr	r0, [r4, #8]
   21360:	lsl	r7, r6, #2
   21364:	mov	r1, r7
   21368:	bl	286e0 <__assert_fail@plt+0x1722c>
   2136c:	cmp	r0, #0
   21370:	beq	21518 <__assert_fail@plt+0x10064>
   21374:	str	r0, [r4, #8]
   21378:	ldr	r0, [r4, #12]
   2137c:	cmp	r0, #0
   21380:	beq	21398 <__assert_fail@plt+0xfee4>
   21384:	mov	r1, r7
   21388:	bl	286e0 <__assert_fail@plt+0x1722c>
   2138c:	cmp	r0, #0
   21390:	beq	21518 <__assert_fail@plt+0x10064>
   21394:	str	r0, [r4, #12]
   21398:	ldrb	r0, [r4, #75]	; 0x4b
   2139c:	cmp	r0, #0
   213a0:	beq	213bc <__assert_fail@plt+0xff08>
   213a4:	ldr	r0, [r4, #4]
   213a8:	mov	r1, r6
   213ac:	bl	286e0 <__assert_fail@plt+0x1722c>
   213b0:	cmp	r0, #0
   213b4:	beq	21518 <__assert_fail@plt+0x10064>
   213b8:	str	r0, [r4, #4]
   213bc:	str	r6, [r4, #36]	; 0x24
   213c0:	ldr	r0, [r4, #100]	; 0x64
   213c4:	cmp	r0, #0
   213c8:	beq	213e4 <__assert_fail@plt+0xff30>
   213cc:	mov	r1, #4
   213d0:	add	r1, r1, r6, lsl #2
   213d4:	bl	286e0 <__assert_fail@plt+0x1722c>
   213d8:	cmp	r0, #0
   213dc:	beq	21518 <__assert_fail@plt+0x10064>
   213e0:	str	r0, [r4, #100]	; 0x64
   213e4:	ldrb	r1, [r4, #72]	; 0x48
   213e8:	ldr	r0, [r4, #80]	; 0x50
   213ec:	cmp	r1, #0
   213f0:	beq	21410 <__assert_fail@plt+0xff5c>
   213f4:	cmp	r0, #2
   213f8:	blt	21424 <__assert_fail@plt+0xff70>
   213fc:	mov	r0, r4
   21400:	bl	19d20 <__assert_fail@plt+0x886c>
   21404:	cmp	r0, #0
   21408:	popne	{r4, r5, r6, r7, fp, pc}
   2140c:	b	21514 <__assert_fail@plt+0x10060>
   21410:	cmp	r0, #2
   21414:	blt	2149c <__assert_fail@plt+0xffe8>
   21418:	mov	r0, r4
   2141c:	bl	1a3e0 <__assert_fail@plt+0x8f2c>
   21420:	b	21514 <__assert_fail@plt+0x10060>
   21424:	ldr	r6, [r4, #36]	; 0x24
   21428:	ldr	r0, [r4, #48]	; 0x30
   2142c:	ldr	r5, [r4, #28]
   21430:	cmp	r6, r0
   21434:	movgt	r6, r0
   21438:	cmp	r5, r6
   2143c:	bge	21490 <__assert_fail@plt+0xffdc>
   21440:	ldr	r1, [r4]
   21444:	ldr	r2, [r4, #24]
   21448:	ldr	r0, [r4, #64]	; 0x40
   2144c:	add	r1, r1, r2
   21450:	cmp	r0, #0
   21454:	ldrb	r7, [r1, r5]
   21458:	ldrbne	r7, [r0, r7]
   2145c:	add	r0, r7, #128	; 0x80
   21460:	lsr	r0, r0, #7
   21464:	cmp	r0, #2
   21468:	bhi	21478 <__assert_fail@plt+0xffc4>
   2146c:	bl	11358 <__ctype_toupper_loc@plt>
   21470:	ldr	r0, [r0]
   21474:	ldr	r7, [r0, r7, lsl #2]
   21478:	ldr	r0, [r4, #4]
   2147c:	strb	r7, [r0, r5]
   21480:	add	r5, r5, #1
   21484:	cmp	r5, r6
   21488:	blt	21440 <__assert_fail@plt+0xff8c>
   2148c:	mov	r5, r6
   21490:	str	r5, [r4, #28]
   21494:	str	r5, [r4, #32]
   21498:	b	21514 <__assert_fail@plt+0x10060>
   2149c:	ldr	r2, [r4, #64]	; 0x40
   214a0:	cmp	r2, #0
   214a4:	beq	21514 <__assert_fail@plt+0x10060>
   214a8:	ldr	r0, [r4, #36]	; 0x24
   214ac:	ldr	r3, [r4, #48]	; 0x30
   214b0:	ldr	r1, [r4, #28]
   214b4:	cmp	r0, r3
   214b8:	movgt	r0, r3
   214bc:	cmp	r1, r0
   214c0:	bge	2150c <__assert_fail@plt+0x10058>
   214c4:	ldm	r4, {r3, r7}
   214c8:	ldr	r6, [r4, #24]
   214cc:	add	r6, r6, r1
   214d0:	ldrb	r3, [r3, r6]
   214d4:	ldrb	r2, [r2, r3]
   214d8:	strb	r2, [r7, r1]
   214dc:	b	214fc <__assert_fail@plt+0x10048>
   214e0:	ldm	r4, {r2, r3}
   214e4:	ldr	r7, [r4, #24]
   214e8:	ldr	r6, [r4, #64]	; 0x40
   214ec:	add	r2, r2, r7
   214f0:	ldrb	r2, [r2, r1]
   214f4:	ldrb	r2, [r6, r2]
   214f8:	strb	r2, [r3, r1]
   214fc:	add	r1, r1, #1
   21500:	cmp	r1, r0
   21504:	blt	214e0 <__assert_fail@plt+0x1002c>
   21508:	mov	r1, r0
   2150c:	str	r1, [r4, #28]
   21510:	str	r1, [r4, #32]
   21514:	mov	r5, #0
   21518:	mov	r0, r5
   2151c:	pop	{r4, r5, r6, r7, fp, pc}
   21520:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21524:	add	fp, sp, #24
   21528:	sub	sp, sp, #16
   2152c:	mov	r9, r0
   21530:	mov	r4, r1
   21534:	ldr	r5, [r1, #40]	; 0x28
   21538:	ldr	r7, [r1, #84]	; 0x54
   2153c:	ldr	r0, [r1, #100]	; 0x64
   21540:	ldr	r1, [r1, #104]	; 0x68
   21544:	mov	r6, r2
   21548:	cmp	r5, r1
   2154c:	ble	2155c <__assert_fail@plt+0x100a8>
   21550:	str	r6, [r0, r5, lsl #2]
   21554:	str	r5, [r4, #104]	; 0x68
   21558:	b	21690 <__assert_fail@plt+0x101dc>
   2155c:	ldr	r1, [r0, r5, lsl #2]
   21560:	cmp	r1, #0
   21564:	beq	215a0 <__assert_fail@plt+0x100ec>
   21568:	ldr	r2, [r1, #40]	; 0x28
   2156c:	cmp	r6, #0
   21570:	beq	215a8 <__assert_fail@plt+0x100f4>
   21574:	ldr	r8, [r6, #40]	; 0x28
   21578:	mov	r0, sp
   2157c:	mov	r1, r8
   21580:	bl	21734 <__assert_fail@plt+0x10280>
   21584:	cmp	r0, #0
   21588:	str	r0, [r9]
   2158c:	bne	216fc <__assert_fail@plt+0x10248>
   21590:	ldr	r0, [r4, #40]	; 0x28
   21594:	cmp	r0, #0
   21598:	bgt	215c8 <__assert_fail@plt+0x10114>
   2159c:	b	21604 <__assert_fail@plt+0x10150>
   215a0:	str	r6, [r0, r5, lsl #2]
   215a4:	b	21690 <__assert_fail@plt+0x101dc>
   215a8:	ldr	r0, [r2, #8]
   215ac:	vldr	d16, [r2]
   215b0:	mov	r8, #0
   215b4:	str	r0, [sp, #8]
   215b8:	mov	r0, r5
   215bc:	vstr	d16, [sp]
   215c0:	cmp	r0, #0
   215c4:	ble	21604 <__assert_fail@plt+0x10150>
   215c8:	ldr	r2, [r4, #48]	; 0x30
   215cc:	sub	r1, r0, #1
   215d0:	cmp	r2, r1
   215d4:	beq	21704 <__assert_fail@plt+0x10250>
   215d8:	ldr	r2, [r4, #80]	; 0x50
   215dc:	cmp	r2, #2
   215e0:	blt	2160c <__assert_fail@plt+0x10158>
   215e4:	ldr	r1, [r4, #8]
   215e8:	sub	r1, r1, #4
   215ec:	ldr	r6, [r1, r0, lsl #2]
   215f0:	cmn	r6, #1
   215f4:	bne	21640 <__assert_fail@plt+0x1018c>
   215f8:	sub	r0, r0, #1
   215fc:	cmp	r0, #0
   21600:	bgt	215ec <__assert_fail@plt+0x10138>
   21604:	ldr	r3, [r4, #60]	; 0x3c
   21608:	b	21664 <__assert_fail@plt+0x101b0>
   2160c:	ldr	r0, [r4, #4]
   21610:	ldr	r2, [r4, #68]	; 0x44
   21614:	mov	r3, #1
   21618:	ldrb	r0, [r0, r1]
   2161c:	ubfx	r1, r0, #5, #3
   21620:	ldr	r1, [r2, r1, lsl #2]
   21624:	and	r2, r0, #31
   21628:	tst	r1, r3, lsl r2
   2162c:	bne	21664 <__assert_fail@plt+0x101b0>
   21630:	mov	r3, #0
   21634:	cmp	r0, #10
   21638:	beq	21658 <__assert_fail@plt+0x101a4>
   2163c:	b	21664 <__assert_fail@plt+0x101b0>
   21640:	ldrb	r0, [r4, #78]	; 0x4e
   21644:	cmp	r0, #0
   21648:	bne	21714 <__assert_fail@plt+0x10260>
   2164c:	mov	r3, #0
   21650:	cmp	r6, #10
   21654:	bne	21664 <__assert_fail@plt+0x101b0>
   21658:	ldrb	r3, [r4, #77]	; 0x4d
   2165c:	cmp	r3, #0
   21660:	movwne	r3, #2
   21664:	mov	r2, sp
   21668:	mov	r0, r9
   2166c:	mov	r1, r7
   21670:	bl	1f85c <__assert_fail@plt+0xe3a8>
   21674:	mov	r6, r0
   21678:	ldr	r0, [r4, #100]	; 0x64
   2167c:	cmp	r8, #0
   21680:	str	r6, [r0, r5, lsl #2]
   21684:	beq	21690 <__assert_fail@plt+0x101dc>
   21688:	ldr	r0, [sp, #8]
   2168c:	bl	28878 <__assert_fail@plt+0x173c4>
   21690:	cmp	r6, #0
   21694:	ldrne	r0, [r7, #76]	; 0x4c
   21698:	cmpne	r0, #0
   2169c:	bne	216ac <__assert_fail@plt+0x101f8>
   216a0:	mov	r0, r6
   216a4:	sub	sp, fp, #24
   216a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   216ac:	add	r7, r6, #4
   216b0:	mov	r0, r4
   216b4:	mov	r2, r5
   216b8:	mov	r1, r7
   216bc:	bl	20890 <__assert_fail@plt+0xf3dc>
   216c0:	cmp	r0, #0
   216c4:	str	r0, [r9]
   216c8:	bne	216fc <__assert_fail@plt+0x10248>
   216cc:	ldrb	r0, [r6, #52]	; 0x34
   216d0:	tst	r0, #64	; 0x40
   216d4:	beq	216a0 <__assert_fail@plt+0x101ec>
   216d8:	mov	r0, r4
   216dc:	mov	r1, r7
   216e0:	bl	2098c <__assert_fail@plt+0xf4d8>
   216e4:	str	r0, [r9]
   216e8:	cmp	r0, #0
   216ec:	mov	r6, #0
   216f0:	ldreq	r0, [r4, #100]	; 0x64
   216f4:	ldreq	r6, [r0, r5, lsl #2]
   216f8:	b	216a0 <__assert_fail@plt+0x101ec>
   216fc:	mov	r6, #0
   21700:	b	216a0 <__assert_fail@plt+0x101ec>
   21704:	ldr	r0, [r4, #88]	; 0x58
   21708:	and	r0, r0, #2
   2170c:	eor	r3, r0, #10
   21710:	b	21664 <__assert_fail@plt+0x101b0>
   21714:	mov	r0, r6
   21718:	bl	113b8 <iswalnum@plt>
   2171c:	mov	r3, #1
   21720:	cmp	r6, #95	; 0x5f
   21724:	beq	21664 <__assert_fail@plt+0x101b0>
   21728:	cmp	r0, #0
   2172c:	beq	2164c <__assert_fail@plt+0x10198>
   21730:	b	21664 <__assert_fail@plt+0x101b0>
   21734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21738:	add	fp, sp, #28
   2173c:	sub	sp, sp, #20
   21740:	mov	sl, r2
   21744:	cmp	r1, #0
   21748:	str	r0, [sp, #16]
   2174c:	beq	217b4 <__assert_fail@plt+0x10300>
   21750:	ldr	r0, [r1, #4]
   21754:	mov	r8, r1
   21758:	cmp	sl, #0
   2175c:	beq	21770 <__assert_fail@plt+0x102bc>
   21760:	cmp	r0, #1
   21764:	ldrge	r1, [sl, #4]
   21768:	cmpge	r1, #1
   2176c:	bge	21828 <__assert_fail@plt+0x10374>
   21770:	cmp	r0, #1
   21774:	blt	217b4 <__assert_fail@plt+0x10300>
   21778:	ldr	r1, [sp, #16]
   2177c:	str	r0, [r1, #4]
   21780:	ldr	r1, [r8, #4]
   21784:	cmp	r1, #1
   21788:	blt	2180c <__assert_fail@plt+0x10358>
   2178c:	ldr	r4, [sp, #16]
   21790:	str	r0, [r4]
   21794:	lsl	r0, r0, #2
   21798:	bl	286b0 <__assert_fail@plt+0x171fc>
   2179c:	cmp	r0, #0
   217a0:	str	r0, [r4, #8]
   217a4:	beq	2199c <__assert_fail@plt+0x104e8>
   217a8:	ldr	r2, [r8, #4]
   217ac:	ldr	r1, [r8, #8]
   217b0:	b	21800 <__assert_fail@plt+0x1034c>
   217b4:	cmp	sl, #0
   217b8:	beq	2180c <__assert_fail@plt+0x10358>
   217bc:	ldr	r0, [sl, #4]
   217c0:	cmp	r0, #1
   217c4:	blt	2180c <__assert_fail@plt+0x10358>
   217c8:	ldr	r1, [sp, #16]
   217cc:	str	r0, [r1, #4]
   217d0:	ldr	r1, [sl, #4]
   217d4:	cmp	r1, #1
   217d8:	blt	2180c <__assert_fail@plt+0x10358>
   217dc:	ldr	r4, [sp, #16]
   217e0:	str	r0, [r4]
   217e4:	lsl	r0, r0, #2
   217e8:	bl	286b0 <__assert_fail@plt+0x171fc>
   217ec:	cmp	r0, #0
   217f0:	str	r0, [r4, #8]
   217f4:	beq	2199c <__assert_fail@plt+0x104e8>
   217f8:	ldr	r2, [sl, #4]
   217fc:	ldr	r1, [sl, #8]
   21800:	lsl	r2, r2, #2
   21804:	bl	1125c <memcpy@plt>
   21808:	b	21990 <__assert_fail@plt+0x104dc>
   2180c:	ldr	r1, [sp, #16]
   21810:	mov	r0, #0
   21814:	str	r0, [r1]
   21818:	str	r0, [r1, #4]
   2181c:	str	r0, [r1, #8]
   21820:	sub	sp, fp, #28
   21824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21828:	ldr	r4, [sp, #16]
   2182c:	add	r0, r1, r0
   21830:	str	r0, [r4]
   21834:	lsl	r0, r0, #2
   21838:	bl	286b0 <__assert_fail@plt+0x171fc>
   2183c:	cmp	r0, #0
   21840:	str	r0, [r4, #8]
   21844:	beq	219ac <__assert_fail@plt+0x104f8>
   21848:	ldr	r9, [sl, #4]
   2184c:	ldr	lr, [r8, #4]
   21850:	mov	r1, #0
   21854:	mov	r7, #0
   21858:	cmp	r9, #0
   2185c:	movwgt	r1, #1
   21860:	cmp	lr, #1
   21864:	blt	21930 <__assert_fail@plt+0x1047c>
   21868:	mov	r2, #0
   2186c:	mov	ip, #0
   21870:	str	r2, [sp, #8]
   21874:	mov	r2, #0
   21878:	str	r2, [sp, #12]
   2187c:	mov	r2, #0
   21880:	ldr	r4, [sp, #12]
   21884:	mov	r7, ip
   21888:	tst	r1, #1
   2188c:	beq	21960 <__assert_fail@plt+0x104ac>
   21890:	ldr	r1, [sl, #8]
   21894:	ldr	r5, [r1, r7, lsl #2]
   21898:	ldr	r1, [r8, #8]
   2189c:	ldr	r3, [r1, r2, lsl #2]
   218a0:	cmp	r3, r5
   218a4:	ble	218cc <__assert_fail@plt+0x10418>
   218a8:	add	r7, r7, #1
   218ac:	mov	r1, #0
   218b0:	str	r5, [r0, r4, lsl #2]
   218b4:	add	r4, r4, #1
   218b8:	cmp	r9, r7
   218bc:	movwgt	r1, #1
   218c0:	cmp	lr, r2
   218c4:	bgt	21888 <__assert_fail@plt+0x103d4>
   218c8:	b	21934 <__assert_fail@plt+0x10480>
   218cc:	str	r3, [r0, r4, lsl #2]
   218d0:	ldr	r6, [sp, #8]
   218d4:	add	r1, r7, #1
   218d8:	mov	ip, r7
   218dc:	add	r2, r2, #1
   218e0:	ldr	r9, [sl, #4]
   218e4:	ldr	lr, [r8, #4]
   218e8:	moveq	ip, r1
   218ec:	str	r1, [sp, #4]
   218f0:	mov	r1, #0
   218f4:	sub	r6, r6, #1
   218f8:	cmp	r9, ip
   218fc:	str	r6, [sp, #8]
   21900:	add	r6, r4, #1
   21904:	movwgt	r1, #1
   21908:	cmp	lr, r2
   2190c:	str	r6, [sp, #12]
   21910:	bgt	21880 <__assert_fail@plt+0x103cc>
   21914:	ldr	r2, [sp, #4]
   21918:	cmp	r3, r5
   2191c:	add	r4, r4, #1
   21920:	moveq	r7, r2
   21924:	cmp	r1, #0
   21928:	bne	2193c <__assert_fail@plt+0x10488>
   2192c:	b	21988 <__assert_fail@plt+0x104d4>
   21930:	mov	r4, #0
   21934:	cmp	r1, #0
   21938:	beq	21988 <__assert_fail@plt+0x104d4>
   2193c:	ldr	r1, [sl, #8]
   21940:	sub	r2, r9, r7
   21944:	add	r0, r0, r4, lsl #2
   21948:	lsl	r2, r2, #2
   2194c:	add	r1, r1, r7, lsl #2
   21950:	bl	1125c <memcpy@plt>
   21954:	sub	r0, r4, r7
   21958:	add	r4, r0, r9
   2195c:	b	21988 <__assert_fail@plt+0x104d4>
   21960:	ldr	r1, [r8, #8]
   21964:	add	r0, r0, r4, lsl #2
   21968:	add	r1, r1, r2, lsl #2
   2196c:	sub	r2, lr, r2
   21970:	lsl	r2, r2, #2
   21974:	bl	1125c <memcpy@plt>
   21978:	ldr	r0, [r8, #4]
   2197c:	ldr	r1, [sp, #8]
   21980:	add	r0, r0, r1
   21984:	add	r4, r0, r4
   21988:	ldr	r0, [sp, #16]
   2198c:	str	r4, [r0, #4]
   21990:	mov	r0, #0
   21994:	sub	sp, fp, #28
   21998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2199c:	ldr	r1, [sp, #16]
   219a0:	mov	r0, #0
   219a4:	str	r0, [r1]
   219a8:	str	r0, [r1, #4]
   219ac:	mov	r0, #12
   219b0:	sub	sp, fp, #28
   219b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   219bc:	add	fp, sp, #28
   219c0:	sub	sp, sp, #12
   219c4:	mov	r6, r2
   219c8:	mov	r7, r3
   219cc:	ldr	r2, [r2]
   219d0:	ldr	r9, [fp, #8]
   219d4:	mov	r4, r0
   219d8:	mov	r0, #8
   219dc:	mov	r8, r1
   219e0:	ldr	r3, [r6, #4]
   219e4:	str	r0, [sp, #8]
   219e8:	add	r1, r6, #8
   219ec:	mov	r0, r4
   219f0:	stm	sp, {r7, r9}
   219f4:	bl	21b7c <__assert_fail@plt+0x106c8>
   219f8:	mov	r5, r0
   219fc:	cmp	r0, #0
   21a00:	beq	21a10 <__assert_fail@plt+0x1055c>
   21a04:	mov	r0, r5
   21a08:	sub	sp, fp, #28
   21a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a10:	ldr	r0, [r4, #108]	; 0x6c
   21a14:	ldr	r1, [r4, #112]	; 0x70
   21a18:	ldr	sl, [r6, #4]
   21a1c:	ldr	r5, [r8]
   21a20:	cmp	r0, r1
   21a24:	blt	21a74 <__assert_fail@plt+0x105c0>
   21a28:	ldr	r0, [r4, #116]	; 0x74
   21a2c:	add	r1, r1, r1, lsl #1
   21a30:	lsl	r1, r1, #4
   21a34:	bl	286e0 <__assert_fail@plt+0x1722c>
   21a38:	cmp	r0, #0
   21a3c:	beq	21b6c <__assert_fail@plt+0x106b8>
   21a40:	str	r0, [r4, #116]	; 0x74
   21a44:	ldr	r1, [r4, #108]	; 0x6c
   21a48:	ldr	r2, [r4, #112]	; 0x70
   21a4c:	add	r1, r1, r1, lsl #1
   21a50:	add	r0, r0, r1, lsl #3
   21a54:	add	r1, r2, r2, lsl #1
   21a58:	lsl	r2, r1, #3
   21a5c:	mov	r1, #0
   21a60:	bl	113d0 <memset@plt>
   21a64:	ldr	r1, [r4, #112]	; 0x70
   21a68:	ldr	r0, [r4, #108]	; 0x6c
   21a6c:	lsl	r1, r1, #1
   21a70:	str	r1, [r4, #112]	; 0x70
   21a74:	ldr	r1, [r4, #116]	; 0x74
   21a78:	cmp	r0, #1
   21a7c:	blt	21a9c <__assert_fail@plt+0x105e8>
   21a80:	sub	r2, r0, #1
   21a84:	add	r2, r2, r2, lsl #1
   21a88:	add	r2, r1, r2, lsl #3
   21a8c:	ldr	r3, [r2, #4]
   21a90:	cmp	r3, r9
   21a94:	moveq	r3, #1
   21a98:	strbeq	r3, [r2, #20]
   21a9c:	add	r2, r0, r0, lsl #1
   21aa0:	cmp	sl, r5
   21aa4:	mov	r3, #0
   21aa8:	add	r0, r0, #1
   21aac:	str	r7, [r1, r2, lsl #3]!
   21ab0:	mov	r2, #0
   21ab4:	mvneq	r3, #0
   21ab8:	str	r9, [r1, #4]
   21abc:	str	r5, [r1, #8]
   21ac0:	str	sl, [r1, #12]
   21ac4:	str	r3, [r1, #16]
   21ac8:	str	r0, [r4, #108]	; 0x6c
   21acc:	strb	r2, [r1, #20]
   21ad0:	sub	r0, sl, r5
   21ad4:	ldr	r1, [r4, #120]	; 0x78
   21ad8:	cmp	r1, r0
   21adc:	strlt	r0, [r4, #120]	; 0x78
   21ae0:	ldr	r0, [r6, #4]
   21ae4:	ldr	r1, [r8]
   21ae8:	ldr	r7, [r4, #104]	; 0x68
   21aec:	add	r0, r0, r9
   21af0:	sub	r6, r0, r1
   21af4:	ldr	r0, [r4, #36]	; 0x24
   21af8:	cmp	r0, r6
   21afc:	ldrle	r1, [r4, #48]	; 0x30
   21b00:	cmple	r0, r1
   21b04:	blt	21b50 <__assert_fail@plt+0x1069c>
   21b08:	ldr	r0, [r4, #28]
   21b0c:	cmp	r0, r6
   21b10:	ldrle	r1, [r4, #48]	; 0x30
   21b14:	cmple	r0, r1
   21b18:	blt	21b50 <__assert_fail@plt+0x1069c>
   21b1c:	mov	r5, #0
   21b20:	cmp	r6, r7
   21b24:	ble	21a04 <__assert_fail@plt+0x10550>
   21b28:	sub	r0, r6, r7
   21b2c:	mov	r1, #0
   21b30:	mov	r5, #0
   21b34:	lsl	r2, r0, #2
   21b38:	ldr	r0, [r4, #100]	; 0x64
   21b3c:	add	r0, r0, r7, lsl #2
   21b40:	add	r0, r0, #4
   21b44:	bl	113d0 <memset@plt>
   21b48:	str	r6, [r4, #104]	; 0x68
   21b4c:	b	21a04 <__assert_fail@plt+0x10550>
   21b50:	add	r1, r6, #1
   21b54:	mov	r0, r4
   21b58:	bl	21318 <__assert_fail@plt+0xfe64>
   21b5c:	mov	r5, r0
   21b60:	cmp	r0, #0
   21b64:	bne	21a04 <__assert_fail@plt+0x10550>
   21b68:	b	21b1c <__assert_fail@plt+0x10668>
   21b6c:	ldr	r0, [r4, #116]	; 0x74
   21b70:	bl	28878 <__assert_fail@plt+0x173c4>
   21b74:	mov	r5, #12
   21b78:	b	21a04 <__assert_fail@plt+0x10550>
   21b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b80:	add	fp, sp, #28
   21b84:	sub	sp, sp, #84	; 0x54
   21b88:	ldr	sl, [r0, #84]	; 0x54
   21b8c:	mov	r8, r2
   21b90:	mov	r2, #0
   21b94:	mov	r9, r3
   21b98:	ldr	r3, [fp, #12]
   21b9c:	str	r0, [sp, #40]	; 0x28
   21ba0:	str	r2, [fp, #-52]	; 0xffffffcc
   21ba4:	ldr	r5, [r1, #4]
   21ba8:	ldr	r2, [sl]
   21bac:	str	sl, [sp, #20]
   21bb0:	ldr	r2, [r2, r8, lsl #3]
   21bb4:	str	r2, [sp, #24]
   21bb8:	ldr	r2, [r0, #120]	; 0x78
   21bbc:	add	r2, r2, r3
   21bc0:	cmp	r5, r2
   21bc4:	ble	22498 <__assert_fail@plt+0x10fe4>
   21bc8:	add	r4, r1, #8
   21bcc:	ldr	r2, [r0, #40]	; 0x28
   21bd0:	ldr	r5, [r1]
   21bd4:	ldr	r3, [r0, #88]	; 0x58
   21bd8:	str	r1, [sp, #16]
   21bdc:	str	r2, [sp, #12]
   21be0:	ldr	r2, [r0, #100]	; 0x64
   21be4:	cmp	r5, #0
   21be8:	moveq	r5, r9
   21bec:	cmp	r5, #0
   21bf0:	str	r2, [sp, #8]
   21bf4:	ldr	r2, [r4]
   21bf8:	str	r2, [r0, #100]	; 0x64
   21bfc:	str	r5, [r0, #40]	; 0x28
   21c00:	ble	21c44 <__assert_fail@plt+0x10790>
   21c04:	ldr	r2, [r0, #48]	; 0x30
   21c08:	sub	r7, r5, #1
   21c0c:	cmp	r2, r7
   21c10:	beq	22508 <__assert_fail@plt+0x11054>
   21c14:	ldr	r2, [r0, #80]	; 0x50
   21c18:	cmp	r2, #2
   21c1c:	blt	21c88 <__assert_fail@plt+0x107d4>
   21c20:	ldr	r2, [r0, #8]
   21c24:	mov	r3, r5
   21c28:	sub	r2, r2, #4
   21c2c:	ldr	r6, [r2, r3, lsl #2]
   21c30:	cmn	r6, #1
   21c34:	bne	21cbc <__assert_fail@plt+0x10808>
   21c38:	sub	r3, r3, #1
   21c3c:	cmp	r3, #0
   21c40:	bgt	21c2c <__assert_fail@plt+0x10778>
   21c44:	ldr	r7, [r0, #60]	; 0x3c
   21c48:	cmp	r5, r9
   21c4c:	beq	21cec <__assert_fail@plt+0x10838>
   21c50:	ldr	r0, [sp, #40]	; 0x28
   21c54:	ldr	r0, [r0, #100]	; 0x64
   21c58:	ldr	r4, [r0, r5, lsl #2]
   21c5c:	cmp	r4, #0
   21c60:	beq	21da8 <__assert_fail@plt+0x108f4>
   21c64:	ldrb	r0, [r4, #52]	; 0x34
   21c68:	ldr	r8, [fp, #16]
   21c6c:	tst	r0, #64	; 0x40
   21c70:	bne	21dc0 <__assert_fail@plt+0x1090c>
   21c74:	mov	r0, #0
   21c78:	str	r0, [sp, #52]	; 0x34
   21c7c:	str	r0, [sp, #48]	; 0x30
   21c80:	str	r0, [sp, #56]	; 0x38
   21c84:	b	21e0c <__assert_fail@plt+0x10958>
   21c88:	ldr	r3, [r0, #4]
   21c8c:	ldr	r2, [r0, #68]	; 0x44
   21c90:	ldrb	r0, [r3, r7]
   21c94:	mov	r7, #1
   21c98:	ubfx	r1, r0, #5, #3
   21c9c:	ldr	r1, [r2, r1, lsl #2]
   21ca0:	and	r2, r0, #31
   21ca4:	tst	r1, r7, lsl r2
   21ca8:	bne	21ce4 <__assert_fail@plt+0x10830>
   21cac:	mov	r7, #0
   21cb0:	cmp	r0, #10
   21cb4:	beq	21cd4 <__assert_fail@plt+0x10820>
   21cb8:	b	21ce4 <__assert_fail@plt+0x10830>
   21cbc:	ldrb	r0, [r0, #78]	; 0x4e
   21cc0:	cmp	r0, #0
   21cc4:	bne	22544 <__assert_fail@plt+0x11090>
   21cc8:	mov	r7, #0
   21ccc:	cmp	r6, #10
   21cd0:	bne	21ce4 <__assert_fail@plt+0x10830>
   21cd4:	ldr	r0, [sp, #40]	; 0x28
   21cd8:	ldrb	r7, [r0, #77]	; 0x4d
   21cdc:	cmp	r7, #0
   21ce0:	movwne	r7, #2
   21ce4:	cmp	r5, r9
   21ce8:	bne	21c50 <__assert_fail@plt+0x1079c>
   21cec:	mov	r0, #1
   21cf0:	str	r0, [sp, #52]	; 0x34
   21cf4:	str	r0, [sp, #48]	; 0x30
   21cf8:	mov	r0, #4
   21cfc:	bl	286b0 <__assert_fail@plt+0x171fc>
   21d00:	cmp	r0, #0
   21d04:	str	r0, [sp, #56]	; 0x38
   21d08:	beq	2252c <__assert_fail@plt+0x11078>
   21d0c:	str	r8, [r0]
   21d10:	ldr	r8, [fp, #16]
   21d14:	ldr	r2, [sp, #24]
   21d18:	mov	r0, #0
   21d1c:	add	r1, sp, #48	; 0x30
   21d20:	str	r0, [fp, #-52]	; 0xffffffcc
   21d24:	mov	r0, sl
   21d28:	mov	r3, r8
   21d2c:	bl	22564 <__assert_fail@plt+0x110b0>
   21d30:	cmp	r0, #0
   21d34:	str	r0, [fp, #-52]	; 0xffffffcc
   21d38:	bne	2251c <__assert_fail@plt+0x11068>
   21d3c:	ldr	r0, [sp, #52]	; 0x34
   21d40:	cmp	r0, #0
   21d44:	beq	21d6c <__assert_fail@plt+0x108b8>
   21d48:	ldr	r0, [sp, #40]	; 0x28
   21d4c:	ldr	r3, [sp, #24]
   21d50:	add	r1, sp, #48	; 0x30
   21d54:	mov	r2, r5
   21d58:	str	r8, [sp]
   21d5c:	bl	226a0 <__assert_fail@plt+0x111ec>
   21d60:	cmp	r0, #0
   21d64:	str	r0, [fp, #-52]	; 0xffffffcc
   21d68:	bne	2251c <__assert_fail@plt+0x11068>
   21d6c:	ldr	r1, [sp, #20]
   21d70:	sub	r0, fp, #52	; 0x34
   21d74:	add	r2, sp, #48	; 0x30
   21d78:	mov	r3, r7
   21d7c:	bl	1f85c <__assert_fail@plt+0xe3a8>
   21d80:	mov	r4, r0
   21d84:	cmp	r0, #0
   21d88:	bne	21d98 <__assert_fail@plt+0x108e4>
   21d8c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21d90:	cmp	r0, #0
   21d94:	bne	22488 <__assert_fail@plt+0x10fd4>
   21d98:	ldr	r0, [sp, #40]	; 0x28
   21d9c:	ldr	r0, [r0, #100]	; 0x64
   21da0:	str	r4, [r0, r5, lsl #2]
   21da4:	b	21e0c <__assert_fail@plt+0x10958>
   21da8:	ldr	r8, [fp, #16]
   21dac:	mov	r4, #0
   21db0:	str	r4, [sp, #52]	; 0x34
   21db4:	str	r4, [sp, #48]	; 0x30
   21db8:	str	r4, [sp, #56]	; 0x38
   21dbc:	b	21e0c <__assert_fail@plt+0x10958>
   21dc0:	ldr	r0, [r4, #8]
   21dc4:	cmp	r0, #1
   21dc8:	str	r0, [sp, #52]	; 0x34
   21dcc:	blt	22434 <__assert_fail@plt+0x10f80>
   21dd0:	str	r0, [sp, #48]	; 0x30
   21dd4:	lsl	r0, r0, #2
   21dd8:	bl	286b0 <__assert_fail@plt+0x171fc>
   21ddc:	cmp	r0, #0
   21de0:	str	r0, [sp, #56]	; 0x38
   21de4:	beq	2252c <__assert_fail@plt+0x11078>
   21de8:	ldr	r2, [r4, #8]
   21dec:	ldr	r1, [r4, #12]
   21df0:	lsl	r2, r2, #2
   21df4:	bl	1125c <memcpy@plt>
   21df8:	ldrb	r0, [r4, #52]	; 0x34
   21dfc:	mov	r1, #0
   21e00:	str	r1, [fp, #-52]	; 0xffffffcc
   21e04:	tst	r0, #64	; 0x40
   21e08:	bne	21d48 <__assert_fail@plt+0x10894>
   21e0c:	str	r4, [sp, #36]	; 0x24
   21e10:	ldr	r4, [fp, #12]
   21e14:	mov	r9, r4
   21e18:	cmp	r5, r4
   21e1c:	bge	22384 <__assert_fail@plt+0x10ed0>
   21e20:	ldr	r7, [sp, #40]	; 0x28
   21e24:	ldr	r4, [sp, #20]
   21e28:	ldr	sl, [sp, #24]
   21e2c:	mov	r0, #0
   21e30:	str	r0, [sp, #32]
   21e34:	ldr	r0, [r7, #120]	; 0x78
   21e38:	ldr	r1, [sp, #32]
   21e3c:	cmp	r1, r0
   21e40:	bgt	22388 <__assert_fail@plt+0x10ed4>
   21e44:	mov	r0, #0
   21e48:	add	r1, r5, #1
   21e4c:	str	r0, [sp, #52]	; 0x34
   21e50:	str	r1, [sp, #28]
   21e54:	ldr	r0, [r7, #100]	; 0x64
   21e58:	ldr	r0, [r0, r1, lsl #2]
   21e5c:	cmp	r0, #0
   21e60:	beq	21e7c <__assert_fail@plt+0x109c8>
   21e64:	add	r1, r0, #4
   21e68:	add	r0, sp, #48	; 0x30
   21e6c:	bl	1f590 <__assert_fail@plt+0xe0dc>
   21e70:	cmp	r0, #0
   21e74:	str	r0, [fp, #-52]	; 0xffffffcc
   21e78:	bne	22488 <__assert_fail@plt+0x10fd4>
   21e7c:	ldr	r1, [sp, #36]	; 0x24
   21e80:	cmp	r1, #0
   21e84:	beq	221f8 <__assert_fail@plt+0x10d44>
   21e88:	mov	r0, #0
   21e8c:	ldr	r8, [r7, #84]	; 0x54
   21e90:	str	r0, [fp, #-32]	; 0xffffffe0
   21e94:	str	r0, [fp, #-44]	; 0xffffffd4
   21e98:	str	r0, [fp, #-48]	; 0xffffffd0
   21e9c:	str	r0, [fp, #-40]	; 0xffffffd8
   21ea0:	ldr	r1, [r1, #20]
   21ea4:	cmp	r1, #1
   21ea8:	blt	221e8 <__assert_fail@plt+0x10d34>
   21eac:	str	r5, [sp, #44]	; 0x2c
   21eb0:	ldr	r5, [sp, #36]	; 0x24
   21eb4:	mov	r4, #0
   21eb8:	b	2202c <__assert_fail@plt+0x10b78>
   21ebc:	cmp	r2, r1
   21ec0:	bne	21eec <__assert_fail@plt+0x10a38>
   21ec4:	lsl	r0, r2, #1
   21ec8:	lsl	r1, r2, #3
   21ecc:	str	r0, [sp, #48]	; 0x30
   21ed0:	ldr	r0, [sp, #56]	; 0x38
   21ed4:	bl	286e0 <__assert_fail@plt+0x1722c>
   21ed8:	cmp	r0, #0
   21edc:	beq	22458 <__assert_fail@plt+0x10fa4>
   21ee0:	str	r0, [sp, #56]	; 0x38
   21ee4:	ldr	r1, [sp, #52]	; 0x34
   21ee8:	b	21ef0 <__assert_fail@plt+0x10a3c>
   21eec:	ldr	r0, [sp, #56]	; 0x38
   21ef0:	ldr	r2, [r0]
   21ef4:	cmp	r2, r6
   21ef8:	ble	21f34 <__assert_fail@plt+0x10a80>
   21efc:	cmp	r1, #1
   21f00:	blt	21f64 <__assert_fail@plt+0x10ab0>
   21f04:	add	r2, r0, r1, lsl #2
   21f08:	add	r1, r1, #1
   21f0c:	mov	r3, r2
   21f10:	ldr	r7, [r3, #-4]!
   21f14:	sub	r1, r1, #1
   21f18:	cmp	r1, #1
   21f1c:	str	r7, [r2]
   21f20:	mov	r2, r3
   21f24:	bgt	21f10 <__assert_fail@plt+0x10a5c>
   21f28:	ldr	r7, [sp, #40]	; 0x28
   21f2c:	sub	r1, r1, #1
   21f30:	b	21f64 <__assert_fail@plt+0x10ab0>
   21f34:	add	r2, r0, r1, lsl #2
   21f38:	ldr	r3, [r2, #-4]
   21f3c:	cmp	r3, r6
   21f40:	ble	21f64 <__assert_fail@plt+0x10ab0>
   21f44:	sub	r1, r1, #2
   21f48:	str	r3, [r2]
   21f4c:	sub	r1, r1, #1
   21f50:	ldr	r3, [r2, #-8]
   21f54:	sub	r2, r2, #4
   21f58:	cmp	r3, r6
   21f5c:	bgt	21f48 <__assert_fail@plt+0x10a94>
   21f60:	add	r1, r1, #2
   21f64:	str	r6, [r0, r1, lsl #2]
   21f68:	b	2218c <__assert_fail@plt+0x10cd8>
   21f6c:	cmp	r2, r1
   21f70:	bne	21f9c <__assert_fail@plt+0x10ae8>
   21f74:	lsl	r0, r2, #1
   21f78:	lsl	r1, r2, #3
   21f7c:	str	r0, [fp, #-48]	; 0xffffffd0
   21f80:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21f84:	bl	286e0 <__assert_fail@plt+0x1722c>
   21f88:	cmp	r0, #0
   21f8c:	beq	22458 <__assert_fail@plt+0x10fa4>
   21f90:	str	r0, [fp, #-40]	; 0xffffffd8
   21f94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21f98:	b	21fa0 <__assert_fail@plt+0x10aec>
   21f9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21fa0:	ldr	r2, [r0]
   21fa4:	cmp	r2, r5
   21fa8:	ble	21fe4 <__assert_fail@plt+0x10b30>
   21fac:	cmp	r1, #1
   21fb0:	blt	21fdc <__assert_fail@plt+0x10b28>
   21fb4:	add	r2, r0, r1, lsl #2
   21fb8:	add	r1, r1, #1
   21fbc:	mov	r3, r2
   21fc0:	ldr	r7, [r3, #-4]!
   21fc4:	sub	r1, r1, #1
   21fc8:	cmp	r1, #1
   21fcc:	str	r7, [r2]
   21fd0:	mov	r2, r3
   21fd4:	bgt	21fc0 <__assert_fail@plt+0x10b0c>
   21fd8:	sub	r1, r1, #1
   21fdc:	ldr	r7, [sp, #40]	; 0x28
   21fe0:	b	22018 <__assert_fail@plt+0x10b64>
   21fe4:	add	r2, r0, r1, lsl #2
   21fe8:	ldr	r7, [sp, #40]	; 0x28
   21fec:	ldr	r3, [r2, #-4]
   21ff0:	cmp	r3, r5
   21ff4:	ble	22018 <__assert_fail@plt+0x10b64>
   21ff8:	sub	r1, r1, #2
   21ffc:	str	r3, [r2]
   22000:	sub	r1, r1, #1
   22004:	ldr	r3, [r2, #-8]
   22008:	sub	r2, r2, #4
   2200c:	cmp	r3, r5
   22010:	bgt	21ffc <__assert_fail@plt+0x10b48>
   22014:	add	r1, r1, #2
   22018:	str	r5, [r0, r1, lsl #2]
   2201c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22020:	add	r0, r0, #1
   22024:	str	r0, [fp, #-44]	; 0xffffffd4
   22028:	b	22104 <__assert_fail@plt+0x10c50>
   2202c:	ldr	r0, [r5, #24]
   22030:	ldr	sl, [r0, r4, lsl #2]
   22034:	ldr	r0, [r8]
   22038:	add	r1, r0, sl, lsl #3
   2203c:	ldrb	r1, [r1, #6]
   22040:	tst	r1, #16
   22044:	beq	2214c <__assert_fail@plt+0x10c98>
   22048:	ldr	r5, [sp, #44]	; 0x2c
   2204c:	mov	r0, r8
   22050:	mov	r1, sl
   22054:	mov	r2, r7
   22058:	mov	r3, r5
   2205c:	bl	22fb0 <__assert_fail@plt+0x11afc>
   22060:	mov	r9, r0
   22064:	cmp	r0, #2
   22068:	blt	22138 <__assert_fail@plt+0x10c84>
   2206c:	ldr	r0, [sp, #40]	; 0x28
   22070:	ldr	r1, [r8, #12]
   22074:	add	r6, r9, r5
   22078:	ldr	r0, [r0, #100]	; 0x64
   2207c:	ldr	r5, [r1, sl, lsl #2]
   22080:	mov	r1, #0
   22084:	ldr	r0, [r0, r6, lsl #2]
   22088:	str	r1, [fp, #-44]	; 0xffffffd4
   2208c:	cmp	r0, #0
   22090:	beq	220ac <__assert_fail@plt+0x10bf8>
   22094:	add	r1, r0, #4
   22098:	sub	r0, fp, #48	; 0x30
   2209c:	bl	1f590 <__assert_fail@plt+0xe0dc>
   220a0:	cmp	r0, #0
   220a4:	str	r0, [fp, #-32]	; 0xffffffe0
   220a8:	bne	22460 <__assert_fail@plt+0x10fac>
   220ac:	ldr	r2, [fp, #-48]	; 0xffffffd0
   220b0:	cmp	r2, #0
   220b4:	beq	220dc <__assert_fail@plt+0x10c28>
   220b8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   220bc:	cmp	r1, #0
   220c0:	bne	21f6c <__assert_fail@plt+0x10ab8>
   220c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   220c8:	str	r5, [r0]
   220cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   220d0:	add	r0, r0, #1
   220d4:	str	r0, [fp, #-44]	; 0xffffffd4
   220d8:	b	22100 <__assert_fail@plt+0x10c4c>
   220dc:	mov	r0, #1
   220e0:	str	r0, [fp, #-44]	; 0xffffffd4
   220e4:	str	r0, [fp, #-48]	; 0xffffffd0
   220e8:	mov	r0, #4
   220ec:	bl	286b0 <__assert_fail@plt+0x171fc>
   220f0:	cmp	r0, #0
   220f4:	str	r0, [fp, #-40]	; 0xffffffd8
   220f8:	beq	22470 <__assert_fail@plt+0x10fbc>
   220fc:	str	r5, [r0]
   22100:	ldr	r7, [sp, #40]	; 0x28
   22104:	sub	r0, fp, #32
   22108:	mov	r1, r8
   2210c:	sub	r2, fp, #48	; 0x30
   22110:	bl	22d20 <__assert_fail@plt+0x1186c>
   22114:	ldr	r1, [r7, #100]	; 0x64
   22118:	str	r0, [r1, r6, lsl #2]
   2211c:	ldr	r0, [r7, #100]	; 0x64
   22120:	ldr	r0, [r0, r6, lsl #2]
   22124:	cmp	r0, #0
   22128:	bne	22138 <__assert_fail@plt+0x10c84>
   2212c:	ldr	r7, [fp, #-32]	; 0xffffffe0
   22130:	cmp	r7, #0
   22134:	bne	22464 <__assert_fail@plt+0x10fb0>
   22138:	ldr	r7, [sp, #40]	; 0x28
   2213c:	ldr	r5, [sp, #36]	; 0x24
   22140:	cmp	r9, #0
   22144:	bne	22164 <__assert_fail@plt+0x10cb0>
   22148:	ldr	r0, [r8]
   2214c:	ldr	r2, [sp, #44]	; 0x2c
   22150:	add	r1, r0, sl, lsl #3
   22154:	mov	r0, r7
   22158:	bl	232a4 <__assert_fail@plt+0x11df0>
   2215c:	cmp	r0, #0
   22160:	beq	221c0 <__assert_fail@plt+0x10d0c>
   22164:	ldr	r0, [r8, #12]
   22168:	ldr	r2, [sp, #48]	; 0x30
   2216c:	ldr	r6, [r0, sl, lsl #2]
   22170:	cmp	r2, #0
   22174:	beq	2219c <__assert_fail@plt+0x10ce8>
   22178:	ldr	r1, [sp, #52]	; 0x34
   2217c:	cmp	r1, #0
   22180:	bne	21ebc <__assert_fail@plt+0x10a08>
   22184:	ldr	r0, [sp, #56]	; 0x38
   22188:	str	r6, [r0]
   2218c:	ldr	r0, [sp, #52]	; 0x34
   22190:	add	r0, r0, #1
   22194:	str	r0, [sp, #52]	; 0x34
   22198:	b	221c0 <__assert_fail@plt+0x10d0c>
   2219c:	mov	r0, #1
   221a0:	str	r0, [sp, #52]	; 0x34
   221a4:	str	r0, [sp, #48]	; 0x30
   221a8:	mov	r0, #4
   221ac:	bl	286b0 <__assert_fail@plt+0x171fc>
   221b0:	cmp	r0, #0
   221b4:	str	r0, [sp, #56]	; 0x38
   221b8:	beq	2244c <__assert_fail@plt+0x10f98>
   221bc:	str	r6, [r0]
   221c0:	ldr	r0, [r5, #20]
   221c4:	add	r4, r4, #1
   221c8:	cmp	r4, r0
   221cc:	blt	2202c <__assert_fail@plt+0x10b78>
   221d0:	ldr	r4, [fp, #12]
   221d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   221d8:	ldr	sl, [sp, #24]
   221dc:	ldr	r5, [sp, #44]	; 0x2c
   221e0:	mov	r9, r4
   221e4:	ldr	r4, [sp, #20]
   221e8:	bl	28878 <__assert_fail@plt+0x173c4>
   221ec:	ldr	r8, [fp, #16]
   221f0:	mov	r0, #0
   221f4:	str	r0, [fp, #-52]	; 0xffffffcc
   221f8:	ldr	r0, [sp, #52]	; 0x34
   221fc:	cmp	r0, #0
   22200:	beq	2224c <__assert_fail@plt+0x10d98>
   22204:	add	r6, sp, #48	; 0x30
   22208:	mov	r0, r4
   2220c:	mov	r2, sl
   22210:	mov	r3, r8
   22214:	mov	r1, r6
   22218:	bl	22564 <__assert_fail@plt+0x110b0>
   2221c:	cmp	r0, #0
   22220:	str	r0, [fp, #-52]	; 0xffffffcc
   22224:	bne	22488 <__assert_fail@plt+0x10fd4>
   22228:	ldr	r2, [sp, #28]
   2222c:	mov	r0, r7
   22230:	mov	r1, r6
   22234:	mov	r3, sl
   22238:	str	r8, [sp]
   2223c:	bl	226a0 <__assert_fail@plt+0x111ec>
   22240:	cmp	r0, #0
   22244:	str	r0, [fp, #-52]	; 0xffffffcc
   22248:	bne	22488 <__assert_fail@plt+0x10fd4>
   2224c:	cmn	r5, #1
   22250:	ble	2228c <__assert_fail@plt+0x10dd8>
   22254:	ldr	r0, [r7, #48]	; 0x30
   22258:	cmp	r0, r5
   2225c:	beq	22350 <__assert_fail@plt+0x10e9c>
   22260:	ldr	r0, [r7, #80]	; 0x50
   22264:	cmp	r0, #2
   22268:	blt	22298 <__assert_fail@plt+0x10de4>
   2226c:	ldr	r0, [r7, #8]
   22270:	ldr	r6, [r0, r5, lsl #2]
   22274:	cmn	r6, #1
   22278:	bne	222d0 <__assert_fail@plt+0x10e1c>
   2227c:	sub	r1, r5, #1
   22280:	cmp	r5, #0
   22284:	mov	r5, r1
   22288:	bgt	22270 <__assert_fail@plt+0x10dbc>
   2228c:	ldr	r3, [r7, #60]	; 0x3c
   22290:	add	r5, sp, #48	; 0x30
   22294:	b	222f8 <__assert_fail@plt+0x10e44>
   22298:	ldr	r0, [r7, #4]
   2229c:	ldr	r1, [r7, #68]	; 0x44
   222a0:	mov	r3, #1
   222a4:	ldrb	r0, [r0, r5]
   222a8:	add	r5, sp, #48	; 0x30
   222ac:	ubfx	r2, r0, #5, #3
   222b0:	ldr	r1, [r1, r2, lsl #2]
   222b4:	and	r2, r0, #31
   222b8:	tst	r1, r3, lsl r2
   222bc:	bne	222f8 <__assert_fail@plt+0x10e44>
   222c0:	mov	r3, #0
   222c4:	cmp	r0, #10
   222c8:	beq	222ec <__assert_fail@plt+0x10e38>
   222cc:	b	222f8 <__assert_fail@plt+0x10e44>
   222d0:	ldrb	r0, [r7, #78]	; 0x4e
   222d4:	add	r5, sp, #48	; 0x30
   222d8:	cmp	r0, #0
   222dc:	bne	22364 <__assert_fail@plt+0x10eb0>
   222e0:	mov	r3, #0
   222e4:	cmp	r6, #10
   222e8:	bne	222f8 <__assert_fail@plt+0x10e44>
   222ec:	ldrb	r3, [r7, #77]	; 0x4d
   222f0:	cmp	r3, #0
   222f4:	movwne	r3, #2
   222f8:	sub	r0, fp, #52	; 0x34
   222fc:	mov	r1, r4
   22300:	mov	r2, r5
   22304:	bl	1f85c <__assert_fail@plt+0xe3a8>
   22308:	cmp	r0, #0
   2230c:	str	r0, [sp, #36]	; 0x24
   22310:	bne	22320 <__assert_fail@plt+0x10e6c>
   22314:	ldr	r0, [fp, #-52]	; 0xffffffcc
   22318:	cmp	r0, #0
   2231c:	bne	22488 <__assert_fail@plt+0x10fd4>
   22320:	ldr	r1, [sp, #28]
   22324:	ldr	r2, [sp, #36]	; 0x24
   22328:	ldr	r0, [r7, #100]	; 0x64
   2232c:	str	r2, [r0, r1, lsl #2]
   22330:	cmp	r2, #0
   22334:	ldr	r2, [sp, #32]
   22338:	mov	r0, #0
   2233c:	mov	r5, r1
   22340:	addeq	r0, r2, #1
   22344:	cmp	r1, r9
   22348:	blt	21e30 <__assert_fail@plt+0x1097c>
   2234c:	b	2238c <__assert_fail@plt+0x10ed8>
   22350:	ldr	r0, [r7, #88]	; 0x58
   22354:	add	r5, sp, #48	; 0x30
   22358:	and	r0, r0, #2
   2235c:	eor	r3, r0, #10
   22360:	b	222f8 <__assert_fail@plt+0x10e44>
   22364:	mov	r0, r6
   22368:	bl	113b8 <iswalnum@plt>
   2236c:	mov	r3, #1
   22370:	cmp	r6, #95	; 0x5f
   22374:	beq	222f8 <__assert_fail@plt+0x10e44>
   22378:	cmp	r0, #0
   2237c:	beq	222e0 <__assert_fail@plt+0x10e2c>
   22380:	b	222f8 <__assert_fail@plt+0x10e44>
   22384:	ldr	r7, [sp, #40]	; 0x28
   22388:	mov	r1, r5
   2238c:	ldr	r0, [sp, #56]	; 0x38
   22390:	mov	r4, r1
   22394:	bl	28878 <__assert_fail@plt+0x173c4>
   22398:	ldr	r0, [r7, #100]	; 0x64
   2239c:	mov	sl, #1
   223a0:	ldr	r1, [r0, r9, lsl #2]
   223a4:	ldr	r0, [sp, #16]
   223a8:	str	r4, [r0]
   223ac:	ldr	r0, [sp, #12]
   223b0:	cmp	r1, #0
   223b4:	addne	r1, r1, #4
   223b8:	str	r0, [r7, #40]	; 0x28
   223bc:	ldr	r0, [sp, #8]
   223c0:	str	r0, [r7, #100]	; 0x64
   223c4:	beq	22428 <__assert_fail@plt+0x10f74>
   223c8:	ldr	r2, [r1, #4]
   223cc:	cmp	r2, #1
   223d0:	blt	22424 <__assert_fail@plt+0x10f70>
   223d4:	ldr	r0, [fp, #8]
   223d8:	ldr	r1, [r1, #8]
   223dc:	subs	r2, r2, #1
   223e0:	mov	sl, #0
   223e4:	mov	r3, #0
   223e8:	beq	22414 <__assert_fail@plt+0x10f60>
   223ec:	mov	r3, #0
   223f0:	mov	r7, #1
   223f4:	add	r5, r3, r2
   223f8:	lsr	r4, r5, #1
   223fc:	ldr	r6, [r1, r4, lsl #2]
   22400:	cmp	r6, r0
   22404:	movge	r2, r4
   22408:	addlt	r3, r7, r5, lsr #1
   2240c:	cmp	r3, r2
   22410:	bcc	223f4 <__assert_fail@plt+0x10f40>
   22414:	ldr	r1, [r1, r3, lsl #2]
   22418:	cmp	r1, r0
   2241c:	movne	sl, #1
   22420:	b	22428 <__assert_fail@plt+0x10f74>
   22424:	mov	sl, #1
   22428:	mov	r0, sl
   2242c:	sub	sp, fp, #28
   22430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22434:	mov	r0, #0
   22438:	str	r0, [sp, #52]	; 0x34
   2243c:	str	r0, [sp, #48]	; 0x30
   22440:	str	r0, [sp, #56]	; 0x38
   22444:	str	r0, [fp, #-52]	; 0xffffffcc
   22448:	b	21d6c <__assert_fail@plt+0x108b8>
   2244c:	mov	r0, #0
   22450:	str	r0, [sp, #48]	; 0x30
   22454:	str	r0, [sp, #52]	; 0x34
   22458:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2245c:	b	2247c <__assert_fail@plt+0x10fc8>
   22460:	mov	r7, r0
   22464:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22468:	bl	28878 <__assert_fail@plt+0x173c4>
   2246c:	b	22484 <__assert_fail@plt+0x10fd0>
   22470:	mov	r0, #0
   22474:	str	r0, [fp, #-48]	; 0xffffffd0
   22478:	str	r0, [fp, #-44]	; 0xffffffd4
   2247c:	bl	28878 <__assert_fail@plt+0x173c4>
   22480:	mov	r7, #12
   22484:	str	r7, [fp, #-52]	; 0xffffffcc
   22488:	ldr	r0, [sp, #56]	; 0x38
   2248c:	bl	28878 <__assert_fail@plt+0x173c4>
   22490:	ldr	sl, [fp, #-52]	; 0xffffffcc
   22494:	b	22428 <__assert_fail@plt+0x10f74>
   22498:	mov	r6, r1
   2249c:	mvn	r1, #-2147483648	; 0x80000000
   224a0:	mov	sl, #12
   224a4:	sub	r1, r1, r5
   224a8:	cmp	r1, r2
   224ac:	ble	22428 <__assert_fail@plt+0x10f74>
   224b0:	add	r0, r2, #1
   224b4:	add	r7, r0, r5
   224b8:	str	r0, [sp, #44]	; 0x2c
   224bc:	cmn	r7, #-1073741823	; 0xc0000001
   224c0:	bhi	22428 <__assert_fail@plt+0x10f74>
   224c4:	mov	r4, r6
   224c8:	lsl	r1, r7, #2
   224cc:	ldr	r0, [r4, #8]!
   224d0:	bl	286e0 <__assert_fail@plt+0x1722c>
   224d4:	cmp	r0, #0
   224d8:	beq	22428 <__assert_fail@plt+0x10f74>
   224dc:	ldr	r1, [sp, #44]	; 0x2c
   224e0:	str	r7, [r6, #4]
   224e4:	str	r0, [r6, #8]
   224e8:	add	r0, r0, r5, lsl #2
   224ec:	lsl	r2, r1, #2
   224f0:	mov	r1, #0
   224f4:	bl	113d0 <memset@plt>
   224f8:	ldr	r0, [sp, #40]	; 0x28
   224fc:	ldr	sl, [sp, #20]
   22500:	mov	r1, r6
   22504:	b	21bcc <__assert_fail@plt+0x10718>
   22508:	and	r0, r3, #2
   2250c:	eor	r7, r0, #10
   22510:	cmp	r5, r9
   22514:	beq	21cec <__assert_fail@plt+0x10838>
   22518:	b	21c50 <__assert_fail@plt+0x1079c>
   2251c:	mov	sl, r0
   22520:	ldr	r0, [sp, #56]	; 0x38
   22524:	bl	28878 <__assert_fail@plt+0x173c4>
   22528:	b	22428 <__assert_fail@plt+0x10f74>
   2252c:	mov	r0, #0
   22530:	mov	sl, #12
   22534:	str	r0, [sp, #48]	; 0x30
   22538:	str	r0, [sp, #52]	; 0x34
   2253c:	str	sl, [fp, #-52]	; 0xffffffcc
   22540:	b	22428 <__assert_fail@plt+0x10f74>
   22544:	mov	r0, r6
   22548:	bl	113b8 <iswalnum@plt>
   2254c:	mov	r7, #1
   22550:	cmp	r6, #95	; 0x5f
   22554:	beq	21ce4 <__assert_fail@plt+0x10830>
   22558:	cmp	r0, #0
   2255c:	beq	21cc8 <__assert_fail@plt+0x10814>
   22560:	b	21ce4 <__assert_fail@plt+0x10830>
   22564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22568:	add	fp, sp, #28
   2256c:	sub	sp, sp, #28
   22570:	str	r0, [sp, #12]
   22574:	ldr	r0, [r1, #4]
   22578:	mov	r4, r1
   2257c:	mov	r1, #0
   22580:	mov	sl, r3
   22584:	mov	r8, r2
   22588:	str	r1, [sp, #20]
   2258c:	str	r0, [sp, #16]
   22590:	lsl	r0, r0, #2
   22594:	bl	286b0 <__assert_fail@plt+0x171fc>
   22598:	cmp	r0, #0
   2259c:	str	r0, [sp, #24]
   225a0:	beq	22698 <__assert_fail@plt+0x111e4>
   225a4:	ldr	r0, [r4, #4]
   225a8:	cmp	r0, #1
   225ac:	blt	22670 <__assert_fail@plt+0x111bc>
   225b0:	mov	r9, #0
   225b4:	str	r4, [sp, #8]
   225b8:	ldr	r0, [r4, #8]
   225bc:	ldr	r1, [sp, #12]
   225c0:	ldr	r2, [r0, r9, lsl #2]
   225c4:	ldr	r1, [r1, #24]
   225c8:	add	r0, r2, r2, lsl #1
   225cc:	add	r1, r1, r0, lsl #2
   225d0:	ldr	r0, [r1, #4]
   225d4:	cmp	r0, #1
   225d8:	blt	22614 <__assert_fail@plt+0x11160>
   225dc:	ldr	r7, [sp, #12]
   225e0:	ldr	r3, [r1, #8]
   225e4:	mov	r6, #0
   225e8:	ldr	r7, [r7]
   225ec:	ldr	r4, [r3, r6, lsl #2]
   225f0:	add	r5, r7, r4, lsl #3
   225f4:	ldrb	r5, [r5, #4]
   225f8:	cmp	r5, sl
   225fc:	ldreq	r5, [r7, r4, lsl #3]
   22600:	cmpeq	r5, r8
   22604:	beq	2263c <__assert_fail@plt+0x11188>
   22608:	add	r6, r6, #1
   2260c:	cmp	r6, r0
   22610:	blt	225ec <__assert_fail@plt+0x11138>
   22614:	add	r0, sp, #16
   22618:	bl	1f590 <__assert_fail@plt+0xe0dc>
   2261c:	cmp	r0, #0
   22620:	bne	22660 <__assert_fail@plt+0x111ac>
   22624:	ldr	r4, [sp, #8]
   22628:	add	r9, r9, #1
   2262c:	ldr	r0, [r4, #4]
   22630:	cmp	r9, r0
   22634:	blt	225b8 <__assert_fail@plt+0x11104>
   22638:	b	22670 <__assert_fail@plt+0x111bc>
   2263c:	cmn	r4, #1
   22640:	beq	22614 <__assert_fail@plt+0x11160>
   22644:	ldr	r0, [sp, #12]
   22648:	add	r1, sp, #16
   2264c:	mov	r3, r8
   22650:	str	sl, [sp]
   22654:	bl	22be8 <__assert_fail@plt+0x11734>
   22658:	cmp	r0, #0
   2265c:	beq	22624 <__assert_fail@plt+0x11170>
   22660:	mov	r7, r0
   22664:	ldr	r0, [sp, #24]
   22668:	bl	28878 <__assert_fail@plt+0x173c4>
   2266c:	b	2268c <__assert_fail@plt+0x111d8>
   22670:	ldr	r0, [r4, #8]
   22674:	bl	28878 <__assert_fail@plt+0x173c4>
   22678:	vldr	d16, [sp, #16]
   2267c:	ldr	r0, [sp, #24]
   22680:	mov	r7, #0
   22684:	str	r0, [r4, #8]
   22688:	vstr	d16, [r4]
   2268c:	mov	r0, r7
   22690:	sub	sp, fp, #28
   22694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22698:	mov	r7, #12
   2269c:	b	2268c <__assert_fail@plt+0x111d8>
   226a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   226a4:	add	fp, sp, #28
   226a8:	sub	sp, sp, #52	; 0x34
   226ac:	ldr	ip, [r0, #108]	; 0x6c
   226b0:	mov	lr, r1
   226b4:	ldr	r1, [r0, #84]	; 0x54
   226b8:	str	r0, [sp, #24]
   226bc:	mov	sl, r2
   226c0:	mov	r8, #0
   226c4:	mov	r0, #0
   226c8:	cmp	ip, #1
   226cc:	str	r1, [sp, #28]
   226d0:	blt	22714 <__assert_fail@plt+0x11260>
   226d4:	ldr	r0, [sp, #24]
   226d8:	mov	r7, #1
   226dc:	mov	r1, ip
   226e0:	ldr	r2, [r0, #116]	; 0x74
   226e4:	mov	r0, #0
   226e8:	add	r6, r1, r0
   226ec:	add	r6, r6, r6, lsr #31
   226f0:	asr	r4, r6, #1
   226f4:	add	r5, r4, r4, lsl #1
   226f8:	add	r5, r2, r5, lsl #3
   226fc:	ldr	r5, [r5, #4]
   22700:	cmp	r5, sl
   22704:	addlt	r0, r7, r6, asr #1
   22708:	movge	r1, r4
   2270c:	cmp	r0, r1
   22710:	blt	226e8 <__assert_fail@plt+0x11234>
   22714:	cmp	r0, ip
   22718:	bge	22bdc <__assert_fail@plt+0x11728>
   2271c:	cmn	r0, #1
   22720:	beq	22bdc <__assert_fail@plt+0x11728>
   22724:	ldr	r1, [sp, #24]
   22728:	add	r0, r0, r0, lsl #1
   2272c:	str	r0, [sp, #8]
   22730:	ldr	r1, [r1, #116]	; 0x74
   22734:	add	r0, r1, r0, lsl #3
   22738:	ldr	r0, [r0, #4]
   2273c:	cmp	r0, sl
   22740:	bne	22bdc <__assert_fail@plt+0x11728>
   22744:	str	r3, [sp, #12]
   22748:	mov	r9, #1
   2274c:	str	lr, [sp, #16]
   22750:	b	2275c <__assert_fail@plt+0x112a8>
   22754:	ldr	r0, [sp, #24]
   22758:	ldr	r1, [r0, #116]	; 0x74
   2275c:	ldr	r0, [sp, #8]
   22760:	add	r0, r1, r0, lsl #3
   22764:	mov	r8, r0
   22768:	ldr	r0, [lr, #4]
   2276c:	cmp	r0, #1
   22770:	blt	22a6c <__assert_fail@plt+0x115b8>
   22774:	subs	r6, r0, #1
   22778:	ldr	r2, [r8]
   2277c:	ldr	r0, [lr, #8]
   22780:	mov	r3, #0
   22784:	beq	227ac <__assert_fail@plt+0x112f8>
   22788:	mov	r1, r6
   2278c:	add	r7, r3, r1
   22790:	lsr	r5, r7, #1
   22794:	ldr	r4, [r0, r5, lsl #2]
   22798:	cmp	r4, r2
   2279c:	movge	r1, r5
   227a0:	addlt	r3, r9, r7, lsr #1
   227a4:	cmp	r3, r1
   227a8:	bcc	2278c <__assert_fail@plt+0x112d8>
   227ac:	ldr	r1, [r0, r3, lsl #2]
   227b0:	cmp	r1, r2
   227b4:	bne	22a6c <__assert_fail@plt+0x115b8>
   227b8:	ldr	r3, [r8, #12]
   227bc:	ldr	r1, [r8, #8]
   227c0:	add	r3, r3, sl
   227c4:	sub	r7, r3, r1
   227c8:	cmp	r7, sl
   227cc:	bne	228b8 <__assert_fail@plt+0x11404>
   227d0:	ldr	r1, [sp, #28]
   227d4:	add	r2, r2, r2, lsl #1
   227d8:	cmp	r6, #0
   227dc:	ldr	r1, [r1, #20]
   227e0:	add	r1, r1, r2, lsl #2
   227e4:	mov	r2, #0
   227e8:	ldr	r1, [r1, #8]
   227ec:	ldr	r4, [r1]
   227f0:	beq	22814 <__assert_fail@plt+0x11360>
   227f4:	add	r1, r2, r6
   227f8:	lsr	r3, r1, #1
   227fc:	ldr	r7, [r0, r3, lsl #2]
   22800:	cmp	r7, r4
   22804:	movge	r6, r3
   22808:	addlt	r2, r9, r1, lsr #1
   2280c:	cmp	r2, r6
   22810:	bcc	227f4 <__assert_fail@plt+0x11340>
   22814:	ldr	r1, [r0, r2, lsl #2]
   22818:	mov	r0, #4
   2281c:	cmp	r1, r4
   22820:	beq	22a60 <__assert_fail@plt+0x115ac>
   22824:	mov	r0, #4
   22828:	str	r9, [sp, #36]	; 0x24
   2282c:	str	r9, [sp, #32]
   22830:	bl	286b0 <__assert_fail@plt+0x171fc>
   22834:	cmp	r0, #0
   22838:	str	r0, [sp, #40]	; 0x28
   2283c:	beq	22a80 <__assert_fail@plt+0x115cc>
   22840:	mov	r6, #0
   22844:	str	r4, [r0]
   22848:	ldr	r0, [sp, #28]
   2284c:	ldr	r2, [sp, #12]
   22850:	ldr	r3, [fp, #8]
   22854:	add	r4, sp, #32
   22858:	str	r6, [fp, #-32]	; 0xffffffe0
   2285c:	mov	r1, r4
   22860:	bl	22564 <__assert_fail@plt+0x110b0>
   22864:	ldr	r5, [sp, #16]
   22868:	mov	r7, r0
   2286c:	mov	r1, r4
   22870:	mov	r0, r5
   22874:	bl	1f590 <__assert_fail@plt+0xe0dc>
   22878:	mov	r4, r0
   2287c:	ldr	r0, [sp, #40]	; 0x28
   22880:	bl	28878 <__assert_fail@plt+0x173c4>
   22884:	orr	r0, r7, r6
   22888:	mov	lr, r5
   2288c:	orrs	r0, r0, r4
   22890:	mov	r0, #2
   22894:	beq	22a60 <__assert_fail@plt+0x115ac>
   22898:	cmp	r7, #0
   2289c:	mov	r0, #1
   228a0:	movne	r4, r7
   228a4:	cmp	r6, #0
   228a8:	movne	r4, r6
   228ac:	str	r4, [fp, #-32]	; 0xffffffe0
   228b0:	str	r4, [sp, #20]
   228b4:	b	22a60 <__assert_fail@plt+0x115ac>
   228b8:	ldr	r0, [sp, #24]
   228bc:	ldr	r0, [r0, #100]	; 0x64
   228c0:	ldr	r5, [r0, r7, lsl #2]
   228c4:	ldr	r0, [sp, #28]
   228c8:	ldr	r0, [r0, #12]
   228cc:	cmp	r5, #0
   228d0:	ldr	r4, [r0, r2, lsl #2]
   228d4:	beq	2299c <__assert_fail@plt+0x114e8>
   228d8:	ldr	ip, [r5, #8]
   228dc:	cmp	ip, #0
   228e0:	ble	229c8 <__assert_fail@plt+0x11514>
   228e4:	ldr	r0, [r5, #12]
   228e8:	subs	r3, ip, #1
   228ec:	mov	r2, #0
   228f0:	str	r7, [sp, #4]
   228f4:	beq	22918 <__assert_fail@plt+0x11464>
   228f8:	add	r6, r2, r3
   228fc:	lsr	r7, r6, #1
   22900:	ldr	r1, [r0, r7, lsl #2]
   22904:	cmp	r1, r4
   22908:	movge	r3, r7
   2290c:	addlt	r2, r9, r6, lsr #1
   22910:	cmp	r2, r3
   22914:	bcc	228f8 <__assert_fail@plt+0x11444>
   22918:	ldr	r1, [r0, r2, lsl #2]
   2291c:	mov	r0, #4
   22920:	cmp	r1, r4
   22924:	beq	22a60 <__assert_fail@plt+0x115ac>
   22928:	ldr	r7, [sp, #4]
   2292c:	cmp	ip, #1
   22930:	str	ip, [sp, #36]	; 0x24
   22934:	blt	229cc <__assert_fail@plt+0x11518>
   22938:	lsl	r0, ip, #2
   2293c:	str	ip, [sp, #32]
   22940:	bl	286b0 <__assert_fail@plt+0x171fc>
   22944:	cmp	r0, #0
   22948:	str	r0, [sp, #40]	; 0x28
   2294c:	beq	22ae8 <__assert_fail@plt+0x11634>
   22950:	ldr	r2, [r5, #8]
   22954:	ldr	r1, [r5, #12]
   22958:	mov	r5, r0
   2295c:	lsl	r2, r2, #2
   22960:	bl	1125c <memcpy@plt>
   22964:	ldr	r1, [sp, #32]
   22968:	mov	r6, #0
   2296c:	str	r6, [fp, #-32]	; 0xffffffe0
   22970:	cmp	r1, #0
   22974:	beq	229e0 <__assert_fail@plt+0x1152c>
   22978:	ldr	r0, [sp, #36]	; 0x24
   2297c:	cmp	r0, #0
   22980:	bne	22afc <__assert_fail@plt+0x11648>
   22984:	str	r4, [r5]
   22988:	str	r9, [sp, #36]	; 0x24
   2298c:	mov	r6, #0
   22990:	cmp	r6, #0
   22994:	beq	22a08 <__assert_fail@plt+0x11554>
   22998:	b	22ac0 <__assert_fail@plt+0x1160c>
   2299c:	mov	r0, #4
   229a0:	str	r9, [sp, #36]	; 0x24
   229a4:	str	r9, [sp, #32]
   229a8:	bl	286b0 <__assert_fail@plt+0x171fc>
   229ac:	cmp	r0, #0
   229b0:	str	r0, [sp, #40]	; 0x28
   229b4:	beq	22a94 <__assert_fail@plt+0x115e0>
   229b8:	str	r4, [r0]
   229bc:	mov	r0, #0
   229c0:	str	r0, [fp, #-32]	; 0xffffffe0
   229c4:	b	22a08 <__assert_fail@plt+0x11554>
   229c8:	str	ip, [sp, #36]	; 0x24
   229cc:	mov	r6, #0
   229d0:	str	r6, [sp, #36]	; 0x24
   229d4:	str	r6, [sp, #32]
   229d8:	str	r6, [sp, #40]	; 0x28
   229dc:	str	r6, [fp, #-32]	; 0xffffffe0
   229e0:	mov	r0, #4
   229e4:	str	r9, [sp, #36]	; 0x24
   229e8:	str	r9, [sp, #32]
   229ec:	bl	286b0 <__assert_fail@plt+0x171fc>
   229f0:	cmp	r0, #0
   229f4:	str	r0, [sp, #40]	; 0x28
   229f8:	beq	22ab4 <__assert_fail@plt+0x11600>
   229fc:	str	r4, [r0]
   22a00:	cmp	r6, #0
   22a04:	bne	22ac0 <__assert_fail@plt+0x1160c>
   22a08:	ldr	r1, [sp, #28]
   22a0c:	sub	r0, fp, #32
   22a10:	add	r2, sp, #32
   22a14:	bl	22d20 <__assert_fail@plt+0x1186c>
   22a18:	ldr	r4, [sp, #24]
   22a1c:	ldr	r1, [r4, #100]	; 0x64
   22a20:	str	r0, [r1, r7, lsl #2]
   22a24:	ldr	r0, [sp, #40]	; 0x28
   22a28:	bl	28878 <__assert_fail@plt+0x173c4>
   22a2c:	ldr	r0, [r4, #100]	; 0x64
   22a30:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22a34:	ldr	r0, [r0, r7, lsl #2]
   22a38:	cmp	r1, #0
   22a3c:	mov	r2, r1
   22a40:	movwne	r2, #1
   22a44:	clz	r0, r0
   22a48:	lsr	r0, r0, #5
   22a4c:	ands	r0, r0, r2
   22a50:	ldr	r2, [sp, #20]
   22a54:	movne	r2, r1
   22a58:	str	r2, [sp, #20]
   22a5c:	ldr	lr, [sp, #16]
   22a60:	cmp	r0, #0
   22a64:	cmpne	r0, #4
   22a68:	bne	22bc8 <__assert_fail@plt+0x11714>
   22a6c:	ldrb	r1, [r8, #20]
   22a70:	add	r0, r8, #24
   22a74:	cmp	r1, #0
   22a78:	bne	22764 <__assert_fail@plt+0x112b0>
   22a7c:	b	22bd8 <__assert_fail@plt+0x11724>
   22a80:	mov	r0, #0
   22a84:	mov	r6, #12
   22a88:	str	r0, [sp, #32]
   22a8c:	str	r0, [sp, #36]	; 0x24
   22a90:	b	22848 <__assert_fail@plt+0x11394>
   22a94:	mov	r0, #0
   22a98:	mov	r1, #12
   22a9c:	str	r0, [sp, #32]
   22aa0:	str	r0, [sp, #36]	; 0x24
   22aa4:	mov	r0, #12
   22aa8:	str	r1, [fp, #-32]	; 0xffffffe0
   22aac:	str	r0, [sp, #20]
   22ab0:	b	22ae0 <__assert_fail@plt+0x1162c>
   22ab4:	mov	r0, #0
   22ab8:	str	r0, [sp, #32]
   22abc:	str	r0, [sp, #36]	; 0x24
   22ac0:	clz	r0, r6
   22ac4:	lsr	r4, r0, #5
   22ac8:	ldr	r0, [sp, #40]	; 0x28
   22acc:	bl	28878 <__assert_fail@plt+0x173c4>
   22ad0:	cmp	r4, #0
   22ad4:	movwne	r6, #12
   22ad8:	str	r6, [sp, #20]
   22adc:	str	r6, [fp, #-32]	; 0xffffffe0
   22ae0:	mov	r0, #1
   22ae4:	b	22a5c <__assert_fail@plt+0x115a8>
   22ae8:	mov	r0, #0
   22aec:	mov	r6, #12
   22af0:	str	r0, [sp, #32]
   22af4:	str	r0, [sp, #36]	; 0x24
   22af8:	b	229dc <__assert_fail@plt+0x11528>
   22afc:	cmp	r1, r0
   22b00:	bne	22b2c <__assert_fail@plt+0x11678>
   22b04:	lsl	r0, r1, #1
   22b08:	lsl	r1, r1, #3
   22b0c:	str	r0, [sp, #32]
   22b10:	mov	r0, r5
   22b14:	bl	286e0 <__assert_fail@plt+0x1722c>
   22b18:	cmp	r0, #0
   22b1c:	beq	22bc0 <__assert_fail@plt+0x1170c>
   22b20:	str	r0, [sp, #40]	; 0x28
   22b24:	mov	r5, r0
   22b28:	ldr	r0, [sp, #36]	; 0x24
   22b2c:	ldr	r1, [r5]
   22b30:	cmp	r1, r4
   22b34:	ble	22b6c <__assert_fail@plt+0x116b8>
   22b38:	cmp	r0, #1
   22b3c:	blt	22b9c <__assert_fail@plt+0x116e8>
   22b40:	add	r1, r5, r0, lsl #2
   22b44:	add	r0, r0, #1
   22b48:	mov	r2, r1
   22b4c:	ldr	r3, [r2, #-4]!
   22b50:	sub	r0, r0, #1
   22b54:	cmp	r0, #1
   22b58:	str	r3, [r1]
   22b5c:	mov	r1, r2
   22b60:	bgt	22b4c <__assert_fail@plt+0x11698>
   22b64:	sub	r0, r0, #1
   22b68:	b	22b9c <__assert_fail@plt+0x116e8>
   22b6c:	add	r1, r5, r0, lsl #2
   22b70:	ldr	r2, [r1, #-4]
   22b74:	cmp	r2, r4
   22b78:	ble	22b9c <__assert_fail@plt+0x116e8>
   22b7c:	sub	r0, r0, #2
   22b80:	str	r2, [r1]
   22b84:	sub	r0, r0, #1
   22b88:	ldr	r2, [r1, #-8]
   22b8c:	sub	r1, r1, #4
   22b90:	cmp	r2, r4
   22b94:	bgt	22b80 <__assert_fail@plt+0x116cc>
   22b98:	add	r0, r0, #2
   22b9c:	str	r4, [r5, r0, lsl #2]
   22ba0:	ldr	r7, [sp, #4]
   22ba4:	mov	r6, #0
   22ba8:	ldr	r0, [sp, #36]	; 0x24
   22bac:	add	r0, r0, #1
   22bb0:	str	r0, [sp, #36]	; 0x24
   22bb4:	cmp	r6, #0
   22bb8:	beq	22a08 <__assert_fail@plt+0x11554>
   22bbc:	b	22ac0 <__assert_fail@plt+0x1160c>
   22bc0:	mov	r6, #0
   22bc4:	b	22ac0 <__assert_fail@plt+0x1160c>
   22bc8:	cmp	r0, #2
   22bcc:	beq	22754 <__assert_fail@plt+0x112a0>
   22bd0:	ldr	r8, [sp, #20]
   22bd4:	b	22bdc <__assert_fail@plt+0x11728>
   22bd8:	mov	r8, #0
   22bdc:	mov	r0, r8
   22be0:	sub	sp, fp, #28
   22be4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22be8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22bec:	add	fp, sp, #28
   22bf0:	sub	sp, sp, #4
   22bf4:	ldr	r4, [fp, #8]
   22bf8:	mov	r9, r3
   22bfc:	mov	r7, r2
   22c00:	mov	r8, r1
   22c04:	mov	sl, r0
   22c08:	mov	r5, #1
   22c0c:	b	22c1c <__assert_fail@plt+0x11768>
   22c10:	add	r0, r0, r7, lsl #2
   22c14:	ldr	r0, [r0, #8]
   22c18:	ldr	r7, [r0]
   22c1c:	ldr	r0, [r8, #4]
   22c20:	cmp	r0, #1
   22c24:	blt	22c6c <__assert_fail@plt+0x117b8>
   22c28:	subs	r2, r0, #1
   22c2c:	ldr	r0, [r8, #8]
   22c30:	mov	ip, r4
   22c34:	mov	r1, #0
   22c38:	beq	22c5c <__assert_fail@plt+0x117a8>
   22c3c:	add	r3, r1, r2
   22c40:	lsr	r6, r3, #1
   22c44:	ldr	r4, [r0, r6, lsl #2]
   22c48:	cmp	r4, r7
   22c4c:	movge	r2, r6
   22c50:	addlt	r1, r5, r3, lsr #1
   22c54:	cmp	r1, r2
   22c58:	bcc	22c3c <__assert_fail@plt+0x11788>
   22c5c:	ldr	r0, [r0, r1, lsl #2]
   22c60:	mov	r4, ip
   22c64:	cmp	r0, r7
   22c68:	beq	22d08 <__assert_fail@plt+0x11854>
   22c6c:	ldr	r0, [sl]
   22c70:	add	r1, r0, r7, lsl #3
   22c74:	ldrb	r1, [r1, #4]
   22c78:	cmp	r1, r4
   22c7c:	ldreq	r0, [r0, r7, lsl #3]
   22c80:	cmpeq	r0, r9
   22c84:	beq	22cec <__assert_fail@plt+0x11838>
   22c88:	mov	r0, r8
   22c8c:	mov	r1, r7
   22c90:	bl	1f720 <__assert_fail@plt+0xe26c>
   22c94:	cmp	r0, #0
   22c98:	beq	22d14 <__assert_fail@plt+0x11860>
   22c9c:	ldr	r0, [sl, #20]
   22ca0:	add	r7, r7, r7, lsl #1
   22ca4:	add	r1, r0, r7, lsl #2
   22ca8:	ldr	r2, [r1, #4]
   22cac:	cmp	r2, #2
   22cb0:	beq	22cc0 <__assert_fail@plt+0x1180c>
   22cb4:	cmp	r2, #0
   22cb8:	bne	22c10 <__assert_fail@plt+0x1175c>
   22cbc:	b	22d08 <__assert_fail@plt+0x11854>
   22cc0:	ldr	r0, [r1, #8]
   22cc4:	mov	r1, r8
   22cc8:	mov	r3, r9
   22ccc:	ldr	r2, [r0, #4]
   22cd0:	mov	r0, sl
   22cd4:	str	r4, [sp]
   22cd8:	bl	22be8 <__assert_fail@plt+0x11734>
   22cdc:	cmp	r0, #0
   22ce0:	bne	22d0c <__assert_fail@plt+0x11858>
   22ce4:	ldr	r0, [sl, #20]
   22ce8:	b	22c10 <__assert_fail@plt+0x1175c>
   22cec:	cmp	r4, #9
   22cf0:	bne	22d08 <__assert_fail@plt+0x11854>
   22cf4:	mov	r0, r8
   22cf8:	mov	r1, r7
   22cfc:	bl	1f720 <__assert_fail@plt+0xe26c>
   22d00:	cmp	r0, #0
   22d04:	beq	22d14 <__assert_fail@plt+0x11860>
   22d08:	mov	r0, #0
   22d0c:	sub	sp, fp, #28
   22d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d14:	mov	r0, #12
   22d18:	sub	sp, fp, #28
   22d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d24:	add	fp, sp, #28
   22d28:	sub	sp, sp, #4
   22d2c:	ldr	sl, [r2, #4]
   22d30:	cmp	sl, #0
   22d34:	beq	22f70 <__assert_fail@plt+0x11abc>
   22d38:	mov	r7, r2
   22d3c:	mov	r9, r1
   22d40:	cmp	sl, #1
   22d44:	mov	r6, sl
   22d48:	blt	22dbc <__assert_fail@plt+0x11908>
   22d4c:	ldr	r5, [r7, #8]
   22d50:	mov	r2, #0
   22d54:	cmp	sl, #4
   22d58:	mov	r6, sl
   22d5c:	bcc	22da4 <__assert_fail@plt+0x118f0>
   22d60:	mov	r1, #0
   22d64:	bic	r2, sl, #3
   22d68:	vdup.32	q8, r1
   22d6c:	mov	r3, r2
   22d70:	mov	r1, r5
   22d74:	vmov.32	d16[0], sl
   22d78:	vld1.32	{d18-d19}, [r1]!
   22d7c:	subs	r3, r3, #4
   22d80:	vadd.i32	q8, q9, q8
   22d84:	bne	22d78 <__assert_fail@plt+0x118c4>
   22d88:	vext.8	q9, q8, q8, #8
   22d8c:	cmp	sl, r2
   22d90:	vadd.i32	q8, q8, q9
   22d94:	vdup.32	q9, d16[1]
   22d98:	vadd.i32	q8, q8, q9
   22d9c:	vmov.32	r6, d16[0]
   22da0:	beq	22dbc <__assert_fail@plt+0x11908>
   22da4:	add	r1, r5, r2, lsl #2
   22da8:	sub	r2, sl, r2
   22dac:	ldr	r3, [r1], #4
   22db0:	subs	r2, r2, #1
   22db4:	add	r6, r3, r6
   22db8:	bne	22dac <__assert_fail@plt+0x118f8>
   22dbc:	ldr	r1, [r9, #68]	; 0x44
   22dc0:	ldr	r2, [r9, #32]
   22dc4:	str	r0, [sp]
   22dc8:	and	r1, r1, r6
   22dcc:	add	r3, r1, r1, lsl #1
   22dd0:	ldr	r1, [r2, r3, lsl #2]
   22dd4:	cmp	r1, #1
   22dd8:	blt	22e4c <__assert_fail@plt+0x11998>
   22ddc:	add	r2, r2, r3, lsl #2
   22de0:	sub	ip, sl, #1
   22de4:	mov	r5, #0
   22de8:	ldr	lr, [r2, #8]
   22dec:	b	22e20 <__assert_fail@plt+0x1196c>
   22df0:	mov	r3, ip
   22df4:	add	r2, r3, #1
   22df8:	cmp	r2, #1
   22dfc:	blt	22f64 <__assert_fail@plt+0x11ab0>
   22e00:	ldr	r2, [r7, #8]
   22e04:	ldr	r0, [r4, #12]
   22e08:	ldr	r2, [r2, r3, lsl #2]
   22e0c:	ldr	r0, [r0, r3, lsl #2]
   22e10:	sub	r3, r3, #1
   22e14:	cmp	r0, r2
   22e18:	beq	22df4 <__assert_fail@plt+0x11940>
   22e1c:	b	22e40 <__assert_fail@plt+0x1198c>
   22e20:	cmp	r7, #0
   22e24:	beq	22e40 <__assert_fail@plt+0x1198c>
   22e28:	ldr	r4, [lr, r5, lsl #2]
   22e2c:	ldr	r3, [r4]
   22e30:	cmp	r6, r3
   22e34:	ldreq	r3, [r4, #8]
   22e38:	cmpeq	r3, sl
   22e3c:	beq	22df0 <__assert_fail@plt+0x1193c>
   22e40:	add	r5, r5, #1
   22e44:	cmp	r5, r1
   22e48:	blt	22e20 <__assert_fail@plt+0x1196c>
   22e4c:	mov	r0, #56	; 0x38
   22e50:	mov	r1, #1
   22e54:	bl	2865c <__assert_fail@plt+0x171a8>
   22e58:	cmp	r0, #0
   22e5c:	beq	22f9c <__assert_fail@plt+0x11ae8>
   22e60:	mov	r4, r0
   22e64:	ldr	r0, [r7, #4]
   22e68:	add	sl, r4, #4
   22e6c:	cmp	r0, #1
   22e70:	str	r0, [r4, #8]
   22e74:	blt	22f38 <__assert_fail@plt+0x11a84>
   22e78:	str	r0, [r4, #4]
   22e7c:	lsl	r0, r0, #2
   22e80:	bl	286b0 <__assert_fail@plt+0x171fc>
   22e84:	cmp	r0, #0
   22e88:	str	r0, [r4, #12]
   22e8c:	beq	22f88 <__assert_fail@plt+0x11ad4>
   22e90:	ldmib	r7, {r5, r7}
   22e94:	lsl	r2, r5, #2
   22e98:	mov	r1, r7
   22e9c:	bl	1125c <memcpy@plt>
   22ea0:	cmp	r5, #1
   22ea4:	str	sl, [r4, #40]	; 0x28
   22ea8:	blt	22f4c <__assert_fail@plt+0x11a98>
   22eac:	ldr	sl, [r9]
   22eb0:	movw	ip, #65280	; 0xff00
   22eb4:	mov	lr, #32
   22eb8:	movt	ip, #3
   22ebc:	add	r2, ip, #255	; 0xff
   22ec0:	ldr	r0, [r7]
   22ec4:	add	r1, sl, r0, lsl #3
   22ec8:	ldr	r0, [r1, #4]!
   22ecc:	and	r3, r0, r2
   22ed0:	cmp	r3, #1
   22ed4:	beq	22f28 <__assert_fail@plt+0x11a74>
   22ed8:	ldrb	r8, [r4, #52]	; 0x34
   22edc:	and	r3, lr, r0, lsr #15
   22ee0:	uxtb	r0, r0
   22ee4:	cmp	r0, #12
   22ee8:	orr	r3, r8, r3
   22eec:	strb	r3, [r4, #52]	; 0x34
   22ef0:	beq	22f20 <__assert_fail@plt+0x11a6c>
   22ef4:	cmp	r0, #4
   22ef8:	beq	22f0c <__assert_fail@plt+0x11a58>
   22efc:	cmp	r0, #2
   22f00:	bne	22f14 <__assert_fail@plt+0x11a60>
   22f04:	orr	r0, r3, #16
   22f08:	b	22f24 <__assert_fail@plt+0x11a70>
   22f0c:	orr	r0, r3, #64	; 0x40
   22f10:	b	22f24 <__assert_fail@plt+0x11a70>
   22f14:	ldr	r0, [r1]
   22f18:	tst	r0, ip
   22f1c:	beq	22f28 <__assert_fail@plt+0x11a74>
   22f20:	orr	r0, r3, #128	; 0x80
   22f24:	strb	r0, [r4, #52]	; 0x34
   22f28:	add	r7, r7, #4
   22f2c:	subs	r5, r5, #1
   22f30:	bne	22ec0 <__assert_fail@plt+0x11a0c>
   22f34:	b	22f4c <__assert_fail@plt+0x11a98>
   22f38:	mov	r0, #0
   22f3c:	str	r0, [sl]
   22f40:	str	r0, [sl, #4]
   22f44:	str	r0, [sl, #8]
   22f48:	str	sl, [r4, #40]	; 0x28
   22f4c:	mov	r0, r9
   22f50:	mov	r1, r4
   22f54:	mov	r2, r6
   22f58:	bl	1fca0 <__assert_fail@plt+0xe7ec>
   22f5c:	cmp	r0, #0
   22f60:	bne	22f7c <__assert_fail@plt+0x11ac8>
   22f64:	mov	r0, r4
   22f68:	sub	sp, fp, #28
   22f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f70:	mov	r4, #0
   22f74:	str	r4, [r0]
   22f78:	b	22f64 <__assert_fail@plt+0x11ab0>
   22f7c:	mov	r0, r4
   22f80:	bl	19cbc <__assert_fail@plt+0x8808>
   22f84:	b	22f9c <__assert_fail@plt+0x11ae8>
   22f88:	mov	r0, #0
   22f8c:	str	r0, [r4, #4]
   22f90:	str	r0, [r4, #8]
   22f94:	mov	r0, r4
   22f98:	bl	28878 <__assert_fail@plt+0x173c4>
   22f9c:	ldr	r1, [sp]
   22fa0:	mov	r0, #12
   22fa4:	mov	r4, #0
   22fa8:	str	r0, [r1]
   22fac:	b	22f64 <__assert_fail@plt+0x11ab0>
   22fb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22fb4:	add	fp, sp, #24
   22fb8:	ldr	lr, [r0]
   22fbc:	add	r7, lr, r1, lsl #3
   22fc0:	ldrb	r9, [r7, #4]
   22fc4:	cmp	r9, #7
   22fc8:	beq	23194 <__assert_fail@plt+0x11ce0>
   22fcc:	ldr	ip, [r2, #80]	; 0x50
   22fd0:	mov	r6, #1
   22fd4:	cmp	ip, #1
   22fd8:	beq	23014 <__assert_fail@plt+0x11b60>
   22fdc:	ldr	r5, [r2, #28]
   22fe0:	add	r7, r3, #1
   22fe4:	cmp	r7, r5
   22fe8:	bge	23014 <__assert_fail@plt+0x11b60>
   22fec:	ldr	r6, [r2, #8]
   22ff0:	add	r7, r6, r3, lsl #2
   22ff4:	mov	r6, #1
   22ff8:	ldr	r4, [r7, r6, lsl #2]
   22ffc:	cmn	r4, #1
   23000:	bne	23014 <__assert_fail@plt+0x11b60>
   23004:	add	r6, r6, #1
   23008:	add	r4, r3, r6
   2300c:	cmp	r4, r5
   23010:	blt	22ff8 <__assert_fail@plt+0x11b44>
   23014:	mov	r8, #0
   23018:	cmp	r9, #5
   2301c:	bne	23064 <__assert_fail@plt+0x11bb0>
   23020:	cmp	r6, #2
   23024:	blt	23184 <__assert_fail@plt+0x11cd0>
   23028:	ldr	r0, [r0, #128]	; 0x80
   2302c:	tst	r0, #64	; 0x40
   23030:	bne	23044 <__assert_fail@plt+0x11b90>
   23034:	ldr	r1, [r2, #4]
   23038:	ldrb	r1, [r1, r3]
   2303c:	cmp	r1, #10
   23040:	beq	23184 <__assert_fail@plt+0x11cd0>
   23044:	tst	r0, #128	; 0x80
   23048:	beq	23180 <__assert_fail@plt+0x11ccc>
   2304c:	ldr	r0, [r2, #4]
   23050:	ldrb	r0, [r0, r3]
   23054:	cmp	r0, #0
   23058:	movne	r8, r6
   2305c:	mov	r0, r8
   23060:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23064:	cmp	r9, #6
   23068:	bne	23184 <__assert_fail@plt+0x11cd0>
   2306c:	cmp	r6, #2
   23070:	blt	23184 <__assert_fail@plt+0x11cd0>
   23074:	ldr	r7, [lr, r1, lsl #3]
   23078:	ldr	r0, [r7, #32]
   2307c:	cmp	r0, #0
   23080:	bne	2309c <__assert_fail@plt+0x11be8>
   23084:	ldr	r1, [r7, #36]	; 0x24
   23088:	cmp	r1, #0
   2308c:	bne	2309c <__assert_fail@plt+0x11be8>
   23090:	ldr	r1, [r7, #20]
   23094:	cmp	r1, #0
   23098:	beq	2318c <__assert_fail@plt+0x11cd8>
   2309c:	cmp	ip, #1
   230a0:	bne	230b0 <__assert_fail@plt+0x11bfc>
   230a4:	ldr	r1, [r2, #4]
   230a8:	ldrb	r5, [r1, r3]
   230ac:	b	230b8 <__assert_fail@plt+0x11c04>
   230b0:	ldr	r1, [r2, #8]
   230b4:	ldr	r5, [r1, r3, lsl #2]
   230b8:	ldr	r1, [r7, #20]
   230bc:	cmp	r1, #1
   230c0:	blt	230e4 <__assert_fail@plt+0x11c30>
   230c4:	ldr	r2, [r7]
   230c8:	mov	r3, #0
   230cc:	ldr	r4, [r2, r3, lsl #2]
   230d0:	cmp	r5, r4
   230d4:	beq	23160 <__assert_fail@plt+0x11cac>
   230d8:	add	r3, r3, #1
   230dc:	cmp	r3, r1
   230e0:	blt	230cc <__assert_fail@plt+0x11c18>
   230e4:	ldr	r1, [r7, #36]	; 0x24
   230e8:	cmp	r1, #1
   230ec:	blt	23120 <__assert_fail@plt+0x11c6c>
   230f0:	mov	r4, #0
   230f4:	ldr	r0, [r7, #12]
   230f8:	ldr	r1, [r0, r4, lsl #2]
   230fc:	mov	r0, r5
   23100:	bl	111f0 <iswctype@plt>
   23104:	cmp	r0, #0
   23108:	bne	23160 <__assert_fail@plt+0x11cac>
   2310c:	ldr	r0, [r7, #36]	; 0x24
   23110:	add	r4, r4, #1
   23114:	cmp	r4, r0
   23118:	blt	230f4 <__assert_fail@plt+0x11c40>
   2311c:	ldr	r0, [r7, #32]
   23120:	cmp	r0, #1
   23124:	blt	23158 <__assert_fail@plt+0x11ca4>
   23128:	ldr	r1, [r7, #4]
   2312c:	mov	r2, #0
   23130:	ldr	r3, [r1, r2, lsl #2]
   23134:	cmp	r3, r5
   23138:	bhi	2314c <__assert_fail@plt+0x11c98>
   2313c:	ldr	r3, [r7, #8]
   23140:	ldr	r3, [r3, r2, lsl #2]
   23144:	cmp	r5, r3
   23148:	bls	23160 <__assert_fail@plt+0x11cac>
   2314c:	add	r2, r2, #1
   23150:	cmp	r2, r0
   23154:	blt	23130 <__assert_fail@plt+0x11c7c>
   23158:	mov	r0, #0
   2315c:	b	23164 <__assert_fail@plt+0x11cb0>
   23160:	mov	r0, r6
   23164:	ldrb	r1, [r7, #16]
   23168:	tst	r1, #1
   2316c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   23170:	cmp	r0, #0
   23174:	bgt	23184 <__assert_fail@plt+0x11cd0>
   23178:	cmp	r6, #1
   2317c:	movle	r6, #1
   23180:	mov	r8, r6
   23184:	mov	r0, r8
   23188:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2318c:	mov	r5, #0
   23190:	b	230b8 <__assert_fail@plt+0x11c04>
   23194:	ldr	r0, [r2, #4]
   23198:	mov	r8, #0
   2319c:	ldrb	r6, [r0, r3]
   231a0:	cmp	r6, #194	; 0xc2
   231a4:	bcc	23184 <__assert_fail@plt+0x11cd0>
   231a8:	ldr	r1, [r2, #48]	; 0x30
   231ac:	add	r2, r3, #2
   231b0:	cmp	r2, r1
   231b4:	bgt	23184 <__assert_fail@plt+0x11cd0>
   231b8:	add	r0, r0, r3
   231bc:	cmp	r6, #223	; 0xdf
   231c0:	ldrb	r7, [r0, #1]
   231c4:	bhi	231e8 <__assert_fail@plt+0x11d34>
   231c8:	mov	r8, #2
   231cc:	cmp	r7, #191	; 0xbf
   231d0:	sxtb	r0, r7
   231d4:	movwhi	r8, #0
   231d8:	cmn	r0, #1
   231dc:	movwgt	r8, #0
   231e0:	mov	r0, r8
   231e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   231e8:	cmp	r6, #239	; 0xef
   231ec:	bhi	23208 <__assert_fail@plt+0x11d54>
   231f0:	mov	r2, #3
   231f4:	cmp	r6, #224	; 0xe0
   231f8:	bne	23264 <__assert_fail@plt+0x11db0>
   231fc:	cmp	r7, #160	; 0xa0
   23200:	bcc	23184 <__assert_fail@plt+0x11cd0>
   23204:	b	23264 <__assert_fail@plt+0x11db0>
   23208:	cmp	r6, #247	; 0xf7
   2320c:	bhi	23228 <__assert_fail@plt+0x11d74>
   23210:	mov	r2, #4
   23214:	cmp	r6, #240	; 0xf0
   23218:	bne	23264 <__assert_fail@plt+0x11db0>
   2321c:	cmp	r7, #144	; 0x90
   23220:	bcc	23184 <__assert_fail@plt+0x11cd0>
   23224:	b	23264 <__assert_fail@plt+0x11db0>
   23228:	cmp	r6, #251	; 0xfb
   2322c:	bhi	23248 <__assert_fail@plt+0x11d94>
   23230:	mov	r2, #5
   23234:	cmp	r6, #248	; 0xf8
   23238:	bne	23264 <__assert_fail@plt+0x11db0>
   2323c:	cmp	r7, #136	; 0x88
   23240:	bcc	23184 <__assert_fail@plt+0x11cd0>
   23244:	b	23264 <__assert_fail@plt+0x11db0>
   23248:	cmp	r6, #253	; 0xfd
   2324c:	bhi	23184 <__assert_fail@plt+0x11cd0>
   23250:	mov	r2, #6
   23254:	cmp	r6, #252	; 0xfc
   23258:	bne	23264 <__assert_fail@plt+0x11db0>
   2325c:	cmp	r7, #132	; 0x84
   23260:	bcc	23184 <__assert_fail@plt+0x11cd0>
   23264:	add	r3, r2, r3
   23268:	cmp	r3, r1
   2326c:	bgt	23184 <__assert_fail@plt+0x11cd0>
   23270:	mov	r1, #1
   23274:	b	23288 <__assert_fail@plt+0x11dd4>
   23278:	add	r1, r1, #1
   2327c:	cmp	r1, r2
   23280:	movcs	r0, r2
   23284:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   23288:	ldrb	r3, [r0, r1]
   2328c:	sxtb	r7, r3
   23290:	cmn	r7, #1
   23294:	bgt	23184 <__assert_fail@plt+0x11cd0>
   23298:	cmp	r3, #191	; 0xbf
   2329c:	bls	23278 <__assert_fail@plt+0x11dc4>
   232a0:	b	23184 <__assert_fail@plt+0x11cd0>
   232a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   232a8:	add	fp, sp, #24
   232ac:	ldr	r4, [r1, #4]
   232b0:	mov	r6, r0
   232b4:	mvn	r0, #0
   232b8:	mov	r8, #0
   232bc:	uxtab	r3, r0, r4
   232c0:	cmp	r3, #6
   232c4:	bhi	23460 <__assert_fail@plt+0x11fac>
   232c8:	ldr	r0, [r6, #4]
   232cc:	mov	r9, r1
   232d0:	ldrb	r1, [r0, r2]
   232d4:	add	r7, pc, #4
   232d8:	sxtb	r0, r1
   232dc:	ldr	pc, [r7, r3, lsl #2]
   232e0:	strdeq	r3, [r2], -ip
   232e4:	andeq	r3, r2, r0, ror #8
   232e8:	andeq	r3, r2, r0, lsl r3
   232ec:	andeq	r3, r2, r0, ror #8
   232f0:	andeq	r3, r2, r8, lsr r3
   232f4:	andeq	r3, r2, r0, ror #8
   232f8:	andeq	r3, r2, r0, lsr r3
   232fc:	ldrb	r3, [r9]
   23300:	uxtb	r7, r0
   23304:	cmp	r3, r7
   23308:	beq	2336c <__assert_fail@plt+0x11eb8>
   2330c:	b	23460 <__assert_fail@plt+0x11fac>
   23310:	ldr	r3, [r9]
   23314:	ubfx	r7, r1, #5, #3
   23318:	mov	r5, #1
   2331c:	ldr	r3, [r3, r7, lsl #2]
   23320:	and	r7, r1, #31
   23324:	tst	r3, r5, lsl r7
   23328:	bne	2336c <__assert_fail@plt+0x11eb8>
   2332c:	b	23460 <__assert_fail@plt+0x11fac>
   23330:	cmp	r0, #0
   23334:	blt	23460 <__assert_fail@plt+0x11fac>
   23338:	cmp	r1, #0
   2333c:	beq	2335c <__assert_fail@plt+0x11ea8>
   23340:	cmp	r1, #10
   23344:	bne	2336c <__assert_fail@plt+0x11eb8>
   23348:	ldr	r3, [r6, #84]	; 0x54
   2334c:	ldrb	r3, [r3, #128]	; 0x80
   23350:	tst	r3, #64	; 0x40
   23354:	beq	23460 <__assert_fail@plt+0x11fac>
   23358:	b	2336c <__assert_fail@plt+0x11eb8>
   2335c:	ldr	r3, [r6, #84]	; 0x54
   23360:	ldrb	r3, [r3, #128]	; 0x80
   23364:	tst	r3, #128	; 0x80
   23368:	bne	23460 <__assert_fail@plt+0x11fac>
   2336c:	movw	r3, #65280	; 0xff00
   23370:	movt	r3, #3
   23374:	tst	r4, r3
   23378:	beq	233c4 <__assert_fail@plt+0x11f10>
   2337c:	cmn	r2, #1
   23380:	ble	233bc <__assert_fail@plt+0x11f08>
   23384:	ldr	r3, [r6, #48]	; 0x30
   23388:	cmp	r3, r2
   2338c:	beq	23480 <__assert_fail@plt+0x11fcc>
   23390:	ldr	r3, [r6, #80]	; 0x50
   23394:	cmp	r3, #2
   23398:	blt	233d0 <__assert_fail@plt+0x11f1c>
   2339c:	ldr	r0, [r6, #8]
   233a0:	ldr	r7, [r0, r2, lsl #2]
   233a4:	cmn	r7, #1
   233a8:	bne	23400 <__assert_fail@plt+0x11f4c>
   233ac:	sub	r1, r2, #1
   233b0:	cmp	r2, #0
   233b4:	mov	r2, r1
   233b8:	bgt	233a0 <__assert_fail@plt+0x11eec>
   233bc:	ldr	r1, [r6, #60]	; 0x3c
   233c0:	b	23424 <__assert_fail@plt+0x11f70>
   233c4:	mov	r8, #1
   233c8:	mov	r0, r8
   233cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   233d0:	ldr	r2, [r6, #68]	; 0x44
   233d4:	ubfx	r3, r1, #5, #3
   233d8:	and	r7, r1, #31
   233dc:	mov	r1, #1
   233e0:	ldr	r3, [r2, r3, lsl #2]
   233e4:	mov	r2, #0
   233e8:	tst	r3, r1, lsl r7
   233ec:	bne	2343c <__assert_fail@plt+0x11f88>
   233f0:	mov	r1, #0
   233f4:	cmp	r0, #10
   233f8:	beq	23418 <__assert_fail@plt+0x11f64>
   233fc:	b	23424 <__assert_fail@plt+0x11f70>
   23400:	ldrb	r0, [r6, #78]	; 0x4e
   23404:	cmp	r0, #0
   23408:	bne	23490 <__assert_fail@plt+0x11fdc>
   2340c:	mov	r1, #0
   23410:	cmp	r7, #10
   23414:	bne	23424 <__assert_fail@plt+0x11f70>
   23418:	ldrb	r1, [r6, #77]	; 0x4d
   2341c:	cmp	r1, #0
   23420:	movwne	r1, #2
   23424:	and	r0, r1, #1
   23428:	tst	r4, #1024	; 0x400
   2342c:	eor	r2, r0, #1
   23430:	beq	2343c <__assert_fail@plt+0x11f88>
   23434:	cmp	r0, #0
   23438:	beq	23460 <__assert_fail@plt+0x11fac>
   2343c:	ldr	r0, [r9, #4]
   23440:	cmp	r2, #0
   23444:	bne	23450 <__assert_fail@plt+0x11f9c>
   23448:	ands	r2, r0, #2048	; 0x800
   2344c:	bne	23460 <__assert_fail@plt+0x11fac>
   23450:	tst	r1, #2
   23454:	bne	23468 <__assert_fail@plt+0x11fb4>
   23458:	ands	r2, r0, #8192	; 0x2000
   2345c:	beq	23468 <__assert_fail@plt+0x11fb4>
   23460:	mov	r0, r8
   23464:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23468:	and	r0, r0, #32768	; 0x8000
   2346c:	mov	r2, #1
   23470:	and	r1, r1, #8
   23474:	eor	r0, r2, r0, lsr #15
   23478:	orr	r0, r0, r1, lsr #3
   2347c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23480:	ldr	r0, [r6, #88]	; 0x58
   23484:	and	r0, r0, #2
   23488:	eor	r1, r0, #10
   2348c:	b	23424 <__assert_fail@plt+0x11f70>
   23490:	mov	r0, r7
   23494:	bl	113b8 <iswalnum@plt>
   23498:	mov	r1, #1
   2349c:	mov	r2, #0
   234a0:	cmp	r7, #95	; 0x5f
   234a4:	beq	2343c <__assert_fail@plt+0x11f88>
   234a8:	cmp	r0, #0
   234ac:	beq	2340c <__assert_fail@plt+0x11f58>
   234b0:	b	2343c <__assert_fail@plt+0x11f88>
   234b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   234b8:	add	fp, sp, #28
   234bc:	sub	sp, sp, #4
   234c0:	vpush	{d8-d9}
   234c4:	sub	sp, sp, #2256	; 0x8d0
   234c8:	sub	sp, sp, #12288	; 0x3000
   234cc:	mov	r6, #0
   234d0:	sub	lr, fp, #1024	; 0x400
   234d4:	mov	r8, r1
   234d8:	str	r0, [sp, #148]	; 0x94
   234dc:	vmov.i32	q4, #0	; 0x00000000
   234e0:	str	r6, [r1, #44]	; 0x2c
   234e4:	str	r6, [r1, #48]	; 0x30
   234e8:	sub	r1, lr, #56	; 0x38
   234ec:	mov	r0, r1
   234f0:	vst1.64	{d8-d9}, [r0]!
   234f4:	vst1.64	{d8-d9}, [r0]
   234f8:	ldr	r0, [r8, #8]
   234fc:	cmp	r0, #1
   23500:	blt	24470 <__assert_fail@plt+0x12fbc>
   23504:	ldr	r2, [sp, #148]	; 0x94
   23508:	mov	r7, #0
   2350c:	mov	r6, #0
   23510:	str	r8, [sp, #24]
   23514:	add	r0, r2, #112	; 0x70
   23518:	str	r0, [sp, #4]
   2351c:	add	r0, r2, #96	; 0x60
   23520:	str	r0, [sp]
   23524:	add	r0, r1, #16
   23528:	str	r0, [sp, #8]
   2352c:	ldr	r0, [r8, #12]
   23530:	ldr	r1, [sp, #148]	; 0x94
   23534:	ldr	r0, [r0, r7, lsl #2]
   23538:	ldr	r2, [r1]
   2353c:	add	r9, r2, r0, lsl #3
   23540:	ldr	r1, [r9, #4]!
   23544:	uxtb	r3, r1
   23548:	cmp	r3, #1
   2354c:	str	r3, [sp, #92]	; 0x5c
   23550:	bne	23594 <__assert_fail@plt+0x120e0>
   23554:	str	r2, [sp, #16]
   23558:	ldrb	r2, [r2, r0, lsl #3]
   2355c:	sub	lr, fp, #1024	; 0x400
   23560:	str	r0, [sp, #20]
   23564:	mov	r0, r7
   23568:	mov	r4, #1
   2356c:	sub	r7, lr, #56	; 0x38
   23570:	mov	r5, r7
   23574:	ubfx	r3, r2, #5, #3
   23578:	ldr	r8, [sp, #24]
   2357c:	and	r2, r2, #31
   23580:	ldr	r7, [r7, r3, lsl #2]
   23584:	orr	r2, r7, r4, lsl r2
   23588:	mov	r7, r0
   2358c:	str	r2, [r5, r3, lsl #2]
   23590:	b	236f0 <__assert_fail@plt+0x1223c>
   23594:	cmp	r3, #7
   23598:	beq	235e8 <__assert_fail@plt+0x12134>
   2359c:	cmp	r3, #5
   235a0:	beq	23640 <__assert_fail@plt+0x1218c>
   235a4:	cmp	r3, #3
   235a8:	bne	23e6c <__assert_fail@plt+0x129b8>
   235ac:	str	r2, [sp, #16]
   235b0:	ldr	r2, [r2, r0, lsl #3]
   235b4:	sub	lr, fp, #1024	; 0x400
   235b8:	str	r0, [sp, #20]
   235bc:	sub	r3, lr, #56	; 0x38
   235c0:	vld1.64	{d16-d17}, [r3]
   235c4:	vld1.32	{d18-d19}, [r2]!
   235c8:	vorr	q8, q8, q9
   235cc:	vst1.64	{d16-d17}, [r3]
   235d0:	vld1.32	{d16-d17}, [r2]
   235d4:	ldr	r2, [sp, #8]
   235d8:	vld1.32	{d18-d19}, [r2]
   235dc:	vorr	q8, q9, q8
   235e0:	vst1.32	{d16-d17}, [r2]
   235e4:	b	236f0 <__assert_fail@plt+0x1223c>
   235e8:	str	r0, [sp, #20]
   235ec:	ldr	r0, [sp, #148]	; 0x94
   235f0:	str	r2, [sp, #16]
   235f4:	mvn	r2, #0
   235f8:	str	r2, [fp, #-1068]	; 0xfffffbd4
   235fc:	str	r2, [fp, #-1072]	; 0xfffffbd0
   23600:	str	r2, [fp, #-1076]	; 0xfffffbcc
   23604:	str	r2, [fp, #-1080]	; 0xfffffbc8
   23608:	ldr	r3, [r0, #128]	; 0x80
   2360c:	and	r2, r3, #128	; 0x80
   23610:	ands	r3, r3, #64	; 0x40
   23614:	beq	23620 <__assert_fail@plt+0x1216c>
   23618:	cmp	r2, #0
   2361c:	beq	236f0 <__assert_fail@plt+0x1223c>
   23620:	cmp	r3, #0
   23624:	mvn	r3, #1
   23628:	movweq	r3, #64510	; 0xfbfe
   2362c:	movteq	r3, #65535	; 0xffff
   23630:	cmp	r2, #0
   23634:	mvneq	r3, #1024	; 0x400
   23638:	str	r3, [fp, #-1080]	; 0xfffffbc8
   2363c:	b	236f0 <__assert_fail@plt+0x1223c>
   23640:	str	r2, [sp, #16]
   23644:	ldr	r2, [sp, #148]	; 0x94
   23648:	mov	r4, r7
   2364c:	str	r0, [sp, #20]
   23650:	ldr	r2, [r2, #92]	; 0x5c
   23654:	cmp	r2, #2
   23658:	blt	23698 <__assert_fail@plt+0x121e4>
   2365c:	ldr	r0, [sp, #148]	; 0x94
   23660:	sub	lr, fp, #1024	; 0x400
   23664:	sub	r3, lr, #56	; 0x38
   23668:	vld1.64	{d16-d17}, [r3]
   2366c:	ldr	r2, [r0, #60]	; 0x3c
   23670:	vld1.32	{d18-d19}, [r2]!
   23674:	vorr	q8, q8, q9
   23678:	vst1.64	{d16-d17}, [r3]
   2367c:	vld1.32	{d18-d19}, [r2]
   23680:	ldr	r2, [sp, #8]
   23684:	vld1.32	{d20-d21}, [r2]
   23688:	vorr	q9, q10, q9
   2368c:	vst1.32	{d18-d19}, [r2]
   23690:	vmov.32	r2, d16[0]
   23694:	b	236bc <__assert_fail@plt+0x12208>
   23698:	mvn	r2, #0
   2369c:	str	r2, [fp, #-1052]	; 0xfffffbe4
   236a0:	str	r2, [fp, #-1056]	; 0xfffffbe0
   236a4:	str	r2, [fp, #-1060]	; 0xfffffbdc
   236a8:	str	r2, [fp, #-1064]	; 0xfffffbd8
   236ac:	str	r2, [fp, #-1068]	; 0xfffffbd4
   236b0:	str	r2, [fp, #-1072]	; 0xfffffbd0
   236b4:	str	r2, [fp, #-1076]	; 0xfffffbcc
   236b8:	str	r2, [fp, #-1080]	; 0xfffffbc8
   236bc:	ldr	r0, [sp, #148]	; 0x94
   236c0:	ldr	r8, [sp, #24]
   236c4:	ldr	r3, [r0, #128]	; 0x80
   236c8:	ands	r7, r3, #64	; 0x40
   236cc:	and	r3, r3, #128	; 0x80
   236d0:	biceq	r2, r2, #1024	; 0x400
   236d4:	mov	r7, r4
   236d8:	beq	236e4 <__assert_fail@plt+0x12230>
   236dc:	cmp	r3, #0
   236e0:	beq	236f0 <__assert_fail@plt+0x1223c>
   236e4:	cmp	r3, #0
   236e8:	bicne	r2, r2, #1
   236ec:	str	r2, [fp, #-1080]	; 0xfffffbc8
   236f0:	ldr	sl, [sp, #92]	; 0x5c
   236f4:	movw	r2, #65280	; 0xff00
   236f8:	movt	r2, #3
   236fc:	ands	r2, r1, r2
   23700:	beq	239b0 <__assert_fail@plt+0x124fc>
   23704:	tst	r1, #8192	; 0x2000
   23708:	beq	23734 <__assert_fail@plt+0x12280>
   2370c:	ldr	r2, [fp, #-1080]	; 0xfffffbc8
   23710:	sub	lr, fp, #1024	; 0x400
   23714:	sub	r3, lr, #56	; 0x38
   23718:	vst1.64	{d8-d9}, [r3]!
   2371c:	vst1.64	{d8-d9}, [r3]
   23720:	tst	r2, #1024	; 0x400
   23724:	beq	23e6c <__assert_fail@plt+0x129b8>
   23728:	ldr	sl, [sp, #92]	; 0x5c
   2372c:	mov	r2, #1024	; 0x400
   23730:	str	r2, [fp, #-1080]	; 0xfffffbc8
   23734:	tst	r1, #32768	; 0x8000
   23738:	bne	23938 <__assert_fail@plt+0x12484>
   2373c:	tst	r1, #1024	; 0x400
   23740:	beq	238c0 <__assert_fail@plt+0x1240c>
   23744:	cmp	sl, #1
   23748:	ldrbeq	r2, [r9, #2]
   2374c:	tsteq	r2, #64	; 0x40
   23750:	beq	23938 <__assert_fail@plt+0x12484>
   23754:	ldr	r0, [sp, #148]	; 0x94
   23758:	ldr	r2, [r0, #92]	; 0x5c
   2375c:	cmp	r2, #1
   23760:	ble	237f0 <__assert_fail@plt+0x1233c>
   23764:	ldr	r0, [sp, #148]	; 0x94
   23768:	ldr	r3, [sp]
   2376c:	sub	lr, fp, #1024	; 0x400
   23770:	ldr	r2, [r0, #60]	; 0x3c
   23774:	vld1.32	{d16-d17}, [r3]
   23778:	sub	r3, lr, #56	; 0x38
   2377c:	vld1.64	{d20-d21}, [r3]
   23780:	vld1.32	{d18-d19}, [r2]!
   23784:	vorn	q8, q8, q9
   23788:	vand	q8, q10, q8
   2378c:	vst1.64	{d16-d17}, [r3]
   23790:	vmov.32	r3, d16[1]
   23794:	vld1.32	{d18-d19}, [r2]
   23798:	ldr	r2, [sp, #4]
   2379c:	vld1.32	{d20-d21}, [r2]
   237a0:	ldr	r2, [sp, #8]
   237a4:	vld1.32	{d22-d23}, [r2]
   237a8:	vorn	q9, q10, q9
   237ac:	vand	q9, q11, q9
   237b0:	vst1.32	{d18-d19}, [r2]
   237b4:	vmov.32	r2, d16[0]
   237b8:	orr	r2, r3, r2
   237bc:	vmov.32	r3, d17[0]
   237c0:	orr	r2, r2, r3
   237c4:	vmov.32	r3, d17[1]
   237c8:	orr	r2, r2, r3
   237cc:	vmov.32	r3, d18[0]
   237d0:	orr	r2, r2, r3
   237d4:	vmov.32	r3, d18[1]
   237d8:	orr	r2, r2, r3
   237dc:	vmov.32	r3, d19[0]
   237e0:	orr	r2, r2, r3
   237e4:	vmov.32	r3, d19[1]
   237e8:	orr	r2, r2, r3
   237ec:	b	238b4 <__assert_fail@plt+0x12400>
   237f0:	ldr	r4, [sp, #148]	; 0x94
   237f4:	str	r6, [sp, #144]	; 0x90
   237f8:	ldr	r6, [fp, #-1072]	; 0xfffffbd0
   237fc:	ldr	r2, [fp, #-1068]	; 0xfffffbd4
   23800:	str	r7, [sp, #12]
   23804:	ldr	r5, [r4, #116]	; 0x74
   23808:	ldr	ip, [r4, #104]	; 0x68
   2380c:	ldr	r0, [r4, #108]	; 0x6c
   23810:	ldr	r3, [r4, #96]	; 0x60
   23814:	ldr	lr, [r4, #100]	; 0x64
   23818:	ldr	r8, [r4, #112]	; 0x70
   2381c:	ldr	sl, [r4, #124]	; 0x7c
   23820:	str	r5, [sp, #136]	; 0x88
   23824:	ldr	r5, [r4, #120]	; 0x78
   23828:	ldr	r4, [fp, #-1080]	; 0xfffffbc8
   2382c:	and	r2, r2, r0
   23830:	and	ip, r6, ip
   23834:	ldr	r0, [sp, #136]	; 0x88
   23838:	str	r5, [sp, #140]	; 0x8c
   2383c:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   23840:	and	r7, r4, r3
   23844:	str	r7, [fp, #-1080]	; 0xfffffbc8
   23848:	and	lr, r5, lr
   2384c:	str	lr, [fp, #-1076]	; 0xfffffbcc
   23850:	str	ip, [fp, #-1072]	; 0xfffffbd0
   23854:	str	r2, [fp, #-1068]	; 0xfffffbd4
   23858:	orr	r7, lr, r7
   2385c:	ldr	r6, [fp, #-1064]	; 0xfffffbd8
   23860:	orr	r7, r7, ip
   23864:	orr	r2, r7, r2
   23868:	ldr	r7, [sp, #12]
   2386c:	and	r6, r6, r8
   23870:	ldr	r8, [sp, #24]
   23874:	str	r6, [fp, #-1064]	; 0xfffffbd8
   23878:	orr	r2, r2, r6
   2387c:	ldr	r6, [sp, #144]	; 0x90
   23880:	ldr	r4, [fp, #-1060]	; 0xfffffbdc
   23884:	and	r4, r4, r0
   23888:	ldr	r0, [sp, #140]	; 0x8c
   2388c:	str	r4, [fp, #-1060]	; 0xfffffbdc
   23890:	orr	r2, r2, r4
   23894:	ldr	r3, [fp, #-1056]	; 0xfffffbe0
   23898:	and	r3, r3, r0
   2389c:	str	r3, [fp, #-1056]	; 0xfffffbe0
   238a0:	orr	r2, r2, r3
   238a4:	ldr	r5, [fp, #-1052]	; 0xfffffbe4
   238a8:	and	r5, r5, sl
   238ac:	str	r5, [fp, #-1052]	; 0xfffffbe4
   238b0:	orr	r2, r2, r5
   238b4:	ldr	sl, [sp, #92]	; 0x5c
   238b8:	cmp	r2, #0
   238bc:	beq	23e6c <__assert_fail@plt+0x129b8>
   238c0:	tst	r1, #2048	; 0x800
   238c4:	beq	239b0 <__assert_fail@plt+0x124fc>
   238c8:	cmp	sl, #1
   238cc:	bne	238dc <__assert_fail@plt+0x12428>
   238d0:	ldrb	r0, [r9, #2]
   238d4:	tst	r0, #64	; 0x40
   238d8:	bne	23938 <__assert_fail@plt+0x12484>
   238dc:	ldr	r0, [sp, #148]	; 0x94
   238e0:	sub	lr, fp, #1024	; 0x400
   238e4:	sub	r1, lr, #56	; 0x38
   238e8:	ldr	r0, [r0, #92]	; 0x5c
   238ec:	cmp	r0, #1
   238f0:	ble	23944 <__assert_fail@plt+0x12490>
   238f4:	ldr	r0, [sp, #148]	; 0x94
   238f8:	ldr	r2, [sp]
   238fc:	vld1.64	{d20-d21}, [r1]
   23900:	ldr	r0, [r0, #60]	; 0x3c
   23904:	vld1.32	{d16-d17}, [r2]
   23908:	vld1.32	{d18-d19}, [r0]!
   2390c:	vand	q8, q9, q8
   23910:	vbic	q9, q10, q8
   23914:	vst1.64	{d18-d19}, [r1]
   23918:	ldr	r1, [sp, #4]
   2391c:	vld1.32	{d20-d21}, [r0]
   23920:	ldr	r0, [sp, #8]
   23924:	vld1.32	{d16-d17}, [r1]
   23928:	vld1.32	{d22-d23}, [r0]
   2392c:	vand	q8, q10, q8
   23930:	vbic	q8, q11, q8
   23934:	b	2396c <__assert_fail@plt+0x124b8>
   23938:	sub	lr, fp, #1024	; 0x400
   2393c:	sub	r0, lr, #56	; 0x38
   23940:	b	23e64 <__assert_fail@plt+0x129b0>
   23944:	ldr	r0, [sp]
   23948:	vld1.64	{d18-d19}, [r1]
   2394c:	vld1.32	{d16-d17}, [r0]
   23950:	ldr	r0, [sp, #4]
   23954:	vbic	q9, q9, q8
   23958:	vst1.64	{d18-d19}, [r1]
   2395c:	vld1.32	{d16-d17}, [r0]
   23960:	ldr	r0, [sp, #8]
   23964:	vld1.32	{d20-d21}, [r0]
   23968:	vbic	q8, q10, q8
   2396c:	vst1.32	{d16-d17}, [r0]
   23970:	vmov.32	r0, d18[0]
   23974:	vmov.32	r1, d18[1]
   23978:	orr	r0, r1, r0
   2397c:	vmov.32	r1, d19[0]
   23980:	orr	r0, r0, r1
   23984:	vmov.32	r1, d19[1]
   23988:	orr	r0, r0, r1
   2398c:	vmov.32	r1, d16[0]
   23990:	orr	r0, r0, r1
   23994:	vmov.32	r1, d16[1]
   23998:	orr	r0, r0, r1
   2399c:	vmov.32	r1, d17[0]
   239a0:	orr	r0, r0, r1
   239a4:	vmov.32	r1, d17[1]
   239a8:	orrs	r0, r0, r1
   239ac:	beq	23e6c <__assert_fail@plt+0x129b8>
   239b0:	cmp	r6, #1
   239b4:	blt	23d80 <__assert_fail@plt+0x128cc>
   239b8:	ldr	r0, [fp, #-1052]	; 0xfffffbe4
   239bc:	ldr	lr, [fp, #-1080]	; 0xfffffbc8
   239c0:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   239c4:	ldr	r1, [fp, #-1072]	; 0xfffffbd0
   239c8:	ldr	r8, [fp, #-1068]	; 0xfffffbd4
   239cc:	str	r7, [sp, #12]
   239d0:	mov	r9, #0
   239d4:	add	r7, sp, #152	; 0x98
   239d8:	str	r0, [sp, #96]	; 0x60
   239dc:	ldr	r0, [fp, #-1056]	; 0xfffffbe0
   239e0:	str	r0, [sp, #136]	; 0x88
   239e4:	ldr	r0, [fp, #-1060]	; 0xfffffbdc
   239e8:	str	r0, [sp, #128]	; 0x80
   239ec:	ldr	r0, [fp, #-1064]	; 0xfffffbd8
   239f0:	str	r0, [sp, #132]	; 0x84
   239f4:	sub	r0, fp, #6144	; 0x1800
   239f8:	sub	r4, r0, #104	; 0x68
   239fc:	mov	ip, r1
   23a00:	cmp	sl, #1
   23a04:	str	r5, [sp, #140]	; 0x8c
   23a08:	bne	23a30 <__assert_fail@plt+0x1257c>
   23a0c:	ldr	r0, [sp, #20]
   23a10:	ldr	r1, [sp, #16]
   23a14:	mov	r2, #1
   23a18:	ldrb	r0, [r1, r0, lsl #3]
   23a1c:	ubfx	r1, r0, #5, #3
   23a20:	and	r0, r0, #31
   23a24:	ldr	r1, [r7, r1, lsl #2]
   23a28:	tst	r1, r2, lsl r0
   23a2c:	beq	23cac <__assert_fail@plt+0x127f8>
   23a30:	str	r4, [sp, #112]	; 0x70
   23a34:	str	r6, [sp, #144]	; 0x90
   23a38:	str	r9, [sp, #108]	; 0x6c
   23a3c:	mov	r3, r8
   23a40:	mov	r5, lr
   23a44:	ldm	r7, {r0, r2, sl}
   23a48:	ldr	r8, [sp, #140]	; 0x8c
   23a4c:	ldr	r1, [r7, #12]
   23a50:	str	ip, [sp, #100]	; 0x64
   23a54:	ldr	r4, [sp, #132]	; 0x84
   23a58:	ldr	r9, [r7, #20]
   23a5c:	str	r3, [sp, #104]	; 0x68
   23a60:	and	r6, sl, ip
   23a64:	ldr	ip, [r7, #16]
   23a68:	str	r0, [sp, #124]	; 0x7c
   23a6c:	and	r0, r0, lr
   23a70:	str	r2, [sp, #116]	; 0x74
   23a74:	and	r2, r2, r8
   23a78:	str	r1, [sp, #120]	; 0x78
   23a7c:	ldr	lr, [r7, #24]
   23a80:	str	r0, [sp, #84]	; 0x54
   23a84:	orr	r0, r2, r0
   23a88:	str	r2, [sp, #80]	; 0x50
   23a8c:	and	r2, r1, r3
   23a90:	ldr	r1, [sp, #136]	; 0x88
   23a94:	str	r6, [sp, #88]	; 0x58
   23a98:	orr	r0, r0, r6
   23a9c:	str	r2, [sp, #76]	; 0x4c
   23aa0:	ldr	r6, [sp, #96]	; 0x60
   23aa4:	orr	r0, r0, r2
   23aa8:	and	r2, ip, r4
   23aac:	str	r2, [sp, #72]	; 0x48
   23ab0:	orr	r0, r0, r2
   23ab4:	ldr	r2, [sp, #128]	; 0x80
   23ab8:	and	r2, r9, r2
   23abc:	str	r2, [sp, #68]	; 0x44
   23ac0:	orr	r0, r0, r2
   23ac4:	and	r2, lr, r1
   23ac8:	str	r2, [sp, #64]	; 0x40
   23acc:	orr	r0, r0, r2
   23ad0:	ldr	r2, [r7, #28]
   23ad4:	and	r3, r2, r6
   23ad8:	orrs	r0, r0, r3
   23adc:	beq	23c74 <__assert_fail@plt+0x127c0>
   23ae0:	ldr	r0, [sp, #124]	; 0x7c
   23ae4:	str	r3, [sp, #28]
   23ae8:	ldr	r3, [sp, #104]	; 0x68
   23aec:	str	r4, [sp, #132]	; 0x84
   23af0:	bic	r0, r5, r0
   23af4:	str	r0, [sp, #56]	; 0x38
   23af8:	ldr	r0, [sp, #116]	; 0x74
   23afc:	bic	r0, r8, r0
   23b00:	ldr	r8, [sp, #100]	; 0x64
   23b04:	str	r0, [sp, #52]	; 0x34
   23b08:	bic	r0, r8, sl
   23b0c:	bic	r1, sl, r8
   23b10:	str	r0, [sp, #60]	; 0x3c
   23b14:	ldr	r0, [sp, #120]	; 0x78
   23b18:	bic	r0, r3, r0
   23b1c:	str	r0, [sp, #48]	; 0x30
   23b20:	bic	r0, r4, ip
   23b24:	ldr	r4, [sp, #128]	; 0x80
   23b28:	str	r0, [sp, #44]	; 0x2c
   23b2c:	bic	r0, r4, r9
   23b30:	str	r0, [sp, #40]	; 0x28
   23b34:	ldr	r0, [sp, #136]	; 0x88
   23b38:	bic	r0, r0, lr
   23b3c:	str	r0, [sp, #36]	; 0x24
   23b40:	bic	r0, r6, r2
   23b44:	bic	r2, r2, r6
   23b48:	str	r0, [sp, #32]
   23b4c:	ldr	r0, [sp, #124]	; 0x7c
   23b50:	bic	r8, r0, r5
   23b54:	ldr	r5, [sp, #140]	; 0x8c
   23b58:	ldr	r0, [sp, #116]	; 0x74
   23b5c:	str	r1, [sp, #140]	; 0x8c
   23b60:	bic	r5, r0, r5
   23b64:	orr	r0, r5, r8
   23b68:	orr	r0, r0, r1
   23b6c:	ldr	r1, [sp, #120]	; 0x78
   23b70:	bic	sl, r1, r3
   23b74:	ldr	r1, [sp, #132]	; 0x84
   23b78:	orr	r0, r0, sl
   23b7c:	bic	r1, ip, r1
   23b80:	orr	r3, r0, r1
   23b84:	bic	r0, r9, r4
   23b88:	orr	r4, r3, r0
   23b8c:	ldr	r3, [sp, #136]	; 0x88
   23b90:	bic	r3, lr, r3
   23b94:	orr	r4, r4, r3
   23b98:	orrs	r4, r4, r2
   23b9c:	beq	23c9c <__assert_fail@plt+0x127e8>
   23ba0:	ldr	r6, [sp, #144]	; 0x90
   23ba4:	add	r4, sp, #152	; 0x98
   23ba8:	sub	lr, fp, #6144	; 0x1800
   23bac:	mov	ip, r4
   23bb0:	str	r8, [r4, r6, lsl #5]
   23bb4:	mov	r4, r5
   23bb8:	add	r5, ip, r6, lsl #5
   23bbc:	str	r4, [r5, #4]
   23bc0:	ldr	r4, [sp, #140]	; 0x8c
   23bc4:	str	r4, [r5, #8]
   23bc8:	str	sl, [r5, #12]
   23bcc:	str	r1, [r5, #16]
   23bd0:	str	r0, [r5, #20]
   23bd4:	ldr	r0, [sp, #84]	; 0x54
   23bd8:	str	r3, [r5, #24]
   23bdc:	str	r2, [r5, #28]
   23be0:	ldr	r4, [sp, #112]	; 0x70
   23be4:	sub	r1, lr, #104	; 0x68
   23be8:	str	r0, [r7]
   23bec:	ldr	r0, [sp, #80]	; 0x50
   23bf0:	str	r0, [r7, #4]
   23bf4:	ldr	r0, [sp, #88]	; 0x58
   23bf8:	str	r0, [r7, #8]
   23bfc:	ldr	r0, [sp, #76]	; 0x4c
   23c00:	str	r0, [r7, #12]
   23c04:	ldr	r0, [sp, #72]	; 0x48
   23c08:	str	r0, [r7, #16]
   23c0c:	ldr	r0, [sp, #68]	; 0x44
   23c10:	str	r0, [r7, #20]
   23c14:	ldr	r0, [sp, #64]	; 0x40
   23c18:	str	r0, [r7, #24]
   23c1c:	ldr	r0, [sp, #28]
   23c20:	str	r0, [r7, #28]
   23c24:	add	r0, r6, r6, lsl #1
   23c28:	add	r5, r1, r0, lsl #2
   23c2c:	ldr	r0, [r4, #4]
   23c30:	mov	r8, r5
   23c34:	str	r0, [r8, #4]!
   23c38:	ldr	sl, [r4, #4]
   23c3c:	cmp	sl, #1
   23c40:	blt	23cb8 <__assert_fail@plt+0x12804>
   23c44:	str	r0, [r5]
   23c48:	lsl	r0, r0, #2
   23c4c:	bl	286b0 <__assert_fail@plt+0x171fc>
   23c50:	ldr	r9, [sp, #108]	; 0x6c
   23c54:	ldr	r6, [sp, #60]	; 0x3c
   23c58:	cmp	r0, #0
   23c5c:	str	r0, [r5, #8]
   23c60:	beq	243f8 <__assert_fail@plt+0x12f44>
   23c64:	ldr	r1, [r4, #8]
   23c68:	lsl	r2, sl, #2
   23c6c:	bl	1125c <memcpy@plt>
   23c70:	b	23cd0 <__assert_fail@plt+0x1281c>
   23c74:	ldr	r0, [sp, #104]	; 0x68
   23c78:	ldr	r9, [sp, #108]	; 0x6c
   23c7c:	ldr	r6, [sp, #144]	; 0x90
   23c80:	ldr	r4, [sp, #112]	; 0x70
   23c84:	ldr	sl, [sp, #92]	; 0x5c
   23c88:	ldr	r1, [sp, #100]	; 0x64
   23c8c:	mov	lr, r5
   23c90:	mov	r5, r8
   23c94:	mov	r8, r0
   23c98:	b	23d68 <__assert_fail@plt+0x128b4>
   23c9c:	ldr	r9, [sp, #108]	; 0x6c
   23ca0:	ldr	r4, [sp, #112]	; 0x70
   23ca4:	ldr	r6, [sp, #60]	; 0x3c
   23ca8:	b	23cdc <__assert_fail@plt+0x12828>
   23cac:	ldr	r5, [sp, #140]	; 0x8c
   23cb0:	mov	r1, ip
   23cb4:	b	23d68 <__assert_fail@plt+0x128b4>
   23cb8:	ldr	r9, [sp, #108]	; 0x6c
   23cbc:	ldr	r6, [sp, #60]	; 0x3c
   23cc0:	mov	r0, #0
   23cc4:	str	r0, [r5]
   23cc8:	str	r0, [r5, #4]
   23ccc:	str	r0, [r5, #8]
   23cd0:	ldr	r0, [sp, #144]	; 0x90
   23cd4:	add	r0, r0, #1
   23cd8:	str	r0, [sp, #144]	; 0x90
   23cdc:	ldr	r0, [sp, #24]
   23ce0:	ldr	r1, [sp, #12]
   23ce4:	ldr	r0, [r0, #12]
   23ce8:	ldr	r1, [r0, r1, lsl #2]
   23cec:	mov	r0, r4
   23cf0:	bl	1f720 <__assert_fail@plt+0xe26c>
   23cf4:	cmp	r0, #0
   23cf8:	beq	24374 <__assert_fail@plt+0x12ec0>
   23cfc:	ldr	lr, [sp, #56]	; 0x38
   23d00:	ldr	ip, [sp, #52]	; 0x34
   23d04:	ldr	r8, [sp, #48]	; 0x30
   23d08:	ldr	r2, [sp, #44]	; 0x2c
   23d0c:	mov	sl, r6
   23d10:	ldr	r3, [sp, #36]	; 0x24
   23d14:	ldr	r5, [sp, #32]
   23d18:	mov	r1, #0
   23d1c:	orr	r0, ip, lr
   23d20:	orr	r0, r0, r6
   23d24:	ldr	r6, [sp, #40]	; 0x28
   23d28:	orr	r0, r0, r8
   23d2c:	orr	r0, r0, r2
   23d30:	orr	r0, r0, r6
   23d34:	orr	r0, r0, r3
   23d38:	orrs	r0, r0, r5
   23d3c:	movweq	r1, #17
   23d40:	cmp	r1, #0
   23d44:	bne	23d88 <__assert_fail@plt+0x128d4>
   23d48:	str	r6, [sp, #128]	; 0x80
   23d4c:	mov	r1, sl
   23d50:	ldr	sl, [sp, #92]	; 0x5c
   23d54:	ldr	r6, [sp, #144]	; 0x90
   23d58:	str	r5, [sp, #96]	; 0x60
   23d5c:	mov	r5, ip
   23d60:	str	r3, [sp, #136]	; 0x88
   23d64:	str	r2, [sp, #132]	; 0x84
   23d68:	add	r9, r9, #1
   23d6c:	add	r4, r4, #12
   23d70:	add	r7, r7, #32
   23d74:	cmp	r9, r6
   23d78:	blt	239fc <__assert_fail@plt+0x12548>
   23d7c:	b	23dac <__assert_fail@plt+0x128f8>
   23d80:	mov	r9, #0
   23d84:	b	23de4 <__assert_fail@plt+0x12930>
   23d88:	cmp	r1, #17
   23d8c:	bne	23e80 <__assert_fail@plt+0x129cc>
   23d90:	str	r6, [sp, #128]	; 0x80
   23d94:	ldr	r1, [sp, #60]	; 0x3c
   23d98:	ldr	r6, [sp, #144]	; 0x90
   23d9c:	str	r5, [sp, #96]	; 0x60
   23da0:	mov	r5, ip
   23da4:	str	r3, [sp, #136]	; 0x88
   23da8:	str	r2, [sp, #132]	; 0x84
   23dac:	ldr	r0, [sp, #132]	; 0x84
   23db0:	str	r1, [fp, #-1072]	; 0xfffffbd0
   23db4:	str	r5, [fp, #-1076]	; 0xfffffbcc
   23db8:	str	r8, [fp, #-1068]	; 0xfffffbd4
   23dbc:	ldr	r8, [sp, #24]
   23dc0:	ldr	r7, [sp, #12]
   23dc4:	str	r0, [fp, #-1064]	; 0xfffffbd8
   23dc8:	ldr	r0, [sp, #128]	; 0x80
   23dcc:	str	r0, [fp, #-1060]	; 0xfffffbdc
   23dd0:	ldr	r0, [sp, #136]	; 0x88
   23dd4:	str	r0, [fp, #-1056]	; 0xfffffbe0
   23dd8:	ldr	r0, [sp, #96]	; 0x60
   23ddc:	str	r0, [fp, #-1052]	; 0xfffffbe4
   23de0:	str	lr, [fp, #-1080]	; 0xfffffbc8
   23de4:	sub	lr, fp, #1024	; 0x400
   23de8:	cmp	r9, r6
   23dec:	sub	r1, lr, #56	; 0x38
   23df0:	bne	23e6c <__assert_fail@plt+0x129b8>
   23df4:	mov	r0, r1
   23df8:	sub	lr, fp, #6144	; 0x1800
   23dfc:	mov	r2, #1
   23e00:	mov	sl, r7
   23e04:	vld1.32	{d16-d17}, [r0]!
   23e08:	sub	r3, lr, #104	; 0x68
   23e0c:	vld1.64	{d18-d19}, [r0]
   23e10:	add	r0, sp, #152	; 0x98
   23e14:	add	r0, r0, r9, lsl #5
   23e18:	vst1.32	{d16-d17}, [r0]!
   23e1c:	vst1.32	{d18-d19}, [r0]
   23e20:	ldr	r0, [r8, #12]
   23e24:	ldr	r6, [r0, r7, lsl #2]
   23e28:	add	r0, r9, r9, lsl #1
   23e2c:	mov	r7, r1
   23e30:	add	r4, r3, r0, lsl #2
   23e34:	str	r2, [r3, r0, lsl #2]
   23e38:	mov	r0, #4
   23e3c:	mov	r5, r4
   23e40:	str	r2, [r5, #4]!
   23e44:	bl	286b0 <__assert_fail@plt+0x171fc>
   23e48:	cmp	r0, #0
   23e4c:	str	r0, [r4, #8]
   23e50:	beq	244a4 <__assert_fail@plt+0x12ff0>
   23e54:	str	r6, [r0]
   23e58:	mov	r0, r7
   23e5c:	add	r6, r9, #1
   23e60:	mov	r7, sl
   23e64:	vst1.64	{d8-d9}, [r0]!
   23e68:	vst1.64	{d8-d9}, [r0]
   23e6c:	ldr	r0, [r8, #8]
   23e70:	add	r7, r7, #1
   23e74:	cmp	r7, r0
   23e78:	blt	2352c <__assert_fail@plt+0x12078>
   23e7c:	b	23ebc <__assert_fail@plt+0x12a08>
   23e80:	ldr	r1, [sp, #60]	; 0x3c
   23e84:	ldr	r7, [sp, #12]
   23e88:	cmp	r0, #0
   23e8c:	str	r1, [fp, #-1072]	; 0xfffffbd0
   23e90:	str	ip, [fp, #-1076]	; 0xfffffbcc
   23e94:	str	r8, [fp, #-1068]	; 0xfffffbd4
   23e98:	str	r2, [fp, #-1064]	; 0xfffffbd8
   23e9c:	str	r6, [fp, #-1060]	; 0xfffffbdc
   23ea0:	ldr	r8, [sp, #24]
   23ea4:	ldr	r6, [sp, #144]	; 0x90
   23ea8:	str	r3, [fp, #-1056]	; 0xfffffbe0
   23eac:	str	r5, [fp, #-1052]	; 0xfffffbe4
   23eb0:	str	lr, [fp, #-1080]	; 0xfffffbc8
   23eb4:	bne	23e6c <__assert_fail@plt+0x129b8>
   23eb8:	b	23ec4 <__assert_fail@plt+0x12a10>
   23ebc:	cmp	r6, #0
   23ec0:	ble	24470 <__assert_fail@plt+0x12fbc>
   23ec4:	mov	r0, #0
   23ec8:	str	r0, [fp, #-3136]	; 0xfffff3c0
   23ecc:	add	r0, r6, #1
   23ed0:	str	r0, [fp, #-3140]	; 0xfffff3bc
   23ed4:	lsl	r0, r0, #2
   23ed8:	bl	286b0 <__assert_fail@plt+0x171fc>
   23edc:	cmp	r0, #0
   23ee0:	str	r0, [fp, #-3132]	; 0xfffff3c4
   23ee4:	mov	r0, #0
   23ee8:	movweq	r0, #12
   23eec:	str	r0, [fp, #-56]	; 0xffffffc8
   23ef0:	beq	244bc <__assert_fail@plt+0x13008>
   23ef4:	sub	lr, fp, #3072	; 0xc00
   23ef8:	vmov.i32	q8, #0	; 0x00000000
   23efc:	mov	r1, #0
   23f00:	mov	r2, #0
   23f04:	mov	r4, #0
   23f08:	mov	r3, #0
   23f0c:	mov	r8, #0
   23f10:	sub	r0, lr, #104	; 0x68
   23f14:	sub	lr, fp, #3072	; 0xc00
   23f18:	vst1.64	{d16-d17}, [r0]!
   23f1c:	sub	r5, lr, #68	; 0x44
   23f20:	vst1.64	{d16-d17}, [r0]
   23f24:	mov	r0, #0
   23f28:	str	r0, [sp, #140]	; 0x8c
   23f2c:	mov	r0, #0
   23f30:	str	r0, [sp, #136]	; 0x88
   23f34:	mov	r0, #0
   23f38:	str	r0, [sp, #132]	; 0x84
   23f3c:	mov	r0, #0
   23f40:	str	r0, [sp, #128]	; 0x80
   23f44:	mov	r0, #0
   23f48:	str	r0, [sp, #144]	; 0x90
   23f4c:	mov	r0, #0
   23f50:	str	r0, [sp, #112]	; 0x70
   23f54:	mov	r0, #0
   23f58:	sub	lr, fp, #6144	; 0x1800
   23f5c:	str	r2, [sp, #124]	; 0x7c
   23f60:	str	r3, [sp, #116]	; 0x74
   23f64:	str	r4, [sp, #120]	; 0x78
   23f68:	str	r0, [fp, #-3136]	; 0xfffff3c0
   23f6c:	add	r0, r8, r8, lsl #1
   23f70:	sub	r2, lr, #104	; 0x68
   23f74:	add	r0, r2, r0, lsl #2
   23f78:	ldr	r7, [r0, #4]
   23f7c:	cmp	r7, #1
   23f80:	blt	23fd8 <__assert_fail@plt+0x12b24>
   23f84:	ldr	r4, [r0, #8]
   23f88:	mov	r9, #0
   23f8c:	ldr	r2, [sp, #148]	; 0x94
   23f90:	ldr	r0, [r4, r9, lsl #2]
   23f94:	ldr	r2, [r2, #12]
   23f98:	ldr	r0, [r2, r0, lsl #2]
   23f9c:	cmn	r0, #1
   23fa0:	beq	23fc8 <__assert_fail@plt+0x12b14>
   23fa4:	ldr	r1, [sp, #148]	; 0x94
   23fa8:	add	r0, r0, r0, lsl #1
   23fac:	ldr	r1, [r1, #24]
   23fb0:	add	r1, r1, r0, lsl #2
   23fb4:	mov	r0, r5
   23fb8:	bl	1f590 <__assert_fail@plt+0xe0dc>
   23fbc:	mov	r1, #0
   23fc0:	cmp	r0, #0
   23fc4:	bne	242fc <__assert_fail@plt+0x12e48>
   23fc8:	add	r9, r9, #1
   23fcc:	cmp	r9, r7
   23fd0:	blt	23f8c <__assert_fail@plt+0x12ad8>
   23fd4:	str	r1, [fp, #-56]	; 0xffffffc8
   23fd8:	ldr	r1, [sp, #148]	; 0x94
   23fdc:	sub	r0, fp, #56	; 0x38
   23fe0:	mov	r2, r5
   23fe4:	mov	r3, #0
   23fe8:	bl	1f85c <__assert_fail@plt+0xe3a8>
   23fec:	ldr	r1, [fp, #-56]	; 0xffffffc8
   23ff0:	mov	r7, r0
   23ff4:	sub	lr, fp, #1024	; 0x400
   23ff8:	add	r4, sp, #152	; 0x98
   23ffc:	sub	r0, lr, #56	; 0x38
   24000:	cmp	r7, #0
   24004:	str	r7, [r0, r8, lsl #2]
   24008:	bne	24014 <__assert_fail@plt+0x12b60>
   2400c:	cmp	r1, #0
   24010:	bne	243b4 <__assert_fail@plt+0x12f00>
   24014:	ldrsb	r0, [r7, #52]	; 0x34
   24018:	cmn	r0, #1
   2401c:	ble	2403c <__assert_fail@plt+0x12b88>
   24020:	sub	lr, fp, #3072	; 0xc00
   24024:	sub	r0, lr, #56	; 0x38
   24028:	sub	lr, fp, #2048	; 0x800
   2402c:	str	r7, [r0, r8, lsl #2]
   24030:	sub	r0, lr, #56	; 0x38
   24034:	str	r7, [r0, r8, lsl #2]
   24038:	b	240cc <__assert_fail@plt+0x12c18>
   2403c:	ldr	r1, [sp, #148]	; 0x94
   24040:	sub	r0, fp, #56	; 0x38
   24044:	mov	r2, r5
   24048:	mov	r3, #1
   2404c:	bl	1f85c <__assert_fail@plt+0xe3a8>
   24050:	sub	lr, fp, #2048	; 0x800
   24054:	cmp	r0, #0
   24058:	sub	r1, lr, #56	; 0x38
   2405c:	str	r0, [r1, r8, lsl #2]
   24060:	bne	24070 <__assert_fail@plt+0x12bbc>
   24064:	ldr	r1, [fp, #-56]	; 0xffffffc8
   24068:	cmp	r1, #0
   2406c:	bne	243b4 <__assert_fail@plt+0x12f00>
   24070:	cmp	r7, r0
   24074:	beq	24098 <__assert_fail@plt+0x12be4>
   24078:	ldr	r0, [sp, #148]	; 0x94
   2407c:	ldr	r1, [sp, #112]	; 0x70
   24080:	ldr	r0, [r0, #92]	; 0x5c
   24084:	cmp	r0, #1
   24088:	mov	r0, #0
   2408c:	movwgt	r0, #1
   24090:	orr	r1, r1, r0
   24094:	str	r1, [sp, #112]	; 0x70
   24098:	ldr	r1, [sp, #148]	; 0x94
   2409c:	sub	r0, fp, #56	; 0x38
   240a0:	mov	r2, r5
   240a4:	mov	r3, #2
   240a8:	bl	1f85c <__assert_fail@plt+0xe3a8>
   240ac:	sub	lr, fp, #3072	; 0xc00
   240b0:	cmp	r0, #0
   240b4:	sub	r1, lr, #56	; 0x38
   240b8:	str	r0, [r1, r8, lsl #2]
   240bc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   240c0:	bne	240cc <__assert_fail@plt+0x12c18>
   240c4:	cmp	r1, #0
   240c8:	bne	243b4 <__assert_fail@plt+0x12f00>
   240cc:	ldr	r0, [r4, r8, lsl #5]
   240d0:	ldr	r2, [sp, #144]	; 0x90
   240d4:	mov	r9, r6
   240d8:	orr	r2, r2, r0
   240dc:	add	r0, r4, r8, lsl #5
   240e0:	mov	r4, r5
   240e4:	add	r8, r8, #1
   240e8:	str	r2, [sp, #144]	; 0x90
   240ec:	cmp	r8, r9
   240f0:	ldmib	r0, {ip, lr}
   240f4:	ldr	r7, [r0, #12]
   240f8:	ldr	r3, [r0, #16]
   240fc:	ldr	r5, [r0, #20]
   24100:	ldr	r6, [r0, #24]
   24104:	ldr	r0, [r0, #28]
   24108:	ldr	r2, [sp, #140]	; 0x8c
   2410c:	orr	r2, r2, r0
   24110:	mov	r0, r9
   24114:	str	r2, [sp, #140]	; 0x8c
   24118:	ldr	r2, [sp, #124]	; 0x7c
   2411c:	orr	r2, r2, r6
   24120:	ldr	r6, [sp, #136]	; 0x88
   24124:	orr	r6, r6, r5
   24128:	mov	r5, r4
   2412c:	ldr	r4, [sp, #120]	; 0x78
   24130:	str	r6, [sp, #136]	; 0x88
   24134:	mov	r6, r9
   24138:	orr	r4, r4, r3
   2413c:	ldr	r3, [sp, #132]	; 0x84
   24140:	orr	r3, r3, r7
   24144:	str	r3, [sp, #132]	; 0x84
   24148:	ldr	r3, [sp, #128]	; 0x80
   2414c:	orr	r3, r3, lr
   24150:	str	r3, [sp, #128]	; 0x80
   24154:	ldr	r3, [sp, #116]	; 0x74
   24158:	orr	r3, r3, ip
   2415c:	blt	23f54 <__assert_fail@plt+0x12aa0>
   24160:	ldr	r7, [sp, #144]	; 0x90
   24164:	ldr	r0, [sp, #128]	; 0x80
   24168:	str	r3, [fp, #-3172]	; 0xfffff39c
   2416c:	ldr	sl, [sp, #112]	; 0x70
   24170:	str	r7, [fp, #-3176]	; 0xfffff398
   24174:	str	r0, [fp, #-3168]	; 0xfffff3a0
   24178:	ldr	r0, [sp, #132]	; 0x84
   2417c:	tst	sl, #1
   24180:	str	r0, [fp, #-3164]	; 0xfffff3a4
   24184:	ldr	r0, [sp, #136]	; 0x88
   24188:	str	r4, [fp, #-3160]	; 0xfffff3a8
   2418c:	str	r0, [fp, #-3156]	; 0xfffff3ac
   24190:	ldr	r0, [sp, #140]	; 0x8c
   24194:	str	r2, [fp, #-3152]	; 0xfffff3b0
   24198:	str	r0, [fp, #-3148]	; 0xfffff3b4
   2419c:	mov	r0, #4
   241a0:	bne	244c8 <__assert_fail@plt+0x13014>
   241a4:	mov	r1, #256	; 0x100
   241a8:	bl	2865c <__assert_fail@plt+0x171a8>
   241ac:	ldr	r1, [sp, #24]
   241b0:	sub	lr, fp, #3072	; 0xc00
   241b4:	cmp	r0, #0
   241b8:	sub	r8, lr, #104	; 0x68
   241bc:	str	r0, [r1, #44]	; 0x2c
   241c0:	beq	24340 <__assert_fail@plt+0x12e8c>
   241c4:	mov	r1, #0
   241c8:	mov	r3, r7
   241cc:	mov	r2, #0
   241d0:	add	r4, sp, #152	; 0x98
   241d4:	cmp	r3, #0
   241d8:	beq	24278 <__assert_fail@plt+0x12dc4>
   241dc:	ldr	r7, [sp, #148]	; 0x94
   241e0:	lsl	r6, r2, #5
   241e4:	mov	r5, #1
   241e8:	add	r7, r7, r2, lsl #2
   241ec:	add	ip, r7, #96	; 0x60
   241f0:	b	24244 <__assert_fail@plt+0x12d90>
   241f4:	mov	lr, #0
   241f8:	str	sl, [sp, #112]	; 0x70
   241fc:	ldr	r7, [r4, lr, lsl #3]
   24200:	add	lr, lr, #4
   24204:	tst	r7, r5
   24208:	beq	241fc <__assert_fail@plt+0x12d48>
   2420c:	ldr	r7, [ip]
   24210:	mov	sl, r4
   24214:	sub	r4, fp, #1024	; 0x400
   24218:	sub	r4, r4, #56	; 0x38
   2421c:	tst	r7, r5
   24220:	sub	r7, fp, #2048	; 0x800
   24224:	sub	r7, r7, #56	; 0x38
   24228:	moveq	r7, r4
   2422c:	mov	r4, sl
   24230:	ldr	sl, [sp, #112]	; 0x70
   24234:	add	r7, r7, lr
   24238:	ldr	r7, [r7, #-4]
   2423c:	str	r7, [r0, r6, lsl #2]
   24240:	b	2424c <__assert_fail@plt+0x12d98>
   24244:	tst	r3, #1
   24248:	bne	241f4 <__assert_fail@plt+0x12d40>
   2424c:	lsr	r7, r3, #1
   24250:	cmp	r1, r3, lsr #1
   24254:	add	r6, r6, #1
   24258:	lsl	r5, r5, #1
   2425c:	mov	r3, r7
   24260:	bne	24244 <__assert_fail@plt+0x12d90>
   24264:	b	24278 <__assert_fail@plt+0x12dc4>
   24268:	ldr	r3, [r8, r2, lsl #2]
   2426c:	add	r4, r4, #4
   24270:	cmp	r3, #0
   24274:	bne	241dc <__assert_fail@plt+0x12d28>
   24278:	add	r2, r2, #1
   2427c:	cmp	r2, #8
   24280:	bne	24268 <__assert_fail@plt+0x12db4>
   24284:	ldr	r7, [sp, #144]	; 0x90
   24288:	tst	r7, #1024	; 0x400
   2428c:	beq	242d0 <__assert_fail@plt+0x12e1c>
   24290:	mov	r1, #0
   24294:	add	r2, sp, #152	; 0x98
   24298:	add	r3, r2, r1, lsl #5
   2429c:	ldrb	r3, [r3, #1]
   242a0:	tst	r3, #4
   242a4:	bne	242b8 <__assert_fail@plt+0x12e04>
   242a8:	add	r1, r1, #1
   242ac:	cmp	r1, r9
   242b0:	blt	24298 <__assert_fail@plt+0x12de4>
   242b4:	b	242d0 <__assert_fail@plt+0x12e1c>
   242b8:	sub	lr, fp, #3072	; 0xc00
   242bc:	tst	sl, #1
   242c0:	sub	r2, lr, #56	; 0x38
   242c4:	ldr	r1, [r2, r1, lsl #2]
   242c8:	str	r1, [r0, #40]	; 0x28
   242cc:	strne	r1, [r0, #1064]	; 0x428
   242d0:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   242d4:	bl	28878 <__assert_fail@plt+0x173c4>
   242d8:	sub	lr, fp, #6144	; 0x1800
   242dc:	sub	r0, lr, #104	; 0x68
   242e0:	add	r4, r0, #8
   242e4:	ldr	r0, [r4], #12
   242e8:	bl	28878 <__assert_fail@plt+0x173c4>
   242ec:	subs	r9, r9, #1
   242f0:	bne	242e4 <__assert_fail@plt+0x12e30>
   242f4:	mov	r0, #1
   242f8:	b	24494 <__assert_fail@plt+0x12fe0>
   242fc:	ldr	r1, [sp, #116]	; 0x74
   24300:	str	r0, [fp, #-56]	; 0xffffffc8
   24304:	str	r1, [fp, #-3172]	; 0xfffff39c
   24308:	ldr	r1, [sp, #144]	; 0x90
   2430c:	str	r1, [fp, #-3176]	; 0xfffff398
   24310:	ldr	r1, [sp, #128]	; 0x80
   24314:	str	r1, [fp, #-3168]	; 0xfffff3a0
   24318:	ldr	r1, [sp, #132]	; 0x84
   2431c:	str	r1, [fp, #-3164]	; 0xfffff3a4
   24320:	ldr	r1, [sp, #120]	; 0x78
   24324:	str	r1, [fp, #-3160]	; 0xfffff3a8
   24328:	ldr	r1, [sp, #136]	; 0x88
   2432c:	str	r1, [fp, #-3156]	; 0xfffff3ac
   24330:	ldr	r1, [sp, #124]	; 0x7c
   24334:	str	r1, [fp, #-3152]	; 0xfffff3b0
   24338:	ldr	r1, [sp, #140]	; 0x8c
   2433c:	str	r1, [fp, #-3148]	; 0xfffff3b4
   24340:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   24344:	bl	28878 <__assert_fail@plt+0x173c4>
   24348:	cmp	r6, #1
   2434c:	blt	2436c <__assert_fail@plt+0x12eb8>
   24350:	sub	lr, fp, #6144	; 0x1800
   24354:	sub	r0, lr, #104	; 0x68
   24358:	add	r4, r0, #8
   2435c:	ldr	r0, [r4], #12
   24360:	bl	28878 <__assert_fail@plt+0x173c4>
   24364:	subs	r6, r6, #1
   24368:	bne	2435c <__assert_fail@plt+0x12ea8>
   2436c:	mov	r0, #0
   24370:	b	24494 <__assert_fail@plt+0x12fe0>
   24374:	ldr	r0, [sp, #52]	; 0x34
   24378:	str	r6, [fp, #-1072]	; 0xfffffbd0
   2437c:	str	r0, [fp, #-1076]	; 0xfffffbcc
   24380:	ldr	r0, [sp, #48]	; 0x30
   24384:	str	r0, [fp, #-1068]	; 0xfffffbd4
   24388:	ldr	r0, [sp, #44]	; 0x2c
   2438c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   24390:	ldr	r0, [sp, #40]	; 0x28
   24394:	str	r0, [fp, #-1060]	; 0xfffffbdc
   24398:	ldr	r0, [sp, #36]	; 0x24
   2439c:	str	r0, [fp, #-1056]	; 0xfffffbe0
   243a0:	ldr	r0, [sp, #32]
   243a4:	str	r0, [fp, #-1052]	; 0xfffffbe4
   243a8:	ldr	r0, [sp, #56]	; 0x38
   243ac:	str	r0, [fp, #-1080]	; 0xfffffbc8
   243b0:	b	24440 <__assert_fail@plt+0x12f8c>
   243b4:	ldr	r0, [sp, #116]	; 0x74
   243b8:	str	r0, [fp, #-3172]	; 0xfffff39c
   243bc:	ldr	r0, [sp, #144]	; 0x90
   243c0:	str	r0, [fp, #-3176]	; 0xfffff398
   243c4:	ldr	r0, [sp, #128]	; 0x80
   243c8:	str	r0, [fp, #-3168]	; 0xfffff3a0
   243cc:	ldr	r0, [sp, #132]	; 0x84
   243d0:	str	r0, [fp, #-3164]	; 0xfffff3a4
   243d4:	ldr	r0, [sp, #120]	; 0x78
   243d8:	str	r0, [fp, #-3160]	; 0xfffff3a8
   243dc:	ldr	r0, [sp, #136]	; 0x88
   243e0:	str	r0, [fp, #-3156]	; 0xfffff3ac
   243e4:	ldr	r0, [sp, #124]	; 0x7c
   243e8:	str	r0, [fp, #-3152]	; 0xfffff3b0
   243ec:	ldr	r0, [sp, #140]	; 0x8c
   243f0:	str	r0, [fp, #-3148]	; 0xfffff3b4
   243f4:	b	24340 <__assert_fail@plt+0x12e8c>
   243f8:	ldr	r0, [sp, #52]	; 0x34
   243fc:	str	r6, [fp, #-1072]	; 0xfffffbd0
   24400:	str	r0, [fp, #-1076]	; 0xfffffbcc
   24404:	ldr	r0, [sp, #48]	; 0x30
   24408:	str	r0, [fp, #-1068]	; 0xfffffbd4
   2440c:	ldr	r0, [sp, #44]	; 0x2c
   24410:	str	r0, [fp, #-1064]	; 0xfffffbd8
   24414:	ldr	r0, [sp, #40]	; 0x28
   24418:	str	r0, [fp, #-1060]	; 0xfffffbdc
   2441c:	ldr	r0, [sp, #36]	; 0x24
   24420:	str	r0, [fp, #-1056]	; 0xfffffbe0
   24424:	ldr	r0, [sp, #32]
   24428:	str	r0, [fp, #-1052]	; 0xfffffbe4
   2442c:	ldr	r0, [sp, #56]	; 0x38
   24430:	str	r0, [fp, #-1080]	; 0xfffffbc8
   24434:	mov	r0, #0
   24438:	str	r0, [r8]
   2443c:	str	r0, [r5]
   24440:	ldr	r8, [sp, #24]
   24444:	ldr	r9, [sp, #144]	; 0x90
   24448:	cmp	r9, #1
   2444c:	blt	2446c <__assert_fail@plt+0x12fb8>
   24450:	sub	lr, fp, #6144	; 0x1800
   24454:	sub	r0, lr, #104	; 0x68
   24458:	add	r4, r0, #8
   2445c:	ldr	r0, [r4], #12
   24460:	bl	28878 <__assert_fail@plt+0x173c4>
   24464:	subs	r9, r9, #1
   24468:	bne	2445c <__assert_fail@plt+0x12fa8>
   2446c:	mvn	r6, #0
   24470:	mov	r0, #0
   24474:	cmp	r6, #0
   24478:	bne	24494 <__assert_fail@plt+0x12fe0>
   2447c:	mov	r0, #4
   24480:	mov	r1, #256	; 0x100
   24484:	bl	2865c <__assert_fail@plt+0x171a8>
   24488:	cmp	r0, #0
   2448c:	str	r0, [r8, #44]	; 0x2c
   24490:	movwne	r0, #1
   24494:	sub	sp, fp, #48	; 0x30
   24498:	vpop	{d8-d9}
   2449c:	add	sp, sp, #4
   244a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244a4:	mov	r0, #0
   244a8:	str	r0, [r5]
   244ac:	str	r0, [r4]
   244b0:	cmp	r9, #1
   244b4:	bge	24450 <__assert_fail@plt+0x12f9c>
   244b8:	b	2446c <__assert_fail@plt+0x12fb8>
   244bc:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   244c0:	bl	28878 <__assert_fail@plt+0x173c4>
   244c4:	b	24350 <__assert_fail@plt+0x12e9c>
   244c8:	mov	r1, #512	; 0x200
   244cc:	bl	2865c <__assert_fail@plt+0x171a8>
   244d0:	ldr	r1, [sp, #24]
   244d4:	cmp	r0, #0
   244d8:	str	r0, [r1, #48]	; 0x30
   244dc:	beq	24340 <__assert_fail@plt+0x12e8c>
   244e0:	sub	lr, fp, #1024	; 0x400
   244e4:	mov	r3, #0
   244e8:	add	r8, sp, #152	; 0x98
   244ec:	mov	r5, r7
   244f0:	mov	r6, #0
   244f4:	sub	r1, lr, #56	; 0x38
   244f8:	sub	lr, r1, #4
   244fc:	sub	r1, fp, #2048	; 0x800
   24500:	sub	r1, r1, #56	; 0x38
   24504:	sub	ip, r1, #4
   24508:	cmp	r5, #0
   2450c:	beq	245a0 <__assert_fail@plt+0x130ec>
   24510:	lsl	r4, r6, #5
   24514:	mov	r1, #1
   24518:	b	24564 <__assert_fail@plt+0x130b0>
   2451c:	mov	r2, r8
   24520:	str	lr, [sp, #148]	; 0x94
   24524:	mov	sl, lr
   24528:	mov	lr, ip
   2452c:	ldr	r7, [r2], #32
   24530:	add	sl, sl, #4
   24534:	add	lr, lr, #4
   24538:	tst	r7, r1
   2453c:	beq	2452c <__assert_fail@plt+0x13078>
   24540:	ldr	r2, [sl]
   24544:	mov	r7, r0
   24548:	str	r2, [r7, r4, lsl #2]!
   2454c:	ldr	r2, [lr]
   24550:	ldr	sl, [sp, #112]	; 0x70
   24554:	ldr	lr, [sp, #148]	; 0x94
   24558:	str	r2, [r7, #1024]	; 0x400
   2455c:	ldr	r7, [sp, #144]	; 0x90
   24560:	b	2456c <__assert_fail@plt+0x130b8>
   24564:	tst	r5, #1
   24568:	bne	2451c <__assert_fail@plt+0x13068>
   2456c:	lsr	r2, r5, #1
   24570:	cmp	r3, r5, lsr #1
   24574:	add	r4, r4, #1
   24578:	lsl	r1, r1, #1
   2457c:	mov	r5, r2
   24580:	bne	24564 <__assert_fail@plt+0x130b0>
   24584:	b	245a0 <__assert_fail@plt+0x130ec>
   24588:	sub	r1, fp, #3072	; 0xc00
   2458c:	add	r8, r8, #4
   24590:	sub	r1, r1, #104	; 0x68
   24594:	ldr	r5, [r1, r6, lsl #2]
   24598:	cmp	r5, #0
   2459c:	bne	24510 <__assert_fail@plt+0x1305c>
   245a0:	add	r6, r6, #1
   245a4:	cmp	r6, #8
   245a8:	bne	24588 <__assert_fail@plt+0x130d4>
   245ac:	b	24288 <__assert_fail@plt+0x12dd4>
   245b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   245b4:	add	fp, sp, #28
   245b8:	sub	sp, sp, #52	; 0x34
   245bc:	ldr	r4, [r1, #8]
   245c0:	ldr	r8, [r1, #12]
   245c4:	mov	r6, r0
   245c8:	mov	r0, #1
   245cc:	mov	r5, r1
   245d0:	str	r0, [sp, #44]	; 0x2c
   245d4:	str	r0, [sp, #40]	; 0x28
   245d8:	mov	r0, #4
   245dc:	bl	286b0 <__assert_fail@plt+0x171fc>
   245e0:	cmp	r0, #0
   245e4:	str	r0, [sp, #48]	; 0x30
   245e8:	beq	249e4 <__assert_fail@plt+0x13530>
   245ec:	str	r4, [r0]
   245f0:	add	r3, sp, #40	; 0x28
   245f4:	mov	r0, r6
   245f8:	mov	r1, r5
   245fc:	mov	r2, r8
   24600:	str	r6, [sp, #24]
   24604:	bl	24a00 <__assert_fail@plt+0x1354c>
   24608:	cmp	r0, #0
   2460c:	bne	2499c <__assert_fail@plt+0x134e8>
   24610:	add	r0, r5, #16
   24614:	mov	r1, #0
   24618:	str	r5, [sp, #16]
   2461c:	str	r0, [sp, #20]
   24620:	cmp	r8, #1
   24624:	blt	249a4 <__assert_fail@plt+0x134f0>
   24628:	ldr	r0, [r5]
   2462c:	ldr	r7, [sp, #24]
   24630:	ldr	r2, [r0, r8, lsl #2]
   24634:	cmp	r2, #0
   24638:	mov	r2, #0
   2463c:	addeq	r2, r1, #1
   24640:	ldr	r1, [r7, #120]	; 0x78
   24644:	cmp	r2, r1
   24648:	bgt	249ac <__assert_fail@plt+0x134f8>
   2464c:	mov	r0, #0
   24650:	str	r8, [sp, #28]
   24654:	sub	r8, r8, #1
   24658:	str	r2, [sp, #12]
   2465c:	str	r0, [sp, #44]	; 0x2c
   24660:	ldr	r0, [r7, #100]	; 0x64
   24664:	ldr	r6, [r0, r8, lsl #2]
   24668:	cmp	r6, #0
   2466c:	beq	2497c <__assert_fail@plt+0x134c8>
   24670:	ldr	r0, [r6, #20]
   24674:	cmp	r0, #1
   24678:	blt	2497c <__assert_fail@plt+0x134c8>
   2467c:	ldr	r0, [r7, #84]	; 0x54
   24680:	mov	r9, #0
   24684:	str	r6, [sp, #32]
   24688:	str	r0, [sp, #36]	; 0x24
   2468c:	b	24740 <__assert_fail@plt+0x1328c>
   24690:	cmp	r2, r1
   24694:	bne	246c0 <__assert_fail@plt+0x1320c>
   24698:	lsl	r0, r2, #1
   2469c:	lsl	r1, r2, #3
   246a0:	str	r0, [sp, #40]	; 0x28
   246a4:	ldr	r0, [sp, #48]	; 0x30
   246a8:	bl	286e0 <__assert_fail@plt+0x1722c>
   246ac:	cmp	r0, #0
   246b0:	beq	249f8 <__assert_fail@plt+0x13544>
   246b4:	str	r0, [sp, #48]	; 0x30
   246b8:	ldr	r1, [sp, #44]	; 0x2c
   246bc:	b	246c4 <__assert_fail@plt+0x13210>
   246c0:	ldr	r0, [sp, #48]	; 0x30
   246c4:	ldr	r2, [r0]
   246c8:	cmp	r2, sl
   246cc:	ble	24708 <__assert_fail@plt+0x13254>
   246d0:	cmp	r1, #1
   246d4:	blt	24738 <__assert_fail@plt+0x13284>
   246d8:	add	r2, r0, r1, lsl #2
   246dc:	add	r1, r1, #1
   246e0:	mov	r3, r2
   246e4:	ldr	r7, [r3, #-4]!
   246e8:	sub	r1, r1, #1
   246ec:	cmp	r1, #1
   246f0:	str	r7, [r2]
   246f4:	mov	r2, r3
   246f8:	bgt	246e4 <__assert_fail@plt+0x13230>
   246fc:	ldr	r7, [sp, #24]
   24700:	sub	r1, r1, #1
   24704:	b	24738 <__assert_fail@plt+0x13284>
   24708:	add	r2, r0, r1, lsl #2
   2470c:	ldr	r3, [r2, #-4]
   24710:	cmp	r3, sl
   24714:	ble	24738 <__assert_fail@plt+0x13284>
   24718:	sub	r1, r1, #2
   2471c:	str	r3, [r2]
   24720:	sub	r1, r1, #1
   24724:	ldr	r3, [r2, #-8]
   24728:	sub	r2, r2, #4
   2472c:	cmp	r3, sl
   24730:	bgt	2471c <__assert_fail@plt+0x13268>
   24734:	add	r1, r1, #2
   24738:	str	sl, [r0, r1, lsl #2]
   2473c:	b	24938 <__assert_fail@plt+0x13484>
   24740:	ldr	r0, [r6, #24]
   24744:	ldr	sl, [r0, r9, lsl #2]
   24748:	ldr	r0, [sp, #36]	; 0x24
   2474c:	ldr	r0, [r0]
   24750:	add	r0, r0, sl, lsl #3
   24754:	ldrb	r0, [r0, #6]
   24758:	tst	r0, #16
   2475c:	bne	24800 <__assert_fail@plt+0x1334c>
   24760:	ldr	r0, [sp, #36]	; 0x24
   24764:	mov	r2, r8
   24768:	ldr	r0, [r0]
   2476c:	add	r1, r0, sl, lsl #3
   24770:	mov	r0, r7
   24774:	bl	232a4 <__assert_fail@plt+0x11df0>
   24778:	cmp	r0, #0
   2477c:	beq	2496c <__assert_fail@plt+0x134b8>
   24780:	ldr	r0, [r5]
   24784:	ldr	r1, [sp, #28]
   24788:	ldr	r0, [r0, r1, lsl #2]
   2478c:	cmp	r0, #0
   24790:	beq	2496c <__assert_fail@plt+0x134b8>
   24794:	ldr	r2, [r0, #8]
   24798:	cmp	r2, #1
   2479c:	blt	2496c <__assert_fail@plt+0x134b8>
   247a0:	ldr	r1, [sp, #36]	; 0x24
   247a4:	ldr	r0, [r0, #12]
   247a8:	subs	r3, r2, #1
   247ac:	mov	r2, #0
   247b0:	ldr	r1, [r1, #12]
   247b4:	ldr	r1, [r1, sl, lsl #2]
   247b8:	beq	247e0 <__assert_fail@plt+0x1332c>
   247bc:	mov	r5, #1
   247c0:	add	r7, r2, r3
   247c4:	lsr	r6, r7, #1
   247c8:	ldr	r4, [r0, r6, lsl #2]
   247cc:	cmp	r4, r1
   247d0:	movge	r3, r6
   247d4:	addlt	r2, r5, r7, lsr #1
   247d8:	cmp	r2, r3
   247dc:	bcc	247c0 <__assert_fail@plt+0x1330c>
   247e0:	ldr	r2, [r0, r2, lsl #2]
   247e4:	ldr	r5, [sp, #16]
   247e8:	ldr	r7, [sp, #24]
   247ec:	ldr	r6, [sp, #32]
   247f0:	mov	r0, #1
   247f4:	cmp	r2, r1
   247f8:	beq	248e0 <__assert_fail@plt+0x1342c>
   247fc:	b	2496c <__assert_fail@plt+0x134b8>
   24800:	ldr	r4, [r7, #84]	; 0x54
   24804:	mov	r6, r5
   24808:	ldr	r5, [r5, #12]
   2480c:	mov	r1, sl
   24810:	mov	r2, r7
   24814:	mov	r3, r8
   24818:	mov	r0, r4
   2481c:	bl	22fb0 <__assert_fail@plt+0x11afc>
   24820:	cmp	r0, #1
   24824:	blt	24848 <__assert_fail@plt+0x13394>
   24828:	add	r1, r0, r8
   2482c:	mov	r3, r8
   24830:	cmp	r1, r5
   24834:	ble	2485c <__assert_fail@plt+0x133a8>
   24838:	mov	r5, r6
   2483c:	ldr	r6, [sp, #32]
   24840:	mov	r8, r3
   24844:	b	248e0 <__assert_fail@plt+0x1342c>
   24848:	mov	r5, r6
   2484c:	ldr	r6, [sp, #32]
   24850:	cmp	r0, #0
   24854:	bne	248e0 <__assert_fail@plt+0x1342c>
   24858:	b	24760 <__assert_fail@plt+0x132ac>
   2485c:	ldr	r2, [r6]
   24860:	mov	r5, r6
   24864:	ldr	r6, [sp, #32]
   24868:	mov	r8, r3
   2486c:	ldr	r2, [r2, r1, lsl #2]
   24870:	cmp	r2, #0
   24874:	beq	24760 <__assert_fail@plt+0x132ac>
   24878:	ldr	r3, [r2, #8]
   2487c:	cmp	r3, #1
   24880:	blt	24760 <__assert_fail@plt+0x132ac>
   24884:	ldr	r1, [r4, #12]
   24888:	ldr	r2, [r2, #12]
   2488c:	subs	r4, r3, #1
   24890:	mov	r3, #0
   24894:	ldr	ip, [r1, sl, lsl #2]
   24898:	beq	248c0 <__assert_fail@plt+0x1340c>
   2489c:	mov	r5, #1
   248a0:	add	r6, r3, r4
   248a4:	lsr	r7, r6, #1
   248a8:	ldr	r1, [r2, r7, lsl #2]
   248ac:	cmp	r1, ip
   248b0:	movge	r4, r7
   248b4:	addlt	r3, r5, r6, lsr #1
   248b8:	cmp	r3, r4
   248bc:	bcc	248a0 <__assert_fail@plt+0x133ec>
   248c0:	ldr	r5, [sp, #16]
   248c4:	ldr	r7, [sp, #24]
   248c8:	ldr	r6, [sp, #32]
   248cc:	cmp	r0, #0
   248d0:	beq	24760 <__assert_fail@plt+0x132ac>
   248d4:	ldr	r1, [r2, r3, lsl #2]
   248d8:	cmp	r1, ip
   248dc:	bne	24760 <__assert_fail@plt+0x132ac>
   248e0:	ldr	r1, [r5, #20]
   248e4:	cmp	r1, #0
   248e8:	beq	24918 <__assert_fail@plt+0x13464>
   248ec:	ldr	r1, [sp, #36]	; 0x24
   248f0:	add	r3, r0, r8
   248f4:	mov	r0, r7
   248f8:	ldr	r1, [r1, #12]
   248fc:	ldr	r2, [r1, sl, lsl #2]
   24900:	ldr	r1, [sp, #20]
   24904:	str	sl, [sp]
   24908:	str	r8, [sp, #4]
   2490c:	bl	25b18 <__assert_fail@plt+0x14664>
   24910:	cmp	r0, #0
   24914:	bne	2496c <__assert_fail@plt+0x134b8>
   24918:	ldr	r2, [sp, #40]	; 0x28
   2491c:	cmp	r2, #0
   24920:	beq	24948 <__assert_fail@plt+0x13494>
   24924:	ldr	r1, [sp, #44]	; 0x2c
   24928:	cmp	r1, #0
   2492c:	bne	24690 <__assert_fail@plt+0x131dc>
   24930:	ldr	r0, [sp, #48]	; 0x30
   24934:	str	sl, [r0]
   24938:	ldr	r0, [sp, #44]	; 0x2c
   2493c:	add	r0, r0, #1
   24940:	str	r0, [sp, #44]	; 0x2c
   24944:	b	2496c <__assert_fail@plt+0x134b8>
   24948:	mov	r0, #1
   2494c:	str	r0, [sp, #44]	; 0x2c
   24950:	str	r0, [sp, #40]	; 0x28
   24954:	mov	r0, #4
   24958:	bl	286b0 <__assert_fail@plt+0x171fc>
   2495c:	cmp	r0, #0
   24960:	str	r0, [sp, #48]	; 0x30
   24964:	beq	249d0 <__assert_fail@plt+0x1351c>
   24968:	str	sl, [r0]
   2496c:	ldr	r0, [r6, #20]
   24970:	add	r9, r9, #1
   24974:	cmp	r9, r0
   24978:	blt	24740 <__assert_fail@plt+0x1328c>
   2497c:	mov	r0, r7
   24980:	mov	r1, r5
   24984:	mov	r2, r8
   24988:	add	r3, sp, #40	; 0x28
   2498c:	bl	24a00 <__assert_fail@plt+0x1354c>
   24990:	ldr	r1, [sp, #12]
   24994:	cmp	r0, #0
   24998:	beq	24620 <__assert_fail@plt+0x1316c>
   2499c:	mov	r7, r0
   249a0:	b	249bc <__assert_fail@plt+0x13508>
   249a4:	mov	r7, #0
   249a8:	b	249bc <__assert_fail@plt+0x13508>
   249ac:	lsl	r2, r8, #2
   249b0:	mov	r1, #0
   249b4:	mov	r7, #0
   249b8:	bl	113d0 <memset@plt>
   249bc:	ldr	r0, [sp, #48]	; 0x30
   249c0:	bl	28878 <__assert_fail@plt+0x173c4>
   249c4:	mov	r0, r7
   249c8:	sub	sp, fp, #28
   249cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249d0:	mov	r0, #0
   249d4:	mov	r7, #12
   249d8:	str	r0, [sp, #40]	; 0x28
   249dc:	str	r0, [sp, #44]	; 0x2c
   249e0:	b	249bc <__assert_fail@plt+0x13508>
   249e4:	mov	r0, #0
   249e8:	mov	r7, #12
   249ec:	str	r0, [sp, #40]	; 0x28
   249f0:	str	r0, [sp, #44]	; 0x2c
   249f4:	b	249c4 <__assert_fail@plt+0x13510>
   249f8:	mov	r7, #12
   249fc:	b	249bc <__assert_fail@plt+0x13508>
   24a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a04:	add	fp, sp, #28
   24a08:	sub	sp, sp, #132	; 0x84
   24a0c:	mov	r9, r0
   24a10:	ldr	r8, [r0, #84]	; 0x54
   24a14:	mov	r0, #0
   24a18:	mov	sl, r1
   24a1c:	mov	r5, r2
   24a20:	str	r0, [fp, #-76]	; 0xffffffb4
   24a24:	str	r5, [sp, #68]	; 0x44
   24a28:	ldr	r1, [r9, #100]	; 0x64
   24a2c:	ldr	r2, [r1, r2, lsl #2]
   24a30:	cmp	r2, #0
   24a34:	mov	r1, r2
   24a38:	addne	r1, r1, #4
   24a3c:	str	r1, [sp, #80]	; 0x50
   24a40:	ldr	r1, [r3, #4]
   24a44:	cmp	r1, #0
   24a48:	beq	24e50 <__assert_fail@plt+0x1399c>
   24a4c:	mov	lr, r3
   24a50:	cmp	r2, #0
   24a54:	str	r2, [sp, #48]	; 0x30
   24a58:	beq	24e1c <__assert_fail@plt+0x13968>
   24a5c:	mov	r0, #0
   24a60:	mov	r1, r8
   24a64:	mov	r2, lr
   24a68:	str	r8, [sp, #76]	; 0x4c
   24a6c:	str	lr, [sp, #56]	; 0x38
   24a70:	str	r0, [fp, #-72]	; 0xffffffb8
   24a74:	sub	r0, fp, #72	; 0x48
   24a78:	bl	22d20 <__assert_fail@plt+0x1186c>
   24a7c:	ldr	r8, [fp, #-72]	; 0xffffffb8
   24a80:	cmp	r8, #0
   24a84:	bne	25524 <__assert_fail@plt+0x14070>
   24a88:	mov	r5, r0
   24a8c:	mov	r4, r0
   24a90:	ldr	r2, [sp, #56]	; 0x38
   24a94:	ldr	r0, [r5, #28]!
   24a98:	cmp	r0, #0
   24a9c:	bne	24b30 <__assert_fail@plt+0x1367c>
   24aa0:	ldr	r0, [r2, #4]
   24aa4:	mov	r6, #0
   24aa8:	mov	r7, r2
   24aac:	str	r0, [r4, #28]
   24ab0:	lsl	r0, r0, #2
   24ab4:	str	r6, [r4, #32]
   24ab8:	bl	286b0 <__assert_fail@plt+0x171fc>
   24abc:	cmp	r0, #0
   24ac0:	mov	r8, #12
   24ac4:	str	r0, [r4, #36]	; 0x24
   24ac8:	movweq	r6, #12
   24acc:	str	r6, [fp, #-72]	; 0xffffffb8
   24ad0:	beq	25524 <__assert_fail@plt+0x14070>
   24ad4:	ldr	r0, [r7, #4]
   24ad8:	mov	r2, r7
   24adc:	cmp	r0, #1
   24ae0:	blt	24b30 <__assert_fail@plt+0x1367c>
   24ae4:	mov	r4, #0
   24ae8:	ldr	r0, [r2, #8]
   24aec:	ldr	r1, [sp, #76]	; 0x4c
   24af0:	mov	r6, r2
   24af4:	ldr	r0, [r0, r4, lsl #2]
   24af8:	ldr	r1, [r1, #28]
   24afc:	add	r0, r0, r0, lsl #1
   24b00:	add	r1, r1, r0, lsl #2
   24b04:	mov	r0, r5
   24b08:	bl	1f590 <__assert_fail@plt+0xe0dc>
   24b0c:	cmp	r0, #0
   24b10:	bne	25520 <__assert_fail@plt+0x1406c>
   24b14:	ldr	r0, [r6, #4]
   24b18:	add	r4, r4, #1
   24b1c:	mov	r2, r6
   24b20:	cmp	r4, r0
   24b24:	blt	24ae8 <__assert_fail@plt+0x13634>
   24b28:	mov	r0, #0
   24b2c:	str	r0, [fp, #-72]	; 0xffffffb8
   24b30:	ldr	r1, [sp, #80]	; 0x50
   24b34:	mov	r0, r2
   24b38:	mov	r2, r5
   24b3c:	bl	25584 <__assert_fail@plt+0x140d0>
   24b40:	cmp	r0, #0
   24b44:	str	r0, [fp, #-76]	; 0xffffffb4
   24b48:	bne	25558 <__assert_fail@plt+0x140a4>
   24b4c:	ldr	r0, [sl, #20]
   24b50:	ldr	r5, [sp, #68]	; 0x44
   24b54:	ldr	lr, [sp, #56]	; 0x38
   24b58:	ldr	r8, [sp, #76]	; 0x4c
   24b5c:	cmp	r0, #0
   24b60:	beq	24e1c <__assert_fail@plt+0x13968>
   24b64:	ldr	r3, [sp, #80]	; 0x50
   24b68:	cmp	r0, #1
   24b6c:	str	r9, [sp, #52]	; 0x34
   24b70:	blt	24e10 <__assert_fail@plt+0x1395c>
   24b74:	ldr	r0, [sp, #52]	; 0x34
   24b78:	mov	r1, #0
   24b7c:	str	sl, [sp, #60]	; 0x3c
   24b80:	ldr	r0, [r0, #116]	; 0x74
   24b84:	str	r0, [sp, #64]	; 0x40
   24b88:	ldr	r0, [sl, #24]
   24b8c:	str	r1, [sp, #72]	; 0x48
   24b90:	ldr	r0, [r0, r1, lsl #2]
   24b94:	ldr	r1, [sp, #64]	; 0x40
   24b98:	add	r0, r0, r0, lsl #1
   24b9c:	add	r1, r1, r0, lsl #3
   24ba0:	ldr	r2, [r1, #8]
   24ba4:	cmp	r2, r5
   24ba8:	bge	24df8 <__assert_fail@plt+0x13944>
   24bac:	ldr	r1, [r1, #4]
   24bb0:	cmp	r1, r5
   24bb4:	blt	24df8 <__assert_fail@plt+0x13944>
   24bb8:	ldr	r1, [sp, #64]	; 0x40
   24bbc:	ldr	r2, [r8]
   24bc0:	ldr	r0, [r1, r0, lsl #3]!
   24bc4:	ldr	r1, [r1, #12]
   24bc8:	ldr	sl, [r2, r0, lsl #3]
   24bcc:	ldr	r0, [lr, #4]
   24bd0:	cmp	r1, r5
   24bd4:	bne	24d80 <__assert_fail@plt+0x138cc>
   24bd8:	cmp	r0, #1
   24bdc:	blt	24df8 <__assert_fail@plt+0x13944>
   24be0:	ldr	r3, [lr, #8]
   24be4:	mvn	r9, #0
   24be8:	mvn	r1, #0
   24bec:	ldr	r6, [r3]
   24bf0:	add	r7, r2, r6, lsl #3
   24bf4:	ldrb	r7, [r7, #4]
   24bf8:	cmp	r7, #9
   24bfc:	beq	24c18 <__assert_fail@plt+0x13764>
   24c00:	cmp	r7, #8
   24c04:	bne	24c24 <__assert_fail@plt+0x13770>
   24c08:	ldr	r7, [r2, r6, lsl #3]
   24c0c:	cmp	sl, r7
   24c10:	moveq	r1, r6
   24c14:	b	24c24 <__assert_fail@plt+0x13770>
   24c18:	ldr	r7, [r2, r6, lsl #3]
   24c1c:	cmp	sl, r7
   24c20:	moveq	r9, r6
   24c24:	add	r3, r3, #4
   24c28:	subs	r0, r0, #1
   24c2c:	bne	24bec <__assert_fail@plt+0x13738>
   24c30:	cmp	r1, #0
   24c34:	blt	24c54 <__assert_fail@plt+0x137a0>
   24c38:	ldr	r0, [sp, #76]	; 0x4c
   24c3c:	ldr	r3, [sp, #80]	; 0x50
   24c40:	mov	r2, lr
   24c44:	bl	257a0 <__assert_fail@plt+0x142ec>
   24c48:	ldr	lr, [sp, #56]	; 0x38
   24c4c:	cmp	r0, #0
   24c50:	bne	2550c <__assert_fail@plt+0x14058>
   24c54:	cmp	r9, #0
   24c58:	ldr	r3, [sp, #80]	; 0x50
   24c5c:	ldr	r8, [sp, #76]	; 0x4c
   24c60:	ldrge	ip, [lr, #4]
   24c64:	cmpge	ip, #1
   24c68:	blt	24df8 <__assert_fail@plt+0x13944>
   24c6c:	mov	sl, #0
   24c70:	ldr	r0, [lr, #8]
   24c74:	ldr	r1, [r0, sl, lsl #2]
   24c78:	ldr	r0, [r8, #28]
   24c7c:	add	lr, r1, r1, lsl #1
   24c80:	add	r2, r0, lr, lsl #2
   24c84:	ldr	r0, [r2, #4]
   24c88:	cmp	r0, #1
   24c8c:	blt	24ce8 <__assert_fail@plt+0x13834>
   24c90:	ldr	r4, [r2, #8]
   24c94:	mov	r3, ip
   24c98:	mov	r7, #0
   24c9c:	subs	r0, r0, #1
   24ca0:	beq	24cc8 <__assert_fail@plt+0x13814>
   24ca4:	add	r6, r7, r0
   24ca8:	mov	ip, #1
   24cac:	lsr	r5, r6, #1
   24cb0:	ldr	r2, [r4, r5, lsl #2]
   24cb4:	cmp	r2, r9
   24cb8:	movge	r0, r5
   24cbc:	addlt	r7, ip, r6, lsr #1
   24cc0:	cmp	r7, r0
   24cc4:	bcc	24ca4 <__assert_fail@plt+0x137f0>
   24cc8:	ldr	r0, [r4, r7, lsl #2]
   24ccc:	mov	ip, r3
   24cd0:	ldr	r5, [sp, #68]	; 0x44
   24cd4:	ldr	r3, [sp, #80]	; 0x50
   24cd8:	cmp	r0, r9
   24cdc:	bne	24ce8 <__assert_fail@plt+0x13834>
   24ce0:	ldr	lr, [sp, #56]	; 0x38
   24ce4:	b	24d70 <__assert_fail@plt+0x138bc>
   24ce8:	ldr	r0, [r8, #24]
   24cec:	add	r2, r0, lr, lsl #2
   24cf0:	ldr	lr, [sp, #56]	; 0x38
   24cf4:	ldr	r0, [r2, #4]
   24cf8:	cmp	r0, #1
   24cfc:	blt	24d44 <__assert_fail@plt+0x13890>
   24d00:	ldr	r2, [r2, #8]
   24d04:	mov	r4, #0
   24d08:	subs	r0, r0, #1
   24d0c:	beq	24d34 <__assert_fail@plt+0x13880>
   24d10:	add	r7, r4, r0
   24d14:	lsr	r6, r7, #1
   24d18:	ldr	r5, [r2, r6, lsl #2]
   24d1c:	cmp	r5, r9
   24d20:	movge	r0, r6
   24d24:	mov	r6, #1
   24d28:	addlt	r4, r6, r7, lsr #1
   24d2c:	cmp	r4, r0
   24d30:	bcc	24d10 <__assert_fail@plt+0x1385c>
   24d34:	ldr	r0, [r2, r4, lsl #2]
   24d38:	ldr	r5, [sp, #68]	; 0x44
   24d3c:	cmp	r0, r9
   24d40:	beq	24d70 <__assert_fail@plt+0x138bc>
   24d44:	mov	r0, r8
   24d48:	mov	r2, lr
   24d4c:	mov	r4, lr
   24d50:	bl	257a0 <__assert_fail@plt+0x142ec>
   24d54:	cmp	r0, #0
   24d58:	bne	2550c <__assert_fail@plt+0x14058>
   24d5c:	ldr	ip, [r4, #4]
   24d60:	ldr	r3, [sp, #80]	; 0x50
   24d64:	ldr	r8, [sp, #76]	; 0x4c
   24d68:	sub	sl, sl, #1
   24d6c:	mov	lr, r4
   24d70:	add	sl, sl, #1
   24d74:	cmp	sl, ip
   24d78:	blt	24c70 <__assert_fail@plt+0x137bc>
   24d7c:	b	24df8 <__assert_fail@plt+0x13944>
   24d80:	cmp	r0, #1
   24d84:	blt	24df8 <__assert_fail@plt+0x13944>
   24d88:	mov	r4, #0
   24d8c:	b	24d94 <__assert_fail@plt+0x138e0>
   24d90:	ldr	r2, [r8]
   24d94:	ldr	r1, [lr, #8]
   24d98:	ldr	r1, [r1, r4, lsl #2]
   24d9c:	add	r7, r2, r1, lsl #3
   24da0:	ldr	r7, [r7, #4]
   24da4:	and	r7, r7, #254	; 0xfe
   24da8:	orr	r7, r7, #1
   24dac:	cmp	r7, #9
   24db0:	ldreq	r2, [r2, r1, lsl #3]
   24db4:	cmpeq	sl, r2
   24db8:	beq	24dcc <__assert_fail@plt+0x13918>
   24dbc:	add	r4, r4, #1
   24dc0:	cmp	r4, r0
   24dc4:	blt	24d90 <__assert_fail@plt+0x138dc>
   24dc8:	b	24df8 <__assert_fail@plt+0x13944>
   24dcc:	mov	r0, r8
   24dd0:	mov	r2, lr
   24dd4:	mov	r6, lr
   24dd8:	bl	257a0 <__assert_fail@plt+0x142ec>
   24ddc:	cmp	r0, #0
   24de0:	bne	2550c <__assert_fail@plt+0x14058>
   24de4:	ldr	r0, [r6, #4]
   24de8:	ldr	r3, [sp, #80]	; 0x50
   24dec:	ldr	r8, [sp, #76]	; 0x4c
   24df0:	mov	lr, r6
   24df4:	b	24dbc <__assert_fail@plt+0x13908>
   24df8:	ldr	sl, [sp, #60]	; 0x3c
   24dfc:	ldr	r1, [sp, #72]	; 0x48
   24e00:	ldr	r0, [sl, #20]
   24e04:	add	r1, r1, #1
   24e08:	cmp	r1, r0
   24e0c:	blt	24b88 <__assert_fail@plt+0x136d4>
   24e10:	ldr	r9, [sp, #52]	; 0x34
   24e14:	mov	r0, #0
   24e18:	str	r0, [fp, #-76]	; 0xffffffb4
   24e1c:	sub	r0, fp, #76	; 0x4c
   24e20:	mov	r1, r8
   24e24:	mov	r2, lr
   24e28:	bl	22d20 <__assert_fail@plt+0x1186c>
   24e2c:	ldr	r1, [sl]
   24e30:	ldr	r2, [sp, #48]	; 0x30
   24e34:	str	r0, [r1, r5, lsl #2]
   24e38:	ldr	r8, [fp, #-76]	; 0xffffffb4
   24e3c:	cmp	r8, #0
   24e40:	bne	25500 <__assert_fail@plt+0x1404c>
   24e44:	cmp	r2, #0
   24e48:	bne	24e60 <__assert_fail@plt+0x139ac>
   24e4c:	b	254fc <__assert_fail@plt+0x14048>
   24e50:	ldr	r1, [sl]
   24e54:	str	r0, [r1, r5, lsl #2]
   24e58:	cmp	r2, #0
   24e5c:	beq	254fc <__assert_fail@plt+0x14048>
   24e60:	ldr	r0, [r9, #100]	; 0x64
   24e64:	ldr	r0, [r0, r5, lsl #2]
   24e68:	ldrb	r0, [r0, #52]	; 0x34
   24e6c:	tst	r0, #64	; 0x40
   24e70:	beq	254fc <__assert_fail@plt+0x14048>
   24e74:	ldr	r0, [r9, #84]	; 0x54
   24e78:	str	r0, [sp, #56]	; 0x38
   24e7c:	ldr	r0, [r9, #108]	; 0x6c
   24e80:	cmp	r0, #1
   24e84:	blt	254e4 <__assert_fail@plt+0x14030>
   24e88:	ldr	r1, [r9, #116]	; 0x74
   24e8c:	ldr	r8, [sp, #80]	; 0x50
   24e90:	mov	lr, #0
   24e94:	mov	r2, #1
   24e98:	mov	r3, r0
   24e9c:	add	r7, r3, lr
   24ea0:	add	r7, r7, r7, lsr #31
   24ea4:	asr	r6, r7, #1
   24ea8:	add	r4, r6, r6, lsl #1
   24eac:	add	r4, r1, r4, lsl #3
   24eb0:	ldr	r4, [r4, #4]
   24eb4:	cmp	r4, r5
   24eb8:	addlt	lr, r2, r7, asr #1
   24ebc:	movge	r3, r6
   24ec0:	cmp	lr, r3
   24ec4:	blt	24e9c <__assert_fail@plt+0x139e8>
   24ec8:	cmp	lr, r0
   24ecc:	bge	254f4 <__assert_fail@plt+0x14040>
   24ed0:	cmn	lr, #1
   24ed4:	beq	254f4 <__assert_fail@plt+0x14040>
   24ed8:	ldr	r0, [r9, #116]	; 0x74
   24edc:	add	r1, lr, lr, lsl #1
   24ee0:	str	r1, [sp, #28]
   24ee4:	add	r0, r0, r1, lsl #3
   24ee8:	ldr	r0, [r0, #4]
   24eec:	cmp	r0, r5
   24ef0:	bne	254f4 <__assert_fail@plt+0x14040>
   24ef4:	mov	r1, #0
   24ef8:	ldr	r7, [sp, #56]	; 0x38
   24efc:	str	r1, [fp, #-72]	; 0xffffffb8
   24f00:	ldr	r0, [r8, #4]
   24f04:	cmp	r0, #0
   24f08:	ble	25518 <__assert_fail@plt+0x14064>
   24f0c:	sub	r0, fp, #72	; 0x48
   24f10:	mov	r2, #0
   24f14:	str	sl, [sp, #60]	; 0x3c
   24f18:	str	r9, [sp, #52]	; 0x34
   24f1c:	str	lr, [sp, #48]	; 0x30
   24f20:	add	r0, r0, #16
   24f24:	str	r0, [sp, #12]
   24f28:	add	r0, sl, #16
   24f2c:	str	r0, [sp, #36]	; 0x24
   24f30:	mov	r0, #0
   24f34:	str	r0, [sp, #64]	; 0x40
   24f38:	ldr	r0, [r8, #8]
   24f3c:	ldr	r1, [sl, #8]
   24f40:	str	r4, [sp, #76]	; 0x4c
   24f44:	str	r2, [sp, #44]	; 0x2c
   24f48:	ldr	r3, [r0, r2, lsl #2]
   24f4c:	ldr	r0, [r7]
   24f50:	add	r0, r0, r3, lsl #3
   24f54:	cmp	r3, r1
   24f58:	str	r3, [sp, #72]	; 0x48
   24f5c:	ldrb	r0, [r0, #4]
   24f60:	bne	24f7c <__assert_fail@plt+0x13ac8>
   24f64:	cmp	r0, #4
   24f68:	bne	254c0 <__assert_fail@plt+0x1400c>
   24f6c:	ldr	r0, [sl, #12]
   24f70:	cmp	r0, r5
   24f74:	bne	24f84 <__assert_fail@plt+0x13ad0>
   24f78:	b	254c0 <__assert_fail@plt+0x1400c>
   24f7c:	cmp	r0, #4
   24f80:	bne	254c0 <__assert_fail@plt+0x1400c>
   24f84:	ldr	r0, [r9, #116]	; 0x74
   24f88:	ldr	r1, [sp, #28]
   24f8c:	ldr	r4, [sp, #72]	; 0x48
   24f90:	mov	r9, lr
   24f94:	add	r6, r0, r1, lsl #3
   24f98:	b	253d0 <__assert_fail@plt+0x13f1c>
   24f9c:	ldr	r5, [sp, #68]	; 0x44
   24fa0:	ldr	r7, [sp, #56]	; 0x38
   24fa4:	ldr	r4, [sp, #72]	; 0x48
   24fa8:	mov	r0, r6
   24fac:	b	254ac <__assert_fail@plt+0x13ff8>
   24fb0:	ldr	r0, [sp, #64]	; 0x40
   24fb4:	cmp	r0, #0
   24fb8:	beq	24ffc <__assert_fail@plt+0x13b48>
   24fbc:	ldr	r0, [sp, #20]
   24fc0:	str	r5, [fp, #-60]	; 0xffffffc4
   24fc4:	str	r4, [fp, #-64]	; 0xffffffc0
   24fc8:	cmp	r0, #0
   24fcc:	beq	25100 <__assert_fail@plt+0x13c4c>
   24fd0:	ldr	r6, [sp, #40]	; 0x28
   24fd4:	cmp	r6, #0
   24fd8:	bne	253b8 <__assert_fail@plt+0x13f04>
   24fdc:	ldr	r4, [sp, #76]	; 0x4c
   24fe0:	mov	r0, #1
   24fe4:	mov	r1, #1
   24fe8:	str	r0, [sp, #40]	; 0x28
   24fec:	str	r9, [r4]
   24ff0:	str	r1, [fp, #-52]	; 0xffffffcc
   24ff4:	str	r4, [sp, #24]
   24ff8:	b	2518c <__assert_fail@plt+0x13cd8>
   24ffc:	add	r0, sl, #12
   25000:	mov	r3, #20
   25004:	sub	r2, fp, #72	; 0x48
   25008:	vld1.32	{d16-d17}, [r0]
   2500c:	mov	r0, sl
   25010:	add	r1, r2, #12
   25014:	vld1.32	{d18-d19}, [r0], r3
   25018:	vst1.32	{d16-d17}, [r1]
   2501c:	mov	r1, r2
   25020:	vst1.64	{d18-d19}, [r1], r3
   25024:	ldr	r6, [r0]
   25028:	mov	r0, #0
   2502c:	cmp	r6, #1
   25030:	str	r6, [r1]
   25034:	blt	250e8 <__assert_fail@plt+0x13c34>
   25038:	lsl	r0, r6, #2
   2503c:	str	r6, [fp, #-56]	; 0xffffffc8
   25040:	bl	286b0 <__assert_fail@plt+0x171fc>
   25044:	cmp	r0, #0
   25048:	str	r0, [fp, #-48]	; 0xffffffd0
   2504c:	beq	25568 <__assert_fail@plt+0x140b4>
   25050:	mov	r8, r0
   25054:	ldr	r0, [sl, #20]
   25058:	ldr	r1, [sl, #24]
   2505c:	lsl	r2, r0, #2
   25060:	mov	r0, r8
   25064:	bl	1125c <memcpy@plt>
   25068:	str	r4, [fp, #-64]	; 0xffffffc0
   2506c:	str	r5, [fp, #-60]	; 0xffffffc4
   25070:	mov	r4, r8
   25074:	lsl	r0, r6, #1
   25078:	lsl	r1, r6, #3
   2507c:	str	r0, [sp, #20]
   25080:	str	r0, [fp, #-56]	; 0xffffffc8
   25084:	mov	r0, r8
   25088:	bl	286e0 <__assert_fail@plt+0x1722c>
   2508c:	cmp	r0, #0
   25090:	beq	2557c <__assert_fail@plt+0x140c8>
   25094:	mov	r4, r0
   25098:	mov	r8, r0
   2509c:	str	r0, [fp, #-48]	; 0xffffffd0
   250a0:	str	r0, [sp, #16]
   250a4:	ldr	r0, [r4]
   250a8:	cmp	r0, r9
   250ac:	ble	25144 <__assert_fail@plt+0x13c90>
   250b0:	cmp	r6, #1
   250b4:	mov	r2, r6
   250b8:	blt	25178 <__assert_fail@plt+0x13cc4>
   250bc:	add	r1, r4, r6, lsl #2
   250c0:	add	r0, r6, #1
   250c4:	mov	r2, r1
   250c8:	ldr	r3, [r2, #-4]!
   250cc:	sub	r0, r0, #1
   250d0:	cmp	r0, #1
   250d4:	str	r3, [r1]
   250d8:	mov	r1, r2
   250dc:	bgt	250c8 <__assert_fail@plt+0x13c14>
   250e0:	sub	r2, r0, #1
   250e4:	b	25178 <__assert_fail@plt+0x13cc4>
   250e8:	ldr	r1, [sp, #12]
   250ec:	str	r0, [r1]
   250f0:	str	r0, [r1, #4]
   250f4:	str	r0, [r1, #8]
   250f8:	str	r5, [fp, #-60]	; 0xffffffc4
   250fc:	str	r4, [fp, #-64]	; 0xffffffc0
   25100:	mov	r0, #1
   25104:	str	r0, [fp, #-52]	; 0xffffffcc
   25108:	str	r0, [fp, #-56]	; 0xffffffc8
   2510c:	mov	r0, #4
   25110:	bl	286b0 <__assert_fail@plt+0x171fc>
   25114:	cmp	r0, #0
   25118:	str	r0, [fp, #-48]	; 0xffffffd0
   2511c:	beq	25568 <__assert_fail@plt+0x140b4>
   25120:	mov	r4, r0
   25124:	str	r9, [r0]
   25128:	mov	r0, #1
   2512c:	str	r0, [sp, #40]	; 0x28
   25130:	mov	r0, #1
   25134:	str	r4, [sp, #16]
   25138:	str	r4, [sp, #24]
   2513c:	str	r0, [sp, #20]
   25140:	b	2518c <__assert_fail@plt+0x13cd8>
   25144:	add	r0, r4, r6, lsl #2
   25148:	mov	r2, r6
   2514c:	ldr	r1, [r0, #-4]
   25150:	cmp	r1, r9
   25154:	ble	25178 <__assert_fail@plt+0x13cc4>
   25158:	sub	r2, r6, #2
   2515c:	str	r1, [r0]
   25160:	sub	r2, r2, #1
   25164:	ldr	r1, [r0, #-8]
   25168:	sub	r0, r0, #4
   2516c:	cmp	r1, r9
   25170:	bgt	2515c <__assert_fail@plt+0x13ca8>
   25174:	add	r2, r2, #2
   25178:	add	r6, r6, #1
   2517c:	str	r9, [r4, r2, lsl #2]
   25180:	str	r8, [sp, #24]
   25184:	str	r6, [sp, #40]	; 0x28
   25188:	str	r6, [fp, #-52]	; 0xffffffcc
   2518c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   25190:	sub	r1, fp, #72	; 0x48
   25194:	str	r0, [sp, #64]	; 0x40
   25198:	ldr	r0, [r0, r5, lsl #2]
   2519c:	str	r0, [sp, #32]
   251a0:	ldr	r0, [sp, #52]	; 0x34
   251a4:	bl	245b0 <__assert_fail@plt+0x130fc>
   251a8:	cmp	r0, #0
   251ac:	bne	25560 <__assert_fail@plt+0x140ac>
   251b0:	ldr	r6, [sl, #4]
   251b4:	str	r4, [sp, #76]	; 0x4c
   251b8:	ldr	lr, [sp, #48]	; 0x30
   251bc:	ldr	r4, [sp, #72]	; 0x48
   251c0:	ldr	r2, [sp, #64]	; 0x40
   251c4:	cmp	r6, #0
   251c8:	beq	25260 <__assert_fail@plt+0x13dac>
   251cc:	cmp	r5, #0
   251d0:	blt	2525c <__assert_fail@plt+0x13da8>
   251d4:	mov	r0, #0
   251d8:	mov	sl, r0
   251dc:	ldr	r0, [r2, r0, lsl #2]
   251e0:	ldr	r1, [r6, sl, lsl #2]
   251e4:	cmp	r1, #0
   251e8:	beq	2524c <__assert_fail@plt+0x13d98>
   251ec:	cmp	r0, #0
   251f0:	beq	25250 <__assert_fail@plt+0x13d9c>
   251f4:	sub	r4, fp, #44	; 0x2c
   251f8:	add	r2, r0, #4
   251fc:	add	r1, r1, #4
   25200:	mov	r0, r4
   25204:	bl	21734 <__assert_fail@plt+0x10280>
   25208:	cmp	r0, #0
   2520c:	str	r0, [fp, #-32]	; 0xffffffe0
   25210:	bne	2552c <__assert_fail@plt+0x14078>
   25214:	sub	r0, fp, #32
   25218:	mov	r1, r7
   2521c:	mov	r2, r4
   25220:	bl	22d20 <__assert_fail@plt+0x1186c>
   25224:	str	r0, [r6, sl, lsl #2]
   25228:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2522c:	bl	28878 <__assert_fail@plt+0x173c4>
   25230:	ldr	r8, [fp, #-32]	; 0xffffffe0
   25234:	ldr	lr, [sp, #48]	; 0x30
   25238:	ldr	r4, [sp, #72]	; 0x48
   2523c:	ldr	r2, [sp, #64]	; 0x40
   25240:	cmp	r8, #0
   25244:	beq	25250 <__assert_fail@plt+0x13d9c>
   25248:	b	25530 <__assert_fail@plt+0x1407c>
   2524c:	str	r0, [r6, sl, lsl #2]
   25250:	add	r0, sl, #1
   25254:	cmp	sl, r5
   25258:	blt	251d8 <__assert_fail@plt+0x13d24>
   2525c:	ldr	sl, [sp, #60]	; 0x3c
   25260:	ldr	r0, [sp, #32]
   25264:	str	r0, [r2, r5, lsl #2]
   25268:	ldr	r0, [sp, #40]	; 0x28
   2526c:	cmp	r0, #1
   25270:	blt	252b8 <__assert_fail@plt+0x13e04>
   25274:	ldr	r8, [sp, #80]	; 0x50
   25278:	subs	r0, r0, #1
   2527c:	mov	r4, #1
   25280:	mov	r1, #0
   25284:	beq	252c0 <__assert_fail@plt+0x13e0c>
   25288:	mov	r2, r0
   2528c:	ldr	r6, [sp, #76]	; 0x4c
   25290:	add	r3, r1, r2
   25294:	lsr	r7, r3, #1
   25298:	ldr	r6, [r6, r7, lsl #2]
   2529c:	cmp	r6, r9
   252a0:	ldr	r6, [sp, #76]	; 0x4c
   252a4:	movge	r2, r7
   252a8:	addlt	r1, r4, r3, lsr #1
   252ac:	cmp	r1, r2
   252b0:	bcc	2528c <__assert_fail@plt+0x13dd8>
   252b4:	b	252c4 <__assert_fail@plt+0x13e10>
   252b8:	ldr	r8, [sp, #80]	; 0x50
   252bc:	b	253a4 <__assert_fail@plt+0x13ef0>
   252c0:	ldr	r6, [sp, #76]	; 0x4c
   252c4:	ldr	r2, [r6, r1, lsl #2]
   252c8:	cmp	r2, r9
   252cc:	mov	r2, r1
   252d0:	mvnne	r2, #0
   252d4:	cmp	r2, #0
   252d8:	blt	25318 <__assert_fail@plt+0x13e64>
   252dc:	ldr	r3, [sp, #40]	; 0x28
   252e0:	ldr	r7, [sp, #56]	; 0x38
   252e4:	ldr	r4, [sp, #72]	; 0x48
   252e8:	cmp	r3, r2
   252ec:	ble	2532c <__assert_fail@plt+0x13e78>
   252f0:	cmp	r0, r2
   252f4:	str	r0, [fp, #-52]	; 0xffffffcc
   252f8:	ble	25338 <__assert_fail@plt+0x13e84>
   252fc:	ldr	r3, [sp, #40]	; 0x28
   25300:	mvn	r2, r1
   25304:	add	r3, r3, r2
   25308:	cmp	r3, #4
   2530c:	bcs	25344 <__assert_fail@plt+0x13e90>
   25310:	mov	r2, r1
   25314:	b	25384 <__assert_fail@plt+0x13ed0>
   25318:	ldr	r0, [sp, #16]
   2531c:	ldr	r7, [sp, #56]	; 0x38
   25320:	ldr	r4, [sp, #72]	; 0x48
   25324:	str	r0, [sp, #24]
   25328:	b	253a4 <__assert_fail@plt+0x13ef0>
   2532c:	ldr	r0, [sp, #16]
   25330:	str	r0, [sp, #24]
   25334:	b	253a4 <__assert_fail@plt+0x13ef0>
   25338:	ldr	r1, [sp, #16]
   2533c:	str	r1, [sp, #24]
   25340:	b	253a0 <__assert_fail@plt+0x13eec>
   25344:	mov	r7, r6
   25348:	bic	r6, r3, #3
   2534c:	add	r2, r1, r6
   25350:	add	r1, r7, r1, lsl #2
   25354:	mov	r7, r6
   25358:	add	r1, r1, #4
   2535c:	sub	r5, r1, #4
   25360:	vld1.32	{d16-d17}, [r1]!
   25364:	subs	r7, r7, #4
   25368:	vst1.32	{d16-d17}, [r5]
   2536c:	bne	2535c <__assert_fail@plt+0x13ea8>
   25370:	cmp	r3, r6
   25374:	ldr	r5, [sp, #68]	; 0x44
   25378:	ldr	r7, [sp, #56]	; 0x38
   2537c:	ldr	r6, [sp, #76]	; 0x4c
   25380:	beq	2539c <__assert_fail@plt+0x13ee8>
   25384:	add	r1, r6, r2, lsl #2
   25388:	ldr	r1, [r1, #4]
   2538c:	str	r1, [r6, r2, lsl #2]
   25390:	add	r2, r2, #1
   25394:	cmp	r0, r2
   25398:	bne	25384 <__assert_fail@plt+0x13ed0>
   2539c:	str	r6, [sp, #24]
   253a0:	str	r0, [sp, #40]	; 0x28
   253a4:	ldr	r0, [sp, #52]	; 0x34
   253a8:	add	r1, r9, r9, lsl #1
   253ac:	ldr	r0, [r0, #116]	; 0x74
   253b0:	add	r0, r0, r1, lsl #3
   253b4:	b	254ac <__assert_fail@plt+0x13ff8>
   253b8:	ldr	r0, [sp, #20]
   253bc:	ldr	r4, [sp, #76]	; 0x4c
   253c0:	ldr	r8, [sp, #24]
   253c4:	cmp	r0, r6
   253c8:	beq	25074 <__assert_fail@plt+0x13bc0>
   253cc:	b	250a4 <__assert_fail@plt+0x13bf0>
   253d0:	ldr	r0, [r6]
   253d4:	cmp	r0, r4
   253d8:	bne	254a8 <__assert_fail@plt+0x13ff4>
   253dc:	ldr	r0, [r6, #8]
   253e0:	ldr	r1, [r6, #12]
   253e4:	subs	r0, r1, r0
   253e8:	add	ip, r0, r5
   253ec:	beq	253fc <__assert_fail@plt+0x13f48>
   253f0:	ldr	r1, [r7, #12]
   253f4:	add	r1, r1, r4, lsl #2
   253f8:	b	2540c <__assert_fail@plt+0x13f58>
   253fc:	ldr	r1, [r7, #20]
   25400:	add	r2, r4, r4, lsl #1
   25404:	add	r1, r1, r2, lsl #2
   25408:	ldr	r1, [r1, #8]
   2540c:	ldr	r2, [sl, #12]
   25410:	cmp	ip, r2
   25414:	bgt	254a8 <__assert_fail@plt+0x13ff4>
   25418:	ldr	r2, [sl]
   2541c:	ldr	r2, [r2, ip, lsl #2]
   25420:	cmp	r2, #0
   25424:	beq	254a8 <__assert_fail@plt+0x13ff4>
   25428:	ldr	r3, [r2, #8]
   2542c:	cmp	r3, #1
   25430:	blt	254a8 <__assert_fail@plt+0x13ff4>
   25434:	ldr	r1, [r1]
   25438:	ldr	r2, [r2, #12]
   2543c:	subs	r7, r3, #1
   25440:	mov	r3, #0
   25444:	beq	2546c <__assert_fail@plt+0x13fb8>
   25448:	add	r5, r3, r7
   2544c:	lsr	r4, r5, #1
   25450:	ldr	r0, [r2, r4, lsl #2]
   25454:	cmp	r0, r1
   25458:	mov	r0, #1
   2545c:	movge	r7, r4
   25460:	addlt	r3, r0, r5, lsr #1
   25464:	cmp	r3, r7
   25468:	bcc	25448 <__assert_fail@plt+0x13f94>
   2546c:	ldr	r0, [r2, r3, lsl #2]
   25470:	cmp	r0, r1
   25474:	bne	24f9c <__assert_fail@plt+0x13ae8>
   25478:	stm	sp, {r1, ip}
   2547c:	ldr	r4, [sp, #72]	; 0x48
   25480:	ldr	r5, [sp, #68]	; 0x44
   25484:	ldr	r0, [sp, #52]	; 0x34
   25488:	ldr	r1, [sp, #36]	; 0x24
   2548c:	mov	r2, r4
   25490:	mov	r3, r5
   25494:	bl	25b18 <__assert_fail@plt+0x14664>
   25498:	ldr	r7, [sp, #56]	; 0x38
   2549c:	cmp	r0, #0
   254a0:	beq	24fb0 <__assert_fail@plt+0x13afc>
   254a4:	ldr	lr, [sp, #48]	; 0x30
   254a8:	mov	r0, r6
   254ac:	add	r6, r0, #24
   254b0:	ldrb	r0, [r0, #20]
   254b4:	add	r9, r9, #1
   254b8:	cmp	r0, #0
   254bc:	bne	253d0 <__assert_fail@plt+0x13f1c>
   254c0:	ldr	r2, [sp, #44]	; 0x2c
   254c4:	ldr	r0, [r8, #4]
   254c8:	ldr	r9, [sp, #52]	; 0x34
   254cc:	ldr	r4, [sp, #76]	; 0x4c
   254d0:	add	r2, r2, #1
   254d4:	cmp	r2, r0
   254d8:	blt	24f38 <__assert_fail@plt+0x13a84>
   254dc:	mov	r8, #0
   254e0:	b	25534 <__assert_fail@plt+0x14080>
   254e4:	ldr	r8, [sp, #80]	; 0x50
   254e8:	mov	lr, #0
   254ec:	cmp	lr, r0
   254f0:	blt	24ed0 <__assert_fail@plt+0x13a1c>
   254f4:	mov	r0, #0
   254f8:	str	r0, [fp, #-76]	; 0xffffffb4
   254fc:	mov	r8, #0
   25500:	mov	r0, r8
   25504:	sub	sp, fp, #28
   25508:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2550c:	mov	r8, r0
   25510:	str	r0, [fp, #-76]	; 0xffffffb4
   25514:	b	25500 <__assert_fail@plt+0x1404c>
   25518:	str	r1, [fp, #-76]	; 0xffffffb4
   2551c:	b	254fc <__assert_fail@plt+0x14048>
   25520:	str	r0, [fp, #-72]	; 0xffffffb8
   25524:	str	r8, [fp, #-76]	; 0xffffffb4
   25528:	b	25500 <__assert_fail@plt+0x1404c>
   2552c:	mov	r8, r0
   25530:	ldr	r4, [sp, #76]	; 0x4c
   25534:	ldr	r0, [fp, #-72]	; 0xffffffb8
   25538:	cmp	r0, #0
   2553c:	beq	25548 <__assert_fail@plt+0x14094>
   25540:	mov	r0, r4
   25544:	bl	28878 <__assert_fail@plt+0x173c4>
   25548:	cmp	r8, #0
   2554c:	str	r8, [fp, #-76]	; 0xffffffb4
   25550:	moveq	r8, #0
   25554:	b	25500 <__assert_fail@plt+0x1404c>
   25558:	mov	r8, r0
   2555c:	b	25500 <__assert_fail@plt+0x1404c>
   25560:	mov	r8, r0
   25564:	b	25534 <__assert_fail@plt+0x14080>
   25568:	mov	r4, #0
   2556c:	mov	r8, #12
   25570:	str	r4, [fp, #-56]	; 0xffffffc8
   25574:	str	r4, [fp, #-52]	; 0xffffffcc
   25578:	b	25534 <__assert_fail@plt+0x14080>
   2557c:	mov	r8, #12
   25580:	b	25534 <__assert_fail@plt+0x14080>
   25584:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25588:	add	fp, sp, #28
   2558c:	sub	sp, sp, #12
   25590:	ldr	ip, [r1, #4]
   25594:	mov	sl, r0
   25598:	mov	r0, #0
   2559c:	cmp	ip, #0
   255a0:	ldrne	lr, [r2, #4]
   255a4:	cmpne	lr, #0
   255a8:	bne	255b4 <__assert_fail@plt+0x14100>
   255ac:	sub	sp, fp, #28
   255b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   255b4:	mov	r7, r1
   255b8:	ldr	r1, [sl, #4]
   255bc:	ldr	r6, [sl]
   255c0:	add	r3, lr, ip
   255c4:	add	r4, r1, r3
   255c8:	cmp	r4, r6
   255cc:	ble	25610 <__assert_fail@plt+0x1415c>
   255d0:	mov	r5, r2
   255d4:	mov	r2, sl
   255d8:	add	r4, r6, r3
   255dc:	ldr	r0, [r2, #8]!
   255e0:	lsl	r1, r4, #2
   255e4:	str	r2, [sp, #8]
   255e8:	bl	286e0 <__assert_fail@plt+0x1722c>
   255ec:	cmp	r0, #0
   255f0:	beq	25794 <__assert_fail@plt+0x142e0>
   255f4:	str	r4, [sl]
   255f8:	str	r0, [sl, #8]
   255fc:	mov	r2, r5
   25600:	ldr	r1, [sl, #4]
   25604:	ldr	lr, [r5, #4]
   25608:	ldr	ip, [r7, #4]
   2560c:	b	25618 <__assert_fail@plt+0x14164>
   25610:	add	r0, sl, #8
   25614:	str	r0, [sp, #8]
   25618:	str	r2, [sp, #4]
   2561c:	ldr	r2, [r2, #8]
   25620:	ldr	r4, [r7, #8]
   25624:	add	r3, ip, r1
   25628:	sub	r8, r1, #1
   2562c:	add	r9, r3, lr
   25630:	sub	ip, ip, #1
   25634:	sub	r3, lr, #1
   25638:	ldr	r1, [r2, r3, lsl #2]
   2563c:	ldr	r6, [r4, ip, lsl #2]
   25640:	cmp	r6, r1
   25644:	beq	25670 <__assert_fail@plt+0x141bc>
   25648:	blt	25660 <__assert_fail@plt+0x141ac>
   2564c:	sub	r5, ip, #1
   25650:	cmp	ip, #0
   25654:	mov	ip, r5
   25658:	bgt	2563c <__assert_fail@plt+0x14188>
   2565c:	b	256ec <__assert_fail@plt+0x14238>
   25660:	cmp	lr, #2
   25664:	mov	lr, r3
   25668:	bge	25634 <__assert_fail@plt+0x14180>
   2566c:	b	256ec <__assert_fail@plt+0x14238>
   25670:	mov	r0, r9
   25674:	cmp	r8, #0
   25678:	blt	256c4 <__assert_fail@plt+0x14210>
   2567c:	ldr	r1, [sp, #8]
   25680:	ldr	r9, [r1]
   25684:	mov	r1, r8
   25688:	ldr	r5, [r9, r1, lsl #2]
   2568c:	cmp	r5, r6
   25690:	ble	256a8 <__assert_fail@plt+0x141f4>
   25694:	sub	r8, r1, #1
   25698:	cmp	r1, #0
   2569c:	mov	r1, r8
   256a0:	bgt	25688 <__assert_fail@plt+0x141d4>
   256a4:	b	256c4 <__assert_fail@plt+0x14210>
   256a8:	mov	r8, r1
   256ac:	bne	256c4 <__assert_fail@plt+0x14210>
   256b0:	mov	r8, r1
   256b4:	mov	r9, r0
   256b8:	cmp	ip, #1
   256bc:	bge	256e0 <__assert_fail@plt+0x1422c>
   256c0:	b	256ec <__assert_fail@plt+0x14238>
   256c4:	ldr	r1, [sp, #8]
   256c8:	mov	r9, r0
   256cc:	sub	r9, r0, #1
   256d0:	ldr	r1, [r1]
   256d4:	str	r6, [r1, r9, lsl #2]
   256d8:	cmp	ip, #1
   256dc:	blt	256ec <__assert_fail@plt+0x14238>
   256e0:	cmp	lr, #2
   256e4:	mov	lr, r3
   256e8:	bge	25630 <__assert_fail@plt+0x1417c>
   256ec:	ldr	lr, [r7, #4]
   256f0:	ldr	r7, [sp, #4]
   256f4:	ldr	r2, [sl, #4]
   256f8:	ldr	r0, [sl, #8]
   256fc:	ldr	r4, [r7, #4]
   25700:	subs	r1, r2, #1
   25704:	add	r3, r1, lr
   25708:	add	r3, r3, r4
   2570c:	sub	r5, r3, r9
   25710:	add	r6, r5, #1
   25714:	cmpge	r5, #0
   25718:	add	r7, r6, r2
   2571c:	str	r7, [sl, #4]
   25720:	blt	25778 <__assert_fail@plt+0x142c4>
   25724:	add	r2, r2, r4
   25728:	add	r2, r2, lr
   2572c:	sub	r2, r2, r9
   25730:	add	r7, r0, r2, lsl #2
   25734:	ldr	r2, [r0, r1, lsl #2]
   25738:	ldr	r5, [r0, r3, lsl #2]
   2573c:	cmp	r5, r2
   25740:	bgt	2575c <__assert_fail@plt+0x142a8>
   25744:	str	r2, [r7, r1, lsl #2]
   25748:	sub	r2, r1, #1
   2574c:	cmp	r1, #0
   25750:	mov	r1, r2
   25754:	bgt	25734 <__assert_fail@plt+0x14280>
   25758:	b	25778 <__assert_fail@plt+0x142c4>
   2575c:	str	r5, [r7, r1, lsl #2]
   25760:	sub	r7, r7, #4
   25764:	subs	r6, r6, #1
   25768:	sub	r3, r3, #1
   2576c:	mov	r2, #0
   25770:	bne	25734 <__assert_fail@plt+0x14280>
   25774:	b	2577c <__assert_fail@plt+0x142c8>
   25778:	mov	r2, r6
   2577c:	add	r1, r0, r9, lsl #2
   25780:	lsl	r2, r2, #2
   25784:	bl	1125c <memcpy@plt>
   25788:	mov	r0, #0
   2578c:	sub	sp, fp, #28
   25790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25794:	mov	r0, #12
   25798:	sub	sp, fp, #28
   2579c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   257a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   257a4:	add	fp, sp, #28
   257a8:	sub	sp, sp, #44	; 0x2c
   257ac:	mov	ip, r0
   257b0:	ldr	r0, [r0, #28]
   257b4:	mov	r8, r2
   257b8:	add	r2, r1, r1, lsl #1
   257bc:	mov	r9, #0
   257c0:	str	r3, [sp, #4]
   257c4:	str	r9, [sp, #36]	; 0x24
   257c8:	str	r9, [sp, #32]
   257cc:	str	r9, [sp, #40]	; 0x28
   257d0:	add	r2, r0, r2, lsl #2
   257d4:	mov	r0, r2
   257d8:	ldr	r6, [r0, #4]!
   257dc:	cmp	r6, #1
   257e0:	str	r0, [sp, #28]
   257e4:	blt	25af0 <__assert_fail@plt+0x1463c>
   257e8:	add	r4, r2, #8
   257ec:	mov	sl, #1
   257f0:	str	r2, [sp]
   257f4:	str	r1, [sp, #12]
   257f8:	str	ip, [sp, #8]
   257fc:	str	r4, [sp, #20]
   25800:	ldr	r3, [r4]
   25804:	ldr	r0, [r3, r9, lsl #2]
   25808:	cmp	r0, r1
   2580c:	beq	259bc <__assert_fail@plt+0x14508>
   25810:	ldr	r2, [ip]
   25814:	add	r2, r2, r0, lsl #3
   25818:	ldrb	r2, [r2, #4]
   2581c:	tst	r2, #8
   25820:	beq	259bc <__assert_fail@plt+0x14508>
   25824:	ldr	r2, [ip, #20]
   25828:	add	r0, r0, r0, lsl #1
   2582c:	mvn	lr, #0
   25830:	str	r6, [sp, #24]
   25834:	str	r0, [sp, #16]
   25838:	add	r0, r2, r0, lsl #2
   2583c:	ldr	r7, [r0, #4]
   25840:	ldr	r0, [r0, #8]
   25844:	cmp	r7, #2
   25848:	ldr	r5, [r0]
   2584c:	ldrge	lr, [r0, #4]
   25850:	cmp	r6, #1
   25854:	blt	25898 <__assert_fail@plt+0x143e4>
   25858:	mov	r2, #0
   2585c:	subs	r7, r6, #1
   25860:	beq	25884 <__assert_fail@plt+0x143d0>
   25864:	add	r4, r2, r7
   25868:	lsr	r6, r4, #1
   2586c:	ldr	r0, [r3, r6, lsl #2]
   25870:	cmp	r0, r5
   25874:	movge	r7, r6
   25878:	addlt	r2, sl, r4, lsr #1
   2587c:	cmp	r2, r7
   25880:	bcc	25864 <__assert_fail@plt+0x143b0>
   25884:	ldr	r0, [r3, r2, lsl #2]
   25888:	ldr	r4, [sp, #20]
   2588c:	ldr	r6, [sp, #24]
   25890:	cmp	r0, r5
   25894:	beq	258f0 <__assert_fail@plt+0x1443c>
   25898:	ldr	r0, [r8, #4]
   2589c:	cmp	r0, #1
   258a0:	blt	258f0 <__assert_fail@plt+0x1443c>
   258a4:	ldr	r1, [r8, #8]
   258a8:	subs	r4, r0, #1
   258ac:	mov	r7, #0
   258b0:	beq	258d4 <__assert_fail@plt+0x14420>
   258b4:	add	r0, r7, r4
   258b8:	lsr	r6, r0, #1
   258bc:	ldr	ip, [r1, r6, lsl #2]
   258c0:	cmp	ip, r5
   258c4:	movge	r4, r6
   258c8:	addlt	r7, sl, r0, lsr #1
   258cc:	cmp	r7, r4
   258d0:	bcc	258b4 <__assert_fail@plt+0x14400>
   258d4:	ldr	r0, [r1, r7, lsl #2]
   258d8:	ldr	r1, [sp, #12]
   258dc:	ldr	ip, [sp, #8]
   258e0:	ldr	r4, [sp, #20]
   258e4:	ldr	r6, [sp, #24]
   258e8:	cmp	r0, r5
   258ec:	beq	2598c <__assert_fail@plt+0x144d8>
   258f0:	cmp	lr, #1
   258f4:	blt	259bc <__assert_fail@plt+0x14508>
   258f8:	cmp	r6, #1
   258fc:	blt	2593c <__assert_fail@plt+0x14488>
   25900:	mov	r2, #0
   25904:	subs	r7, r6, #1
   25908:	beq	2592c <__assert_fail@plt+0x14478>
   2590c:	add	r0, r2, r7
   25910:	lsr	r6, r0, #1
   25914:	ldr	r5, [r3, r6, lsl #2]
   25918:	cmp	r5, lr
   2591c:	movge	r7, r6
   25920:	addlt	r2, sl, r0, lsr #1
   25924:	cmp	r2, r7
   25928:	bcc	2590c <__assert_fail@plt+0x14458>
   2592c:	ldr	r0, [r3, r2, lsl #2]
   25930:	ldr	r6, [sp, #24]
   25934:	cmp	r0, lr
   25938:	beq	259bc <__assert_fail@plt+0x14508>
   2593c:	ldr	r0, [r8, #4]
   25940:	cmp	r0, #1
   25944:	blt	259bc <__assert_fail@plt+0x14508>
   25948:	ldr	r4, [r8, #8]
   2594c:	subs	r7, r0, #1
   25950:	mov	r3, #0
   25954:	beq	25978 <__assert_fail@plt+0x144c4>
   25958:	add	r0, r3, r7
   2595c:	lsr	r6, r0, #1
   25960:	ldr	r5, [r4, r6, lsl #2]
   25964:	cmp	r5, lr
   25968:	movge	r7, r6
   2596c:	addlt	r3, sl, r0, lsr #1
   25970:	cmp	r3, r7
   25974:	bcc	25958 <__assert_fail@plt+0x144a4>
   25978:	ldr	r0, [r4, r3, lsl #2]
   2597c:	ldr	r4, [sp, #20]
   25980:	ldr	r6, [sp, #24]
   25984:	cmp	r0, lr
   25988:	bne	259bc <__assert_fail@plt+0x14508>
   2598c:	ldr	r0, [ip, #28]
   25990:	ldr	r1, [sp, #16]
   25994:	add	r2, r0, r1, lsl #2
   25998:	ldr	r1, [sp, #4]
   2599c:	add	r0, sp, #32
   259a0:	bl	25584 <__assert_fail@plt+0x140d0>
   259a4:	cmp	r0, #0
   259a8:	bne	25b08 <__assert_fail@plt+0x14654>
   259ac:	ldr	r0, [sp, #28]
   259b0:	ldr	r1, [sp, #12]
   259b4:	ldr	ip, [sp, #8]
   259b8:	ldr	r6, [r0]
   259bc:	add	r9, r9, #1
   259c0:	cmp	r9, r6
   259c4:	blt	25800 <__assert_fail@plt+0x1434c>
   259c8:	ldr	r0, [sp]
   259cc:	cmp	r6, #0
   259d0:	ble	25af0 <__assert_fail@plt+0x1463c>
   259d4:	ldr	r9, [sp, #36]	; 0x24
   259d8:	ldr	lr, [r0, #8]
   259dc:	ldr	r0, [sp, #40]	; 0x28
   259e0:	mov	ip, #0
   259e4:	mov	r6, #1
   259e8:	sub	r1, r9, #1
   259ec:	str	lr, [sp, #20]
   259f0:	str	r9, [sp, #16]
   259f4:	str	r1, [sp, #24]
   259f8:	b	25a1c <__assert_fail@plt+0x14568>
   259fc:	add	r3, r1, r2, lsl #2
   25a00:	ldr	r3, [r3, #4]
   25a04:	str	r3, [r1, r2, lsl #2]
   25a08:	add	r2, r2, #1
   25a0c:	ldr	r3, [r8, #4]
   25a10:	cmp	r2, r3
   25a14:	blt	259fc <__assert_fail@plt+0x14548>
   25a18:	b	25ad8 <__assert_fail@plt+0x14624>
   25a1c:	ldr	r5, [lr, ip, lsl #2]
   25a20:	cmp	r9, #1
   25a24:	blt	25a64 <__assert_fail@plt+0x145b0>
   25a28:	ldr	r2, [sp, #24]
   25a2c:	mov	r1, #0
   25a30:	cmp	r2, #0
   25a34:	beq	25a58 <__assert_fail@plt+0x145a4>
   25a38:	add	r3, r1, r2
   25a3c:	lsr	r4, r3, #1
   25a40:	ldr	r7, [r0, r4, lsl #2]
   25a44:	cmp	r7, r5
   25a48:	movge	r2, r4
   25a4c:	addlt	r1, r6, r3, lsr #1
   25a50:	cmp	r1, r2
   25a54:	bcc	25a38 <__assert_fail@plt+0x14584>
   25a58:	ldr	r1, [r0, r1, lsl #2]
   25a5c:	cmp	r1, r5
   25a60:	beq	25ad8 <__assert_fail@plt+0x14624>
   25a64:	ldr	r3, [r8, #4]
   25a68:	cmp	r3, #1
   25a6c:	blt	25ad8 <__assert_fail@plt+0x14624>
   25a70:	mov	r1, r8
   25a74:	subs	sl, r3, #1
   25a78:	mov	r2, #0
   25a7c:	ldr	r1, [r8, #8]
   25a80:	beq	25aa8 <__assert_fail@plt+0x145f4>
   25a84:	mov	r4, sl
   25a88:	add	r7, r2, r4
   25a8c:	lsr	lr, r7, #1
   25a90:	ldr	r9, [r1, lr, lsl #2]
   25a94:	cmp	r9, r5
   25a98:	movge	r4, lr
   25a9c:	addlt	r2, r6, r7, lsr #1
   25aa0:	cmp	r2, r4
   25aa4:	bcc	25a88 <__assert_fail@plt+0x145d4>
   25aa8:	ldr	r7, [r1, r2, lsl #2]
   25aac:	ldr	lr, [sp, #20]
   25ab0:	ldr	r9, [sp, #16]
   25ab4:	mov	r4, r2
   25ab8:	cmp	r7, r5
   25abc:	mvnne	r4, #0
   25ac0:	cmp	r4, #0
   25ac4:	blt	25ad8 <__assert_fail@plt+0x14624>
   25ac8:	cmp	r3, r4
   25acc:	strgt	sl, [r8, #4]
   25ad0:	cmpgt	sl, r4
   25ad4:	bgt	259fc <__assert_fail@plt+0x14548>
   25ad8:	ldr	r1, [sp, #28]
   25adc:	add	ip, ip, #1
   25ae0:	ldr	r1, [r1]
   25ae4:	cmp	ip, r1
   25ae8:	blt	25a1c <__assert_fail@plt+0x14568>
   25aec:	b	25af4 <__assert_fail@plt+0x14640>
   25af0:	ldr	r0, [sp, #40]	; 0x28
   25af4:	bl	28878 <__assert_fail@plt+0x173c4>
   25af8:	mov	r5, #0
   25afc:	mov	r0, r5
   25b00:	sub	sp, fp, #28
   25b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b08:	mov	r5, r0
   25b0c:	ldr	r0, [sp, #40]	; 0x28
   25b10:	bl	28878 <__assert_fail@plt+0x173c4>
   25b14:	b	25afc <__assert_fail@plt+0x14648>
   25b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b1c:	add	fp, sp, #28
   25b20:	sub	sp, sp, #28
   25b24:	ldr	ip, [r0, #108]	; 0x6c
   25b28:	str	r1, [sp, #24]
   25b2c:	ldr	r1, [r0, #84]	; 0x54
   25b30:	mov	r4, r3
   25b34:	str	r2, [sp, #8]
   25b38:	str	r0, [sp, #16]
   25b3c:	cmp	ip, #1
   25b40:	str	r1, [sp, #20]
   25b44:	blt	25bac <__assert_fail@plt+0x146f8>
   25b48:	ldr	r1, [r0, #116]	; 0x74
   25b4c:	mov	r9, #0
   25b50:	mov	r2, #1
   25b54:	mov	r3, ip
   25b58:	add	r7, r3, r9
   25b5c:	add	r7, r7, r7, lsr #31
   25b60:	asr	r6, r7, #1
   25b64:	add	r5, r6, r6, lsl #1
   25b68:	add	r5, r1, r5, lsl #3
   25b6c:	ldr	r5, [r5, #4]
   25b70:	cmp	r5, r4
   25b74:	addlt	r9, r2, r7, asr #1
   25b78:	movge	r3, r6
   25b7c:	cmp	r9, r3
   25b80:	blt	25b58 <__assert_fail@plt+0x146a4>
   25b84:	cmp	r9, ip
   25b88:	bge	25bb8 <__assert_fail@plt+0x14704>
   25b8c:	ldr	r0, [sp, #16]
   25b90:	add	r2, r9, r9, lsl #1
   25b94:	ldr	r1, [r0, #116]	; 0x74
   25b98:	add	r1, r1, r2, lsl #3
   25b9c:	ldr	r1, [r1, #4]
   25ba0:	cmp	r1, r4
   25ba4:	mvnne	r9, #0
   25ba8:	b	25bbc <__assert_fail@plt+0x14708>
   25bac:	mov	r9, #0
   25bb0:	cmp	r9, ip
   25bb4:	blt	25b8c <__assert_fail@plt+0x146d8>
   25bb8:	mvn	r9, #0
   25bbc:	ldr	r8, [fp, #12]
   25bc0:	cmp	ip, #1
   25bc4:	blt	25c0c <__assert_fail@plt+0x14758>
   25bc8:	ldr	r0, [sp, #16]
   25bcc:	mov	r6, #0
   25bd0:	mov	r2, #1
   25bd4:	mov	r3, ip
   25bd8:	ldr	r1, [r0, #116]	; 0x74
   25bdc:	add	r7, r3, r6
   25be0:	add	r7, r7, r7, lsr #31
   25be4:	asr	r5, r7, #1
   25be8:	add	r0, r5, r5, lsl #1
   25bec:	add	r0, r1, r0, lsl #3
   25bf0:	ldr	r0, [r0, #4]
   25bf4:	cmp	r0, r8
   25bf8:	addlt	r6, r2, r7, asr #1
   25bfc:	movge	r3, r5
   25c00:	cmp	r6, r3
   25c04:	blt	25bdc <__assert_fail@plt+0x14728>
   25c08:	b	25c10 <__assert_fail@plt+0x1475c>
   25c0c:	mov	r6, #0
   25c10:	cmp	r6, ip
   25c14:	ldr	ip, [sp, #16]
   25c18:	bge	25c38 <__assert_fail@plt+0x14784>
   25c1c:	ldr	r0, [ip, #116]	; 0x74
   25c20:	add	r1, r6, r6, lsl #1
   25c24:	add	r0, r0, r1, lsl #3
   25c28:	ldr	r0, [r0, #4]
   25c2c:	cmp	r0, r8
   25c30:	mvnne	r6, #0
   25c34:	b	25c3c <__assert_fail@plt+0x14788>
   25c38:	mvn	r6, #0
   25c3c:	ldr	r0, [sp, #24]
   25c40:	ldr	r0, [r0, #4]
   25c44:	cmp	r0, #1
   25c48:	blt	25dc8 <__assert_fail@plt+0x14914>
   25c4c:	mov	sl, #0
   25c50:	str	r4, [sp, #12]
   25c54:	ldr	r0, [sp, #24]
   25c58:	ldr	r3, [ip, #116]	; 0x74
   25c5c:	ldr	r5, [sp, #20]
   25c60:	ldr	r0, [r0, #8]
   25c64:	ldr	r5, [r5]
   25c68:	ldr	r2, [r0, sl, lsl #2]
   25c6c:	mov	r0, r3
   25c70:	add	r1, r2, r2, lsl #1
   25c74:	ldr	r7, [r0, r1, lsl #3]!
   25c78:	ldr	r0, [r0, #8]
   25c7c:	ldr	r5, [r5, r7, lsl #3]
   25c80:	mvn	r7, #0
   25c84:	cmp	r0, r4
   25c88:	ble	25c94 <__assert_fail@plt+0x147e0>
   25c8c:	mvn	r8, #0
   25c90:	b	25d20 <__assert_fail@plt+0x1486c>
   25c94:	add	r1, r3, r1, lsl #3
   25c98:	mov	r8, #1
   25c9c:	ldr	r1, [r1, #12]
   25ca0:	cmp	r1, r4
   25ca4:	blt	25d20 <__assert_fail@plt+0x1486c>
   25ca8:	sub	r1, r1, r4
   25cac:	mov	lr, r5
   25cb0:	cmp	r0, r4
   25cb4:	mov	r4, #1
   25cb8:	clz	r1, r1
   25cbc:	lsr	r5, r1, #5
   25cc0:	lsl	r1, r5, #1
   25cc4:	orreq	r1, r4, r5, lsl #1
   25cc8:	cmp	r1, #0
   25ccc:	beq	25d14 <__assert_fail@plt+0x14860>
   25cd0:	ldr	r3, [sp, #8]
   25cd4:	mov	r0, ip
   25cd8:	mov	r2, lr
   25cdc:	str	r9, [sp]
   25ce0:	mov	r5, lr
   25ce4:	bl	25dd4 <__assert_fail@plt+0x14920>
   25ce8:	mov	r8, r0
   25cec:	ldr	r0, [sp, #24]
   25cf0:	ldr	ip, [sp, #16]
   25cf4:	ldr	r4, [sp, #12]
   25cf8:	ldr	r0, [r0, #8]
   25cfc:	ldr	r3, [ip, #116]	; 0x74
   25d00:	ldr	r2, [r0, sl, lsl #2]
   25d04:	add	r0, r2, r2, lsl #1
   25d08:	add	r0, r3, r0, lsl #3
   25d0c:	ldr	r0, [r0, #8]
   25d10:	b	25d20 <__assert_fail@plt+0x1486c>
   25d14:	ldr	r4, [sp, #12]
   25d18:	mov	r8, #0
   25d1c:	mov	r5, lr
   25d20:	ldr	r1, [fp, #12]
   25d24:	cmp	r0, r1
   25d28:	bgt	25d90 <__assert_fail@plt+0x148dc>
   25d2c:	add	r1, r2, r2, lsl #1
   25d30:	ldr	r2, [fp, #12]
   25d34:	mov	r7, #1
   25d38:	add	r1, r3, r1, lsl #3
   25d3c:	ldr	r1, [r1, #12]
   25d40:	cmp	r1, r2
   25d44:	blt	25d90 <__assert_fail@plt+0x148dc>
   25d48:	ldr	r2, [fp, #12]
   25d4c:	sub	r1, r1, r2
   25d50:	mov	r3, r2
   25d54:	clz	r1, r1
   25d58:	cmp	r0, r3
   25d5c:	mov	r0, #1
   25d60:	lsr	r2, r1, #5
   25d64:	lsl	r1, r2, #1
   25d68:	orreq	r1, r0, r2, lsl #1
   25d6c:	cmp	r1, #0
   25d70:	beq	25db0 <__assert_fail@plt+0x148fc>
   25d74:	ldr	r3, [fp, #8]
   25d78:	mov	r0, ip
   25d7c:	mov	r2, r5
   25d80:	str	r6, [sp]
   25d84:	bl	25dd4 <__assert_fail@plt+0x14920>
   25d88:	ldr	ip, [sp, #16]
   25d8c:	mov	r7, r0
   25d90:	cmp	r7, r8
   25d94:	bne	25dbc <__assert_fail@plt+0x14908>
   25d98:	ldr	r0, [sp, #24]
   25d9c:	add	sl, sl, #1
   25da0:	ldr	r0, [r0, #4]
   25da4:	cmp	sl, r0
   25da8:	blt	25c54 <__assert_fail@plt+0x147a0>
   25dac:	b	25dc8 <__assert_fail@plt+0x14914>
   25db0:	mov	r7, #0
   25db4:	cmp	r7, r8
   25db8:	beq	25d98 <__assert_fail@plt+0x148e4>
   25dbc:	mov	r0, #1
   25dc0:	sub	sp, fp, #28
   25dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25dc8:	mov	r0, #0
   25dcc:	sub	sp, fp, #28
   25dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25dd8:	add	fp, sp, #28
   25ddc:	sub	sp, sp, #36	; 0x24
   25de0:	ldr	r4, [r0, #84]	; 0x54
   25de4:	mov	r7, r0
   25de8:	mov	r5, r1
   25dec:	add	r1, r3, r3, lsl #1
   25df0:	str	r3, [sp, #32]
   25df4:	ldr	r0, [r4, #24]
   25df8:	add	r1, r0, r1, lsl #2
   25dfc:	mov	lr, r1
   25e00:	ldr	r0, [lr, #4]!
   25e04:	cmp	r0, #1
   25e08:	blt	25fa4 <__assert_fail@plt+0x14af0>
   25e0c:	mov	ip, #1
   25e10:	mov	r6, r2
   25e14:	and	r3, r5, #2
   25e18:	mov	sl, #0
   25e1c:	mvn	r2, ip, lsl r2
   25e20:	cmp	r6, #31
   25e24:	str	r3, [sp, #16]
   25e28:	str	r2, [sp, #24]
   25e2c:	lsl	r2, ip, r6
   25e30:	and	ip, r5, #1
   25e34:	str	r2, [sp, #28]
   25e38:	mov	r2, #0
   25e3c:	str	ip, [sp, #12]
   25e40:	movwgt	r2, #1
   25e44:	orr	r2, r2, r3, lsr #1
   25e48:	add	r3, r1, #8
   25e4c:	str	r2, [sp, #20]
   25e50:	stmib	sp, {r3, lr}
   25e54:	ldr	r1, [r3]
   25e58:	ldr	r9, [r1, sl, lsl #2]
   25e5c:	ldr	r1, [r4]
   25e60:	add	r2, r1, r9, lsl #3
   25e64:	ldrb	r2, [r2, #4]
   25e68:	cmp	r2, #9
   25e6c:	beq	25f68 <__assert_fail@plt+0x14ab4>
   25e70:	cmp	r2, #8
   25e74:	beq	25f84 <__assert_fail@plt+0x14ad0>
   25e78:	cmp	r2, #4
   25e7c:	bne	25f98 <__assert_fail@plt+0x14ae4>
   25e80:	ldr	r1, [fp, #8]
   25e84:	cmn	r1, #1
   25e88:	beq	25f98 <__assert_fail@plt+0x14ae4>
   25e8c:	ldr	r1, [fp, #8]
   25e90:	ldr	r0, [r7, #116]	; 0x74
   25e94:	add	r1, r1, r1, lsl #1
   25e98:	add	r0, r0, r1, lsl #3
   25e9c:	add	r8, r0, #16
   25ea0:	ldr	r0, [r8, #-16]
   25ea4:	cmp	r0, r9
   25ea8:	bne	25f44 <__assert_fail@plt+0x14a90>
   25eac:	cmp	r6, #31
   25eb0:	bgt	25ec4 <__assert_fail@plt+0x14a10>
   25eb4:	ldr	r0, [r8]
   25eb8:	ldr	r1, [sp, #28]
   25ebc:	tst	r0, r1
   25ec0:	beq	25f44 <__assert_fail@plt+0x14a90>
   25ec4:	ldr	r0, [r4, #20]
   25ec8:	add	r1, r9, r9, lsl #1
   25ecc:	add	r0, r0, r1, lsl #2
   25ed0:	ldr	r0, [r0, #8]
   25ed4:	ldr	r3, [r0]
   25ed8:	ldr	r0, [sp, #32]
   25edc:	cmp	r3, r0
   25ee0:	beq	25fb0 <__assert_fail@plt+0x14afc>
   25ee4:	ldr	r0, [fp, #8]
   25ee8:	mov	r1, r5
   25eec:	mov	r2, r6
   25ef0:	str	r0, [sp]
   25ef4:	mov	r0, r7
   25ef8:	bl	25dd4 <__assert_fail@plt+0x14920>
   25efc:	cmp	r0, #0
   25f00:	beq	25f18 <__assert_fail@plt+0x14a64>
   25f04:	cmn	r0, #1
   25f08:	beq	25fc4 <__assert_fail@plt+0x14b10>
   25f0c:	cmp	r6, #31
   25f10:	ble	25f34 <__assert_fail@plt+0x14a80>
   25f14:	b	25f44 <__assert_fail@plt+0x14a90>
   25f18:	ldr	r0, [sp, #20]
   25f1c:	cmp	r0, #0
   25f20:	beq	25f34 <__assert_fail@plt+0x14a80>
   25f24:	ldr	r0, [sp, #16]
   25f28:	cmp	r0, #0
   25f2c:	beq	25f44 <__assert_fail@plt+0x14a90>
   25f30:	b	25fc0 <__assert_fail@plt+0x14b0c>
   25f34:	ldr	r0, [r8]
   25f38:	ldr	r1, [sp, #24]
   25f3c:	and	r0, r0, r1
   25f40:	str	r0, [r8]
   25f44:	ldrb	r0, [r8, #4]
   25f48:	add	r8, r8, #24
   25f4c:	cmp	r0, #0
   25f50:	bne	25ea0 <__assert_fail@plt+0x149ec>
   25f54:	ldr	lr, [sp, #8]
   25f58:	ldr	ip, [sp, #12]
   25f5c:	ldr	r3, [sp, #4]
   25f60:	ldr	r0, [lr]
   25f64:	b	25f98 <__assert_fail@plt+0x14ae4>
   25f68:	ldr	r2, [sp, #16]
   25f6c:	cmp	r2, #0
   25f70:	beq	25f98 <__assert_fail@plt+0x14ae4>
   25f74:	ldr	r1, [r1, r9, lsl #3]
   25f78:	cmp	r1, r6
   25f7c:	bne	25f98 <__assert_fail@plt+0x14ae4>
   25f80:	b	25fc0 <__assert_fail@plt+0x14b0c>
   25f84:	cmp	ip, #0
   25f88:	beq	25f98 <__assert_fail@plt+0x14ae4>
   25f8c:	ldr	r1, [r1, r9, lsl #3]
   25f90:	cmp	r1, r6
   25f94:	beq	25fcc <__assert_fail@plt+0x14b18>
   25f98:	add	sl, sl, #1
   25f9c:	cmp	sl, r0
   25fa0:	blt	25e54 <__assert_fail@plt+0x149a0>
   25fa4:	ubfx	r0, r5, #1, #1
   25fa8:	sub	sp, fp, #28
   25fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25fb0:	ldr	r0, [sp, #12]
   25fb4:	rsb	r0, r0, #0
   25fb8:	sub	sp, fp, #28
   25fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25fc0:	mov	r0, #0
   25fc4:	sub	sp, fp, #28
   25fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25fcc:	mvn	r0, #0
   25fd0:	sub	sp, fp, #28
   25fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25fd8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25fdc:	add	fp, sp, #24
   25fe0:	sub	sp, sp, #32
   25fe4:	ldr	r6, [fp, #12]
   25fe8:	ldr	r7, [fp, #8]
   25fec:	mov	r4, r2
   25ff0:	mov	r8, r0
   25ff4:	cmp	r1, #0
   25ff8:	beq	26020 <__assert_fail@plt+0x14b6c>
   25ffc:	movw	r2, #40097	; 0x9ca1
   26000:	mov	r5, r1
   26004:	str	r3, [sp, #4]
   26008:	str	r4, [sp]
   2600c:	mov	r0, r8
   26010:	mov	r1, #1
   26014:	movt	r2, #2
   26018:	mov	r3, r5
   2601c:	b	26038 <__assert_fail@plt+0x14b84>
   26020:	movw	r2, #40109	; 0x9cad
   26024:	str	r3, [sp]
   26028:	mov	r0, r8
   2602c:	mov	r1, #1
   26030:	mov	r3, r4
   26034:	movt	r2, #2
   26038:	bl	11400 <__fprintf_chk@plt>
   2603c:	movw	r1, #40116	; 0x9cb4
   26040:	mov	r0, #0
   26044:	mov	r2, #5
   26048:	movt	r1, #2
   2604c:	bl	112b0 <dcgettext@plt>
   26050:	movw	r2, #40834	; 0x9f82
   26054:	mov	r3, r0
   26058:	movw	r0, #2022	; 0x7e6
   2605c:	mov	r1, #1
   26060:	str	r0, [sp]
   26064:	movt	r2, #2
   26068:	mov	r0, r8
   2606c:	bl	11400 <__fprintf_chk@plt>
   26070:	movw	r4, #37871	; 0x93ef
   26074:	mov	r1, r8
   26078:	movt	r4, #2
   2607c:	mov	r0, r4
   26080:	bl	111c0 <fputs_unlocked@plt>
   26084:	movw	r1, #40120	; 0x9cb8
   26088:	mov	r0, #0
   2608c:	mov	r2, #5
   26090:	movt	r1, #2
   26094:	bl	112b0 <dcgettext@plt>
   26098:	movw	r3, #40291	; 0x9d63
   2609c:	mov	r2, r0
   260a0:	mov	r0, r8
   260a4:	mov	r1, #1
   260a8:	movt	r3, #2
   260ac:	bl	11400 <__fprintf_chk@plt>
   260b0:	mov	r0, r4
   260b4:	mov	r1, r8
   260b8:	bl	111c0 <fputs_unlocked@plt>
   260bc:	cmp	r6, #9
   260c0:	bhi	260fc <__assert_fail@plt+0x14c48>
   260c4:	add	r0, pc, #0
   260c8:	ldr	pc, [r0, r6, lsl #2]
   260cc:	strdeq	r6, [r2], -r4
   260d0:	andeq	r6, r2, r8, lsl #2
   260d4:	andeq	r6, r2, r8, lsr r1
   260d8:	andeq	r6, r2, r0, ror #2
   260dc:	andeq	r6, r2, r8, lsl #3
   260e0:			; <UNDEFINED> instruction: 0x000261b0
   260e4:	ldrdeq	r6, [r2], -r8
   260e8:	andeq	r6, r2, r0, lsl r2
   260ec:			; <UNDEFINED> instruction: 0x000262b0
   260f0:	andeq	r6, r2, r8, asr r2
   260f4:	sub	sp, fp, #24
   260f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   260fc:	movw	r1, #40644	; 0x9ec4
   26100:	movt	r1, #2
   26104:	b	26260 <__assert_fail@plt+0x14dac>
   26108:	movw	r1, #40325	; 0x9d85
   2610c:	mov	r0, #0
   26110:	mov	r2, #5
   26114:	movt	r1, #2
   26118:	bl	112b0 <dcgettext@plt>
   2611c:	ldr	r3, [r7]
   26120:	mov	r2, r0
   26124:	mov	r0, r8
   26128:	mov	r1, #1
   2612c:	sub	sp, fp, #24
   26130:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   26134:	b	11400 <__fprintf_chk@plt>
   26138:	movw	r1, #40341	; 0x9d95
   2613c:	mov	r0, #0
   26140:	mov	r2, #5
   26144:	movt	r1, #2
   26148:	bl	112b0 <dcgettext@plt>
   2614c:	mov	r2, r0
   26150:	ldr	r3, [r7]
   26154:	ldr	r0, [r7, #4]
   26158:	str	r0, [sp]
   2615c:	b	2624c <__assert_fail@plt+0x14d98>
   26160:	movw	r1, #40364	; 0x9dac
   26164:	mov	r0, #0
   26168:	mov	r2, #5
   2616c:	movt	r1, #2
   26170:	bl	112b0 <dcgettext@plt>
   26174:	ldr	r3, [r7]
   26178:	mov	r2, r0
   2617c:	ldmib	r7, {r0, r1}
   26180:	stm	sp, {r0, r1}
   26184:	b	2624c <__assert_fail@plt+0x14d98>
   26188:	movw	r1, #40392	; 0x9dc8
   2618c:	mov	r0, #0
   26190:	mov	r2, #5
   26194:	movt	r1, #2
   26198:	bl	112b0 <dcgettext@plt>
   2619c:	ldr	r3, [r7]
   261a0:	mov	r2, r0
   261a4:	ldmib	r7, {r0, r1, r7}
   261a8:	stm	sp, {r0, r1, r7}
   261ac:	b	2624c <__assert_fail@plt+0x14d98>
   261b0:	movw	r1, #40424	; 0x9de8
   261b4:	mov	r0, #0
   261b8:	mov	r2, #5
   261bc:	movt	r1, #2
   261c0:	bl	112b0 <dcgettext@plt>
   261c4:	ldr	r3, [r7]
   261c8:	mov	r2, r0
   261cc:	ldmib	r7, {r0, r1, r6, r7}
   261d0:	stm	sp, {r0, r1, r6, r7}
   261d4:	b	2624c <__assert_fail@plt+0x14d98>
   261d8:	movw	r1, #40460	; 0x9e0c
   261dc:	mov	r0, #0
   261e0:	mov	r2, #5
   261e4:	movt	r1, #2
   261e8:	bl	112b0 <dcgettext@plt>
   261ec:	ldr	r3, [r7]
   261f0:	mov	r2, r0
   261f4:	ldmib	r7, {r0, r1, r6}
   261f8:	ldr	r5, [r7, #16]
   261fc:	ldr	r7, [r7, #20]
   26200:	stm	sp, {r0, r1, r6}
   26204:	str	r5, [sp, #12]
   26208:	str	r7, [sp, #16]
   2620c:	b	2624c <__assert_fail@plt+0x14d98>
   26210:	movw	r1, #40500	; 0x9e34
   26214:	mov	r0, #0
   26218:	mov	r2, #5
   2621c:	movt	r1, #2
   26220:	bl	112b0 <dcgettext@plt>
   26224:	ldr	r3, [r7]
   26228:	mov	r2, r0
   2622c:	ldmib	r7, {r0, r1, r6}
   26230:	ldr	r5, [r7, #16]
   26234:	ldr	r4, [r7, #20]
   26238:	ldr	r7, [r7, #24]
   2623c:	stm	sp, {r0, r1, r6}
   26240:	str	r5, [sp, #12]
   26244:	str	r4, [sp, #16]
   26248:	str	r7, [sp, #20]
   2624c:	mov	r0, r8
   26250:	mov	r1, #1
   26254:	b	26300 <__assert_fail@plt+0x14e4c>
   26258:	movw	r1, #40592	; 0x9e90
   2625c:	movt	r1, #2
   26260:	mov	r0, #0
   26264:	mov	r2, #5
   26268:	bl	112b0 <dcgettext@plt>
   2626c:	mov	ip, r0
   26270:	ldr	r3, [r7]
   26274:	ldr	r0, [r7, #4]
   26278:	ldr	r1, [r7, #8]
   2627c:	ldr	r6, [r7, #12]
   26280:	ldr	r5, [r7, #16]
   26284:	ldr	r4, [r7, #20]
   26288:	ldr	r2, [r7, #24]
   2628c:	ldr	lr, [r7, #28]
   26290:	ldr	r7, [r7, #32]
   26294:	stm	sp, {r0, r1, r6}
   26298:	str	r5, [sp, #12]
   2629c:	str	r4, [sp, #16]
   262a0:	str	r2, [sp, #20]
   262a4:	str	lr, [sp, #24]
   262a8:	str	r7, [sp, #28]
   262ac:	b	262f4 <__assert_fail@plt+0x14e40>
   262b0:	movw	r1, #40544	; 0x9e60
   262b4:	mov	r0, #0
   262b8:	mov	r2, #5
   262bc:	movt	r1, #2
   262c0:	bl	112b0 <dcgettext@plt>
   262c4:	mov	ip, r0
   262c8:	ldr	r3, [r7]
   262cc:	ldmib	r7, {r0, r1, r6}
   262d0:	ldr	r5, [r7, #16]
   262d4:	ldr	r4, [r7, #20]
   262d8:	ldr	r2, [r7, #24]
   262dc:	ldr	r7, [r7, #28]
   262e0:	stm	sp, {r0, r1, r6}
   262e4:	str	r5, [sp, #12]
   262e8:	str	r4, [sp, #16]
   262ec:	str	r2, [sp, #20]
   262f0:	str	r7, [sp, #24]
   262f4:	mov	r0, r8
   262f8:	mov	r1, #1
   262fc:	mov	r2, ip
   26300:	bl	11400 <__fprintf_chk@plt>
   26304:	sub	sp, fp, #24
   26308:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2630c:	push	{r4, sl, fp, lr}
   26310:	add	fp, sp, #8
   26314:	sub	sp, sp, #8
   26318:	ldr	ip, [fp, #8]
   2631c:	mov	lr, #0
   26320:	ldr	r4, [ip, lr, lsl #2]
   26324:	add	lr, lr, #1
   26328:	cmp	r4, #0
   2632c:	bne	26320 <__assert_fail@plt+0x14e6c>
   26330:	sub	r4, lr, #1
   26334:	str	ip, [sp]
   26338:	str	r4, [sp, #4]
   2633c:	bl	25fd8 <__assert_fail@plt+0x14b24>
   26340:	sub	sp, fp, #8
   26344:	pop	{r4, sl, fp, pc}
   26348:	push	{fp, lr}
   2634c:	mov	fp, sp
   26350:	sub	sp, sp, #48	; 0x30
   26354:	ldr	ip, [fp, #8]
   26358:	ldr	lr, [ip]
   2635c:	cmp	lr, #0
   26360:	str	lr, [sp, #8]
   26364:	beq	26400 <__assert_fail@plt+0x14f4c>
   26368:	ldr	lr, [ip, #4]
   2636c:	cmp	lr, #0
   26370:	str	lr, [sp, #12]
   26374:	beq	26408 <__assert_fail@plt+0x14f54>
   26378:	ldr	lr, [ip, #8]
   2637c:	cmp	lr, #0
   26380:	str	lr, [sp, #16]
   26384:	beq	26410 <__assert_fail@plt+0x14f5c>
   26388:	ldr	lr, [ip, #12]
   2638c:	cmp	lr, #0
   26390:	str	lr, [sp, #20]
   26394:	beq	26418 <__assert_fail@plt+0x14f64>
   26398:	ldr	lr, [ip, #16]
   2639c:	cmp	lr, #0
   263a0:	str	lr, [sp, #24]
   263a4:	beq	26420 <__assert_fail@plt+0x14f6c>
   263a8:	ldr	lr, [ip, #20]
   263ac:	cmp	lr, #0
   263b0:	str	lr, [sp, #28]
   263b4:	beq	26428 <__assert_fail@plt+0x14f74>
   263b8:	ldr	lr, [ip, #24]
   263bc:	cmp	lr, #0
   263c0:	str	lr, [sp, #32]
   263c4:	beq	26430 <__assert_fail@plt+0x14f7c>
   263c8:	ldr	lr, [ip, #28]
   263cc:	cmp	lr, #0
   263d0:	str	lr, [sp, #36]	; 0x24
   263d4:	beq	26438 <__assert_fail@plt+0x14f84>
   263d8:	ldr	lr, [ip, #32]
   263dc:	cmp	lr, #0
   263e0:	str	lr, [sp, #40]	; 0x28
   263e4:	beq	26440 <__assert_fail@plt+0x14f8c>
   263e8:	ldr	lr, [ip, #36]	; 0x24
   263ec:	mov	ip, #10
   263f0:	cmp	lr, #0
   263f4:	str	lr, [sp, #44]	; 0x2c
   263f8:	movweq	ip, #9
   263fc:	b	26444 <__assert_fail@plt+0x14f90>
   26400:	mov	ip, #0
   26404:	b	26444 <__assert_fail@plt+0x14f90>
   26408:	mov	ip, #1
   2640c:	b	26444 <__assert_fail@plt+0x14f90>
   26410:	mov	ip, #2
   26414:	b	26444 <__assert_fail@plt+0x14f90>
   26418:	mov	ip, #3
   2641c:	b	26444 <__assert_fail@plt+0x14f90>
   26420:	mov	ip, #4
   26424:	b	26444 <__assert_fail@plt+0x14f90>
   26428:	mov	ip, #5
   2642c:	b	26444 <__assert_fail@plt+0x14f90>
   26430:	mov	ip, #6
   26434:	b	26444 <__assert_fail@plt+0x14f90>
   26438:	mov	ip, #7
   2643c:	b	26444 <__assert_fail@plt+0x14f90>
   26440:	mov	ip, #8
   26444:	add	lr, sp, #8
   26448:	str	ip, [sp, #4]
   2644c:	str	lr, [sp]
   26450:	bl	25fd8 <__assert_fail@plt+0x14b24>
   26454:	mov	sp, fp
   26458:	pop	{fp, pc}
   2645c:	push	{fp, lr}
   26460:	mov	fp, sp
   26464:	sub	sp, sp, #56	; 0x38
   26468:	add	ip, fp, #8
   2646c:	str	ip, [sp, #12]
   26470:	ldr	lr, [fp, #8]
   26474:	cmp	lr, #0
   26478:	str	lr, [sp, #16]
   2647c:	beq	26518 <__assert_fail@plt+0x15064>
   26480:	ldr	lr, [ip, #4]
   26484:	cmp	lr, #0
   26488:	str	lr, [sp, #20]
   2648c:	beq	26520 <__assert_fail@plt+0x1506c>
   26490:	ldr	lr, [ip, #8]
   26494:	cmp	lr, #0
   26498:	str	lr, [sp, #24]
   2649c:	beq	26528 <__assert_fail@plt+0x15074>
   264a0:	ldr	lr, [ip, #12]
   264a4:	cmp	lr, #0
   264a8:	str	lr, [sp, #28]
   264ac:	beq	26530 <__assert_fail@plt+0x1507c>
   264b0:	ldr	lr, [ip, #16]
   264b4:	cmp	lr, #0
   264b8:	str	lr, [sp, #32]
   264bc:	beq	26538 <__assert_fail@plt+0x15084>
   264c0:	ldr	lr, [ip, #20]
   264c4:	cmp	lr, #0
   264c8:	str	lr, [sp, #36]	; 0x24
   264cc:	beq	26540 <__assert_fail@plt+0x1508c>
   264d0:	ldr	lr, [ip, #24]
   264d4:	cmp	lr, #0
   264d8:	str	lr, [sp, #40]	; 0x28
   264dc:	beq	26548 <__assert_fail@plt+0x15094>
   264e0:	ldr	lr, [ip, #28]
   264e4:	cmp	lr, #0
   264e8:	str	lr, [sp, #44]	; 0x2c
   264ec:	beq	26550 <__assert_fail@plt+0x1509c>
   264f0:	ldr	lr, [ip, #32]
   264f4:	cmp	lr, #0
   264f8:	str	lr, [sp, #48]	; 0x30
   264fc:	beq	26558 <__assert_fail@plt+0x150a4>
   26500:	ldr	lr, [ip, #36]	; 0x24
   26504:	mov	ip, #10
   26508:	cmp	lr, #0
   2650c:	str	lr, [sp, #52]	; 0x34
   26510:	movweq	ip, #9
   26514:	b	2655c <__assert_fail@plt+0x150a8>
   26518:	mov	ip, #0
   2651c:	b	2655c <__assert_fail@plt+0x150a8>
   26520:	mov	ip, #1
   26524:	b	2655c <__assert_fail@plt+0x150a8>
   26528:	mov	ip, #2
   2652c:	b	2655c <__assert_fail@plt+0x150a8>
   26530:	mov	ip, #3
   26534:	b	2655c <__assert_fail@plt+0x150a8>
   26538:	mov	ip, #4
   2653c:	b	2655c <__assert_fail@plt+0x150a8>
   26540:	mov	ip, #5
   26544:	b	2655c <__assert_fail@plt+0x150a8>
   26548:	mov	ip, #6
   2654c:	b	2655c <__assert_fail@plt+0x150a8>
   26550:	mov	ip, #7
   26554:	b	2655c <__assert_fail@plt+0x150a8>
   26558:	mov	ip, #8
   2655c:	add	lr, sp, #16
   26560:	str	ip, [sp, #4]
   26564:	str	lr, [sp]
   26568:	bl	25fd8 <__assert_fail@plt+0x14b24>
   2656c:	mov	sp, fp
   26570:	pop	{fp, pc}
   26574:	push	{fp, lr}
   26578:	mov	fp, sp
   2657c:	movw	r0, #45508	; 0xb1c4
   26580:	movt	r0, #3
   26584:	ldr	r1, [r0]
   26588:	movw	r0, #37871	; 0x93ef
   2658c:	movt	r0, #2
   26590:	bl	111c0 <fputs_unlocked@plt>
   26594:	movw	r1, #40704	; 0x9f00
   26598:	mov	r0, #0
   2659c:	mov	r2, #5
   265a0:	movt	r1, #2
   265a4:	bl	112b0 <dcgettext@plt>
   265a8:	movw	r2, #40724	; 0x9f14
   265ac:	mov	r1, r0
   265b0:	mov	r0, #1
   265b4:	movt	r2, #2
   265b8:	bl	113e8 <__printf_chk@plt>
   265bc:	movw	r1, #40746	; 0x9f2a
   265c0:	mov	r0, #0
   265c4:	mov	r2, #5
   265c8:	movt	r1, #2
   265cc:	bl	112b0 <dcgettext@plt>
   265d0:	movw	r2, #38194	; 0x9532
   265d4:	movw	r3, #38487	; 0x9657
   265d8:	mov	r1, r0
   265dc:	mov	r0, #1
   265e0:	movt	r2, #2
   265e4:	movt	r3, #2
   265e8:	bl	113e8 <__printf_chk@plt>
   265ec:	movw	r1, #40766	; 0x9f3e
   265f0:	mov	r0, #0
   265f4:	mov	r2, #5
   265f8:	movt	r1, #2
   265fc:	bl	112b0 <dcgettext@plt>
   26600:	movw	r2, #40805	; 0x9f65
   26604:	mov	r1, r0
   26608:	mov	r0, #1
   2660c:	movt	r2, #2
   26610:	pop	{fp, lr}
   26614:	b	113e8 <__printf_chk@plt>
   26618:	push	{r4, r5, r6, sl, fp, lr}
   2661c:	add	fp, sp, #16
   26620:	mov	r4, r2
   26624:	mov	r5, r1
   26628:	mov	r6, r0
   2662c:	bl	28938 <__assert_fail@plt+0x17484>
   26630:	cmp	r0, #0
   26634:	popne	{r4, r5, r6, sl, fp, pc}
   26638:	cmp	r6, #0
   2663c:	beq	26650 <__assert_fail@plt+0x1519c>
   26640:	cmp	r5, #0
   26644:	cmpne	r4, #0
   26648:	bne	26650 <__assert_fail@plt+0x1519c>
   2664c:	pop	{r4, r5, r6, sl, fp, pc}
   26650:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26654:	push	{r4, r5, r6, sl, fp, lr}
   26658:	add	fp, sp, #16
   2665c:	mov	r4, r2
   26660:	mov	r5, r1
   26664:	mov	r6, r0
   26668:	bl	28938 <__assert_fail@plt+0x17484>
   2666c:	cmp	r0, #0
   26670:	popne	{r4, r5, r6, sl, fp, pc}
   26674:	cmp	r6, #0
   26678:	beq	2668c <__assert_fail@plt+0x151d8>
   2667c:	cmp	r5, #0
   26680:	cmpne	r4, #0
   26684:	bne	2668c <__assert_fail@plt+0x151d8>
   26688:	pop	{r4, r5, r6, sl, fp, pc}
   2668c:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26690:	push	{fp, lr}
   26694:	mov	fp, sp
   26698:	bl	286b0 <__assert_fail@plt+0x171fc>
   2669c:	cmp	r0, #0
   266a0:	popne	{fp, pc}
   266a4:	bl	26bf0 <__assert_fail@plt+0x1573c>
   266a8:	push	{fp, lr}
   266ac:	mov	fp, sp
   266b0:	bl	286b0 <__assert_fail@plt+0x171fc>
   266b4:	cmp	r0, #0
   266b8:	popne	{fp, pc}
   266bc:	bl	26bf0 <__assert_fail@plt+0x1573c>
   266c0:	push	{fp, lr}
   266c4:	mov	fp, sp
   266c8:	bl	286b0 <__assert_fail@plt+0x171fc>
   266cc:	cmp	r0, #0
   266d0:	popne	{fp, pc}
   266d4:	bl	26bf0 <__assert_fail@plt+0x1573c>
   266d8:	push	{r4, r5, fp, lr}
   266dc:	add	fp, sp, #8
   266e0:	mov	r4, r1
   266e4:	mov	r5, r0
   266e8:	bl	286e0 <__assert_fail@plt+0x1722c>
   266ec:	cmp	r0, #0
   266f0:	popne	{r4, r5, fp, pc}
   266f4:	cmp	r5, #0
   266f8:	beq	26708 <__assert_fail@plt+0x15254>
   266fc:	cmp	r4, #0
   26700:	bne	26708 <__assert_fail@plt+0x15254>
   26704:	pop	{r4, r5, fp, pc}
   26708:	bl	26bf0 <__assert_fail@plt+0x1573c>
   2670c:	push	{fp, lr}
   26710:	mov	fp, sp
   26714:	cmp	r1, #0
   26718:	orreq	r1, r1, #1
   2671c:	bl	286e0 <__assert_fail@plt+0x1722c>
   26720:	cmp	r0, #0
   26724:	popne	{fp, pc}
   26728:	bl	26bf0 <__assert_fail@plt+0x1573c>
   2672c:	push	{fp, lr}
   26730:	mov	fp, sp
   26734:	clz	r3, r2
   26738:	lsr	ip, r3, #5
   2673c:	clz	r3, r1
   26740:	lsr	r3, r3, #5
   26744:	orrs	r3, r3, ip
   26748:	movwne	r1, #1
   2674c:	movwne	r2, #1
   26750:	bl	28938 <__assert_fail@plt+0x17484>
   26754:	cmp	r0, #0
   26758:	popne	{fp, pc}
   2675c:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26760:	push	{fp, lr}
   26764:	mov	fp, sp
   26768:	mov	r2, r1
   2676c:	mov	r1, r0
   26770:	mov	r0, #0
   26774:	bl	28938 <__assert_fail@plt+0x17484>
   26778:	cmp	r0, #0
   2677c:	popne	{fp, pc}
   26780:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26784:	push	{fp, lr}
   26788:	mov	fp, sp
   2678c:	mov	r2, r1
   26790:	mov	r1, r0
   26794:	clz	r0, r2
   26798:	clz	r3, r1
   2679c:	lsr	r0, r0, #5
   267a0:	lsr	r3, r3, #5
   267a4:	orrs	r0, r3, r0
   267a8:	movwne	r1, #1
   267ac:	movwne	r2, #1
   267b0:	mov	r0, #0
   267b4:	bl	28938 <__assert_fail@plt+0x17484>
   267b8:	cmp	r0, #0
   267bc:	popne	{fp, pc}
   267c0:	bl	26bf0 <__assert_fail@plt+0x1573c>
   267c4:	push	{r4, r5, r6, sl, fp, lr}
   267c8:	add	fp, sp, #16
   267cc:	ldr	r5, [r1]
   267d0:	mov	r4, r1
   267d4:	mov	r6, r0
   267d8:	cmp	r0, #0
   267dc:	beq	267f4 <__assert_fail@plt+0x15340>
   267e0:	mov	r0, #1
   267e4:	add	r0, r0, r5, lsr #1
   267e8:	adds	r5, r5, r0
   267ec:	bcc	267fc <__assert_fail@plt+0x15348>
   267f0:	b	26838 <__assert_fail@plt+0x15384>
   267f4:	cmp	r5, #0
   267f8:	movweq	r5, #64	; 0x40
   267fc:	mov	r0, r6
   26800:	mov	r1, r5
   26804:	mov	r2, #1
   26808:	bl	28938 <__assert_fail@plt+0x17484>
   2680c:	cmp	r5, #0
   26810:	mov	r1, r5
   26814:	movwne	r1, #1
   26818:	cmp	r0, #0
   2681c:	bne	26830 <__assert_fail@plt+0x1537c>
   26820:	clz	r2, r6
   26824:	lsr	r2, r2, #5
   26828:	orrs	r1, r2, r1
   2682c:	bne	26838 <__assert_fail@plt+0x15384>
   26830:	str	r5, [r4]
   26834:	pop	{r4, r5, r6, sl, fp, pc}
   26838:	bl	26bf0 <__assert_fail@plt+0x1573c>
   2683c:	push	{r4, r5, r6, r7, fp, lr}
   26840:	add	fp, sp, #16
   26844:	ldr	r5, [r1]
   26848:	mov	r6, r2
   2684c:	mov	r4, r1
   26850:	mov	r7, r0
   26854:	cmp	r0, #0
   26858:	beq	26870 <__assert_fail@plt+0x153bc>
   2685c:	mov	r0, #1
   26860:	add	r0, r0, r5, lsr #1
   26864:	adds	r5, r5, r0
   26868:	bcc	26888 <__assert_fail@plt+0x153d4>
   2686c:	b	268bc <__assert_fail@plt+0x15408>
   26870:	cmp	r5, #0
   26874:	bne	26888 <__assert_fail@plt+0x153d4>
   26878:	mov	r0, #64	; 0x40
   2687c:	cmp	r6, #64	; 0x40
   26880:	udiv	r5, r0, r6
   26884:	addhi	r5, r5, #1
   26888:	mov	r0, r7
   2688c:	mov	r1, r5
   26890:	mov	r2, r6
   26894:	bl	28938 <__assert_fail@plt+0x17484>
   26898:	cmp	r0, #0
   2689c:	bne	268b4 <__assert_fail@plt+0x15400>
   268a0:	cmp	r7, #0
   268a4:	beq	268bc <__assert_fail@plt+0x15408>
   268a8:	cmp	r6, #0
   268ac:	cmpne	r5, #0
   268b0:	bne	268bc <__assert_fail@plt+0x15408>
   268b4:	str	r5, [r4]
   268b8:	pop	{r4, r5, r6, r7, fp, pc}
   268bc:	bl	26bf0 <__assert_fail@plt+0x1573c>
   268c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   268c4:	add	fp, sp, #24
   268c8:	mov	r8, r1
   268cc:	ldr	r1, [r1]
   268d0:	mov	r5, r0
   268d4:	add	r0, r1, r1, asr #1
   268d8:	cmp	r0, r1
   268dc:	mvnvs	r0, #-2147483648	; 0x80000000
   268e0:	cmp	r0, r3
   268e4:	mov	r7, r0
   268e8:	movgt	r7, r3
   268ec:	cmn	r3, #1
   268f0:	movle	r7, r0
   268f4:	ldr	r0, [fp, #8]
   268f8:	cmn	r0, #1
   268fc:	ble	26924 <__assert_fail@plt+0x15470>
   26900:	cmp	r0, #0
   26904:	beq	26978 <__assert_fail@plt+0x154c4>
   26908:	cmn	r7, #1
   2690c:	ble	2694c <__assert_fail@plt+0x15498>
   26910:	mvn	r4, #-2147483648	; 0x80000000
   26914:	udiv	r6, r4, r0
   26918:	cmp	r6, r7
   2691c:	bge	26978 <__assert_fail@plt+0x154c4>
   26920:	b	26988 <__assert_fail@plt+0x154d4>
   26924:	cmn	r7, #1
   26928:	ble	26968 <__assert_fail@plt+0x154b4>
   2692c:	cmn	r0, #1
   26930:	beq	26978 <__assert_fail@plt+0x154c4>
   26934:	mov	r6, #-2147483648	; 0x80000000
   26938:	mvn	r4, #-2147483648	; 0x80000000
   2693c:	sdiv	r6, r6, r0
   26940:	cmp	r6, r7
   26944:	bge	26978 <__assert_fail@plt+0x154c4>
   26948:	b	26988 <__assert_fail@plt+0x154d4>
   2694c:	beq	26978 <__assert_fail@plt+0x154c4>
   26950:	mov	r6, #-2147483648	; 0x80000000
   26954:	mvn	r4, #-2147483648	; 0x80000000
   26958:	sdiv	r6, r6, r7
   2695c:	cmp	r6, r0
   26960:	bge	26978 <__assert_fail@plt+0x154c4>
   26964:	b	26988 <__assert_fail@plt+0x154d4>
   26968:	mvn	r4, #-2147483648	; 0x80000000
   2696c:	sdiv	r6, r4, r0
   26970:	cmp	r7, r6
   26974:	blt	26988 <__assert_fail@plt+0x154d4>
   26978:	mul	r6, r7, r0
   2697c:	mov	r4, #64	; 0x40
   26980:	cmp	r6, #63	; 0x3f
   26984:	bgt	26990 <__assert_fail@plt+0x154dc>
   26988:	sdiv	r7, r4, r0
   2698c:	mul	r6, r7, r0
   26990:	cmp	r5, #0
   26994:	moveq	r4, #0
   26998:	streq	r4, [r8]
   2699c:	sub	r4, r7, r1
   269a0:	cmp	r4, r2
   269a4:	bge	26a50 <__assert_fail@plt+0x1559c>
   269a8:	add	r7, r1, r2
   269ac:	mov	r6, #0
   269b0:	mov	r2, #0
   269b4:	cmp	r7, r3
   269b8:	movwgt	r6, #1
   269bc:	cmn	r3, #1
   269c0:	movwgt	r2, #1
   269c4:	cmp	r7, r1
   269c8:	bvs	26a84 <__assert_fail@plt+0x155d0>
   269cc:	ands	r1, r2, r6
   269d0:	bne	26a84 <__assert_fail@plt+0x155d0>
   269d4:	cmn	r0, #1
   269d8:	ble	26a00 <__assert_fail@plt+0x1554c>
   269dc:	cmp	r0, #0
   269e0:	beq	26a4c <__assert_fail@plt+0x15598>
   269e4:	cmn	r7, #1
   269e8:	ble	26a24 <__assert_fail@plt+0x15570>
   269ec:	mvn	r1, #-2147483648	; 0x80000000
   269f0:	udiv	r1, r1, r0
   269f4:	cmp	r1, r7
   269f8:	bge	26a4c <__assert_fail@plt+0x15598>
   269fc:	b	26a84 <__assert_fail@plt+0x155d0>
   26a00:	cmn	r7, #1
   26a04:	ble	26a3c <__assert_fail@plt+0x15588>
   26a08:	cmn	r0, #1
   26a0c:	beq	26a4c <__assert_fail@plt+0x15598>
   26a10:	mov	r1, #-2147483648	; 0x80000000
   26a14:	sdiv	r1, r1, r0
   26a18:	cmp	r1, r7
   26a1c:	bge	26a4c <__assert_fail@plt+0x15598>
   26a20:	b	26a84 <__assert_fail@plt+0x155d0>
   26a24:	beq	26a4c <__assert_fail@plt+0x15598>
   26a28:	mov	r1, #-2147483648	; 0x80000000
   26a2c:	sdiv	r1, r1, r7
   26a30:	cmp	r1, r0
   26a34:	bge	26a4c <__assert_fail@plt+0x15598>
   26a38:	b	26a84 <__assert_fail@plt+0x155d0>
   26a3c:	mvn	r1, #-2147483648	; 0x80000000
   26a40:	sdiv	r1, r1, r0
   26a44:	cmp	r7, r1
   26a48:	blt	26a84 <__assert_fail@plt+0x155d0>
   26a4c:	mul	r6, r7, r0
   26a50:	mov	r0, r5
   26a54:	mov	r1, r6
   26a58:	bl	286e0 <__assert_fail@plt+0x1722c>
   26a5c:	cmp	r6, #0
   26a60:	movwne	r6, #1
   26a64:	cmp	r0, #0
   26a68:	bne	26a7c <__assert_fail@plt+0x155c8>
   26a6c:	clz	r1, r5
   26a70:	lsr	r1, r1, #5
   26a74:	orrs	r1, r1, r6
   26a78:	bne	26a84 <__assert_fail@plt+0x155d0>
   26a7c:	str	r7, [r8]
   26a80:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26a84:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26a88:	push	{fp, lr}
   26a8c:	mov	fp, sp
   26a90:	mov	r1, #1
   26a94:	bl	2865c <__assert_fail@plt+0x171a8>
   26a98:	cmp	r0, #0
   26a9c:	popne	{fp, pc}
   26aa0:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26aa4:	push	{fp, lr}
   26aa8:	mov	fp, sp
   26aac:	bl	2865c <__assert_fail@plt+0x171a8>
   26ab0:	cmp	r0, #0
   26ab4:	popne	{fp, pc}
   26ab8:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26abc:	push	{fp, lr}
   26ac0:	mov	fp, sp
   26ac4:	mov	r1, #1
   26ac8:	bl	2865c <__assert_fail@plt+0x171a8>
   26acc:	cmp	r0, #0
   26ad0:	popne	{fp, pc}
   26ad4:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26ad8:	push	{fp, lr}
   26adc:	mov	fp, sp
   26ae0:	bl	2865c <__assert_fail@plt+0x171a8>
   26ae4:	cmp	r0, #0
   26ae8:	popne	{fp, pc}
   26aec:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26af0:	push	{r4, r5, r6, sl, fp, lr}
   26af4:	add	fp, sp, #16
   26af8:	mov	r5, r0
   26afc:	mov	r0, r1
   26b00:	mov	r4, r1
   26b04:	bl	286b0 <__assert_fail@plt+0x171fc>
   26b08:	cmp	r0, #0
   26b0c:	beq	26b28 <__assert_fail@plt+0x15674>
   26b10:	mov	r1, r5
   26b14:	mov	r2, r4
   26b18:	mov	r6, r0
   26b1c:	bl	1125c <memcpy@plt>
   26b20:	mov	r0, r6
   26b24:	pop	{r4, r5, r6, sl, fp, pc}
   26b28:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26b2c:	push	{r4, r5, r6, sl, fp, lr}
   26b30:	add	fp, sp, #16
   26b34:	mov	r5, r0
   26b38:	mov	r0, r1
   26b3c:	mov	r4, r1
   26b40:	bl	286b0 <__assert_fail@plt+0x171fc>
   26b44:	cmp	r0, #0
   26b48:	beq	26b64 <__assert_fail@plt+0x156b0>
   26b4c:	mov	r1, r5
   26b50:	mov	r2, r4
   26b54:	mov	r6, r0
   26b58:	bl	1125c <memcpy@plt>
   26b5c:	mov	r0, r6
   26b60:	pop	{r4, r5, r6, sl, fp, pc}
   26b64:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26b68:	push	{r4, r5, r6, sl, fp, lr}
   26b6c:	add	fp, sp, #16
   26b70:	mov	r5, r0
   26b74:	add	r0, r1, #1
   26b78:	mov	r4, r1
   26b7c:	bl	286b0 <__assert_fail@plt+0x171fc>
   26b80:	cmp	r0, #0
   26b84:	beq	26bac <__assert_fail@plt+0x156f8>
   26b88:	mov	r6, r0
   26b8c:	mov	r0, #0
   26b90:	mov	r1, r5
   26b94:	mov	r2, r4
   26b98:	strb	r0, [r6, r4]
   26b9c:	mov	r0, r6
   26ba0:	bl	1125c <memcpy@plt>
   26ba4:	mov	r0, r6
   26ba8:	pop	{r4, r5, r6, sl, fp, pc}
   26bac:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26bb0:	push	{r4, r5, r6, sl, fp, lr}
   26bb4:	add	fp, sp, #16
   26bb8:	mov	r4, r0
   26bbc:	bl	11394 <strlen@plt>
   26bc0:	add	r5, r0, #1
   26bc4:	mov	r0, r5
   26bc8:	bl	286b0 <__assert_fail@plt+0x171fc>
   26bcc:	cmp	r0, #0
   26bd0:	beq	26bec <__assert_fail@plt+0x15738>
   26bd4:	mov	r1, r4
   26bd8:	mov	r2, r5
   26bdc:	mov	r6, r0
   26be0:	bl	1125c <memcpy@plt>
   26be4:	mov	r0, r6
   26be8:	pop	{r4, r5, r6, sl, fp, pc}
   26bec:	bl	26bf0 <__assert_fail@plt+0x1573c>
   26bf0:	push	{fp, lr}
   26bf4:	mov	fp, sp
   26bf8:	movw	r0, #45408	; 0xb160
   26bfc:	movw	r1, #40881	; 0x9fb1
   26c00:	mov	r2, #5
   26c04:	movt	r0, #3
   26c08:	movt	r1, #2
   26c0c:	ldr	r4, [r0]
   26c10:	mov	r0, #0
   26c14:	bl	112b0 <dcgettext@plt>
   26c18:	movw	r2, #37954	; 0x9442
   26c1c:	mov	r3, r0
   26c20:	mov	r0, r4
   26c24:	mov	r1, #0
   26c28:	movt	r2, #2
   26c2c:	bl	1131c <error@plt>
   26c30:	bl	114a8 <abort@plt>
   26c34:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26c38:	add	fp, sp, #24
   26c3c:	sub	sp, sp, #16
   26c40:	mov	r8, r0
   26c44:	ldr	r0, [fp, #16]
   26c48:	mov	r7, r3
   26c4c:	mov	r4, r2
   26c50:	mov	r2, r1
   26c54:	add	r3, sp, #8
   26c58:	mov	r1, #0
   26c5c:	str	r0, [sp]
   26c60:	mov	r0, r8
   26c64:	bl	26d44 <__assert_fail@plt+0x15890>
   26c68:	cmp	r0, #0
   26c6c:	bne	26d18 <__assert_fail@plt+0x15864>
   26c70:	ldr	r6, [sp, #8]
   26c74:	ldr	r5, [sp, #12]
   26c78:	subs	r0, r6, r4
   26c7c:	sbcs	r0, r5, r7
   26c80:	blt	26ca4 <__assert_fail@plt+0x157f0>
   26c84:	ldr	r1, [fp, #8]
   26c88:	ldr	r0, [fp, #12]
   26c8c:	subs	r1, r1, r6
   26c90:	sbcs	r0, r0, r5
   26c94:	movge	r0, r6
   26c98:	movge	r1, r5
   26c9c:	subge	sp, fp, #24
   26ca0:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   26ca4:	subs	r0, r6, #1073741824	; 0x40000000
   26ca8:	sbcs	r0, r5, #0
   26cac:	blt	26cbc <__assert_fail@plt+0x15808>
   26cb0:	bl	113ac <__errno_location@plt>
   26cb4:	mov	r1, #75	; 0x4b
   26cb8:	b	26cd8 <__assert_fail@plt+0x15824>
   26cbc:	bl	113ac <__errno_location@plt>
   26cc0:	mvn	r2, #1073741824	; 0x40000000
   26cc4:	mvn	r1, #0
   26cc8:	subs	r2, r2, r6
   26ccc:	sbcs	r1, r1, r5
   26cd0:	movlt	r1, #34	; 0x22
   26cd4:	movge	r1, #75	; 0x4b
   26cd8:	str	r1, [r0]
   26cdc:	ldr	r6, [r0]
   26ce0:	ldr	r4, [fp, #24]
   26ce4:	ldr	r5, [fp, #20]
   26ce8:	mov	r0, r8
   26cec:	bl	14a4c <__assert_fail@plt+0x3598>
   26cf0:	subs	r1, r6, #22
   26cf4:	movw	r2, #39267	; 0x9963
   26cf8:	str	r0, [sp]
   26cfc:	mov	r3, r5
   26d00:	movne	r1, r6
   26d04:	cmp	r4, #0
   26d08:	movt	r2, #2
   26d0c:	movweq	r4, #1
   26d10:	mov	r0, r4
   26d14:	bl	1131c <error@plt>
   26d18:	cmp	r0, #1
   26d1c:	beq	26cb0 <__assert_fail@plt+0x157fc>
   26d20:	cmp	r0, #3
   26d24:	bne	26d34 <__assert_fail@plt+0x15880>
   26d28:	bl	113ac <__errno_location@plt>
   26d2c:	mov	r1, #0
   26d30:	b	26cd8 <__assert_fail@plt+0x15824>
   26d34:	bl	113ac <__errno_location@plt>
   26d38:	b	26cdc <__assert_fail@plt+0x15828>
   26d3c:	mov	r1, #10
   26d40:	b	26c34 <__assert_fail@plt+0x15780>
   26d44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26d48:	add	fp, sp, #28
   26d4c:	sub	sp, sp, #36	; 0x24
   26d50:	cmp	r2, #37	; 0x25
   26d54:	bcs	2863c <__assert_fail@plt+0x17188>
   26d58:	ldr	r8, [fp, #8]
   26d5c:	mov	r9, r3
   26d60:	mov	r6, r2
   26d64:	mov	r7, r1
   26d68:	mov	r4, r0
   26d6c:	bl	113ac <__errno_location@plt>
   26d70:	add	sl, sp, #32
   26d74:	cmp	r7, #0
   26d78:	mov	r5, r0
   26d7c:	mov	r0, #0
   26d80:	mov	r2, r6
   26d84:	mov	r3, #0
   26d88:	movne	sl, r7
   26d8c:	str	r0, [r5]
   26d90:	mov	r0, r4
   26d94:	mov	r1, sl
   26d98:	bl	1146c <__strtoll_internal@plt>
   26d9c:	mov	r7, r1
   26da0:	ldr	r1, [sl]
   26da4:	cmp	r1, r4
   26da8:	beq	26dd8 <__assert_fail@plt+0x15924>
   26dac:	mov	r6, r0
   26db0:	ldr	r0, [r5]
   26db4:	cmp	r0, #0
   26db8:	beq	26e18 <__assert_fail@plt+0x15964>
   26dbc:	mov	r5, #4
   26dc0:	cmp	r0, #34	; 0x22
   26dc4:	bne	2824c <__assert_fail@plt+0x16d98>
   26dc8:	mov	r5, #1
   26dcc:	cmp	r8, #0
   26dd0:	bne	26e24 <__assert_fail@plt+0x15970>
   26dd4:	b	28248 <__assert_fail@plt+0x16d94>
   26dd8:	mov	r5, #4
   26ddc:	cmp	r8, #0
   26de0:	beq	2824c <__assert_fail@plt+0x16d98>
   26de4:	mov	r6, r1
   26de8:	ldrb	r1, [r4]
   26dec:	cmp	r1, #0
   26df0:	beq	2824c <__assert_fail@plt+0x16d98>
   26df4:	mov	r0, r8
   26df8:	bl	113a0 <strchr@plt>
   26dfc:	cmp	r0, #0
   26e00:	beq	2824c <__assert_fail@plt+0x16d98>
   26e04:	mov	r1, r6
   26e08:	mov	r5, #0
   26e0c:	mov	r6, #1
   26e10:	mov	r7, #0
   26e14:	b	26e24 <__assert_fail@plt+0x15970>
   26e18:	mov	r5, r0
   26e1c:	cmp	r8, #0
   26e20:	beq	28248 <__assert_fail@plt+0x16d94>
   26e24:	ldrb	r4, [r1]
   26e28:	cmp	r4, #0
   26e2c:	beq	28248 <__assert_fail@plt+0x16d94>
   26e30:	str	r1, [sp, #20]
   26e34:	mov	r0, r8
   26e38:	mov	r1, r4
   26e3c:	bl	113a0 <strchr@plt>
   26e40:	cmp	r0, #0
   26e44:	beq	270d0 <__assert_fail@plt+0x15c1c>
   26e48:	sub	r0, r4, #69	; 0x45
   26e4c:	mov	r1, #1
   26e50:	mov	r3, #0
   26e54:	mov	r2, #1024	; 0x400
   26e58:	cmp	r0, #47	; 0x2f
   26e5c:	str	r1, [sp, #16]
   26e60:	bhi	26f9c <__assert_fail@plt+0x15ae8>
   26e64:	add	r1, pc, #0
   26e68:	ldr	pc, [r1, r0, lsl #2]
   26e6c:	andeq	r6, r2, ip, lsr #30
   26e70:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e74:	andeq	r6, r2, ip, lsr #30
   26e78:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e7c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e80:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e84:	andeq	r6, r2, ip, lsr #30
   26e88:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e8c:	andeq	r6, r2, ip, lsr #30
   26e90:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e94:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26e98:	andeq	r6, r2, ip, lsr #30
   26e9c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ea0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ea4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ea8:	andeq	r6, r2, ip, lsr #30
   26eac:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26eb0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26eb4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26eb8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ebc:	andeq	r6, r2, ip, lsr #30
   26ec0:	andeq	r6, r2, ip, lsr #30
   26ec4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ec8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ecc:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ed0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ed4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ed8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26edc:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ee0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ee4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ee8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26eec:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ef0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26ef4:	andeq	r6, r2, ip, lsr #30
   26ef8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26efc:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f00:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f04:	andeq	r6, r2, ip, lsr #30
   26f08:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f0c:	andeq	r6, r2, ip, lsr #30
   26f10:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f14:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f18:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f1c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f20:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f24:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   26f28:	andeq	r6, r2, ip, lsr #30
   26f2c:	mov	r0, r8
   26f30:	mov	r1, #48	; 0x30
   26f34:	bl	113a0 <strchr@plt>
   26f38:	cmp	r0, #0
   26f3c:	beq	26f68 <__assert_fail@plt+0x15ab4>
   26f40:	ldr	r1, [sp, #20]
   26f44:	ldrb	r0, [r1, #1]
   26f48:	cmp	r0, #66	; 0x42
   26f4c:	cmpne	r0, #68	; 0x44
   26f50:	bne	26f70 <__assert_fail@plt+0x15abc>
   26f54:	mov	r0, #2
   26f58:	mov	r2, #1000	; 0x3e8
   26f5c:	mov	r3, #0
   26f60:	str	r0, [sp, #16]
   26f64:	b	26f9c <__assert_fail@plt+0x15ae8>
   26f68:	mov	r3, #0
   26f6c:	b	26f98 <__assert_fail@plt+0x15ae4>
   26f70:	cmp	r0, #105	; 0x69
   26f74:	mov	r3, #0
   26f78:	bne	26f98 <__assert_fail@plt+0x15ae4>
   26f7c:	ldrb	r0, [r1, #2]
   26f80:	mov	r1, #1
   26f84:	mov	r2, #1024	; 0x400
   26f88:	cmp	r0, #66	; 0x42
   26f8c:	movweq	r1, #3
   26f90:	str	r1, [sp, #16]
   26f94:	b	26f9c <__assert_fail@plt+0x15ae8>
   26f98:	mov	r2, #1024	; 0x400
   26f9c:	sub	r0, r4, #66	; 0x42
   26fa0:	cmp	r0, #53	; 0x35
   26fa4:	bhi	270d0 <__assert_fail@plt+0x15c1c>
   26fa8:	add	r1, pc, #8
   26fac:	str	r3, [sp, #28]
   26fb0:	str	r2, [sp, #24]
   26fb4:	ldr	pc, [r1, r0, lsl #2]
   26fb8:	ldrdeq	r7, [r2], -r0
   26fbc:	ldrdeq	r7, [r2], -r0
   26fc0:	ldrdeq	r7, [r2], -r0
   26fc4:	andeq	r7, r2, r4, ror #3
   26fc8:	ldrdeq	r7, [r2], -r0
   26fcc:	muleq	r2, r0, r0
   26fd0:	ldrdeq	r7, [r2], -r0
   26fd4:	ldrdeq	r7, [r2], -r0
   26fd8:	ldrdeq	r7, [r2], -r0
   26fdc:	ldrdeq	r7, [r2], -r8
   26fe0:	ldrdeq	r7, [r2], -r0
   26fe4:	andeq	r7, r2, r8, lsl #2
   26fe8:	ldrdeq	r7, [r2], -r0
   26fec:	ldrdeq	r7, [r2], -r0
   26ff0:	andeq	r7, r2, r8, lsr #4
   26ff4:	ldrdeq	r7, [r2], -r0
   26ff8:	ldrdeq	r7, [r2], -r0
   26ffc:	ldrdeq	r7, [r2], -r0
   27000:	andeq	r7, r2, r8, asr #2
   27004:	ldrdeq	r7, [r2], -r0
   27008:	ldrdeq	r7, [r2], -r0
   2700c:	ldrdeq	r7, [r2], -r0
   27010:	ldrdeq	r7, [r2], -r0
   27014:	andeq	r7, r2, ip, ror #4
   27018:	andeq	r7, r2, ip, lsl #3
   2701c:	ldrdeq	r7, [r2], -r0
   27020:	ldrdeq	r7, [r2], -r0
   27024:	ldrdeq	r7, [r2], -r0
   27028:	ldrdeq	r7, [r2], -r0
   2702c:	ldrdeq	r7, [r2], -r0
   27030:	ldrdeq	r7, [r2], -r0
   27034:	ldrdeq	r7, [r2], -r0
   27038:			; <UNDEFINED> instruction: 0x000272b0
   2703c:	andeq	r8, r2, r8, lsr #4
   27040:	ldrdeq	r7, [r2], -r0
   27044:	ldrdeq	r7, [r2], -r0
   27048:	ldrdeq	r7, [r2], -r0
   2704c:	muleq	r2, r0, r0
   27050:	ldrdeq	r7, [r2], -r0
   27054:	ldrdeq	r7, [r2], -r0
   27058:	ldrdeq	r7, [r2], -r0
   2705c:	ldrdeq	r7, [r2], -r8
   27060:	ldrdeq	r7, [r2], -r0
   27064:	andeq	r7, r2, r8, lsl #2
   27068:	ldrdeq	r7, [r2], -r0
   2706c:	ldrdeq	r7, [r2], -r0
   27070:	ldrdeq	r7, [r2], -r0
   27074:	ldrdeq	r7, [r2], -r0
   27078:	ldrdeq	r7, [r2], -r0
   2707c:	ldrdeq	r7, [r2], -r0
   27080:	andeq	r7, r2, r8, asr #2
   27084:	ldrdeq	r7, [r2], -r0
   27088:	ldrdeq	r7, [r2], -r0
   2708c:	andeq	r7, r2, r4, asr #5
   27090:	cmn	r7, #1
   27094:	str	r9, [sp, #12]
   27098:	ble	272d8 <__assert_fail@plt+0x15e24>
   2709c:	ldr	r3, [sp, #28]
   270a0:	mvn	r0, #0
   270a4:	mvn	r1, #-2147483648	; 0x80000000
   270a8:	mvn	r8, #0
   270ac:	mvn	r9, #-2147483648	; 0x80000000
   270b0:	bl	28b50 <__assert_fail@plt+0x1769c>
   270b4:	ldr	r2, [sp, #24]
   270b8:	ldr	r3, [sp, #28]
   270bc:	subs	r0, r0, r6
   270c0:	mov	r4, #1
   270c4:	sbcs	r0, r1, r7
   270c8:	bge	27318 <__assert_fail@plt+0x15e64>
   270cc:	b	27330 <__assert_fail@plt+0x15e7c>
   270d0:	orr	r5, r5, #2
   270d4:	b	28248 <__assert_fail@plt+0x16d94>
   270d8:	cmn	r7, #1
   270dc:	ble	2736c <__assert_fail@plt+0x15eb8>
   270e0:	ldr	r3, [sp, #28]
   270e4:	mvn	r0, #0
   270e8:	mvn	r1, #-2147483648	; 0x80000000
   270ec:	bl	28b50 <__assert_fail@plt+0x1769c>
   270f0:	ldr	r2, [sp, #24]
   270f4:	ldr	r3, [sp, #28]
   270f8:	subs	r0, r0, r6
   270fc:	sbcs	r0, r1, r7
   27100:	bge	273a0 <__assert_fail@plt+0x15eec>
   27104:	b	27ab0 <__assert_fail@plt+0x165fc>
   27108:	cmn	r7, #1
   2710c:	str	r9, [sp, #12]
   27110:	ble	273b4 <__assert_fail@plt+0x15f00>
   27114:	ldr	r3, [sp, #28]
   27118:	mvn	r0, #0
   2711c:	mvn	r1, #-2147483648	; 0x80000000
   27120:	mvn	r8, #0
   27124:	mvn	r9, #-2147483648	; 0x80000000
   27128:	bl	28b50 <__assert_fail@plt+0x1769c>
   2712c:	ldr	r2, [sp, #24]
   27130:	ldr	r3, [sp, #28]
   27134:	subs	r0, r0, r6
   27138:	mov	r4, #1
   2713c:	sbcs	r0, r1, r7
   27140:	bge	273f4 <__assert_fail@plt+0x15f40>
   27144:	b	2740c <__assert_fail@plt+0x15f58>
   27148:	cmn	r7, #1
   2714c:	str	r9, [sp, #12]
   27150:	ble	27444 <__assert_fail@plt+0x15f90>
   27154:	ldr	r3, [sp, #28]
   27158:	mvn	r0, #0
   2715c:	mvn	r1, #-2147483648	; 0x80000000
   27160:	mvn	r9, #-2147483648	; 0x80000000
   27164:	str	r0, [sp, #8]
   27168:	mvn	r0, #0
   2716c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27170:	ldr	r2, [sp, #24]
   27174:	ldr	r3, [sp, #28]
   27178:	subs	r0, r0, r6
   2717c:	mov	r4, #1
   27180:	sbcs	r0, r1, r7
   27184:	bge	27488 <__assert_fail@plt+0x15fd4>
   27188:	b	274a4 <__assert_fail@plt+0x15ff0>
   2718c:	cmp	r7, #0
   27190:	str	r9, [sp, #12]
   27194:	blt	2778c <__assert_fail@plt+0x162d8>
   27198:	ldr	r3, [sp, #28]
   2719c:	mvn	r0, #0
   271a0:	mvn	r1, #-2147483648	; 0x80000000
   271a4:	mvn	r9, #-2147483648	; 0x80000000
   271a8:	str	r0, [sp, #8]
   271ac:	mvn	r0, #0
   271b0:	bl	28b50 <__assert_fail@plt+0x1769c>
   271b4:	ldr	r2, [sp, #24]
   271b8:	ldr	r3, [sp, #28]
   271bc:	subs	r0, r0, r6
   271c0:	mov	r4, #1
   271c4:	sbcs	r0, r1, r7
   271c8:	bge	277d0 <__assert_fail@plt+0x1631c>
   271cc:	b	277ec <__assert_fail@plt+0x16338>
   271d0:	cmn	r7, #1
   271d4:	ble	27828 <__assert_fail@plt+0x16374>
   271d8:	cmp	r7, #2097152	; 0x200000
   271dc:	blt	27858 <__assert_fail@plt+0x163a4>
   271e0:	b	27ab0 <__assert_fail@plt+0x165fc>
   271e4:	cmp	r7, #0
   271e8:	str	r9, [sp, #12]
   271ec:	blt	27868 <__assert_fail@plt+0x163b4>
   271f0:	ldr	r3, [sp, #28]
   271f4:	mvn	r0, #0
   271f8:	mvn	r1, #-2147483648	; 0x80000000
   271fc:	mvn	r9, #-2147483648	; 0x80000000
   27200:	str	r0, [sp, #8]
   27204:	mvn	r0, #0
   27208:	bl	28b50 <__assert_fail@plt+0x1769c>
   2720c:	ldr	r2, [sp, #24]
   27210:	ldr	r3, [sp, #28]
   27214:	subs	r0, r0, r6
   27218:	mov	r4, #1
   2721c:	sbcs	r0, r1, r7
   27220:	bge	278ac <__assert_fail@plt+0x163f8>
   27224:	b	278c8 <__assert_fail@plt+0x16414>
   27228:	cmp	r7, #0
   2722c:	str	r9, [sp, #12]
   27230:	blt	27904 <__assert_fail@plt+0x16450>
   27234:	ldr	r3, [sp, #28]
   27238:	mvn	r0, #0
   2723c:	mvn	r1, #-2147483648	; 0x80000000
   27240:	mvn	r8, #-2147483648	; 0x80000000
   27244:	str	r0, [sp, #8]
   27248:	mvn	r0, #0
   2724c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27250:	ldr	r2, [sp, #24]
   27254:	ldr	r3, [sp, #28]
   27258:	subs	r0, r0, r6
   2725c:	mov	r4, #1
   27260:	sbcs	r0, r1, r7
   27264:	bge	27948 <__assert_fail@plt+0x16494>
   27268:	b	27964 <__assert_fail@plt+0x164b0>
   2726c:	cmp	r7, #0
   27270:	str	r9, [sp, #12]
   27274:	blt	279a0 <__assert_fail@plt+0x164ec>
   27278:	ldr	r3, [sp, #28]
   2727c:	mvn	r0, #0
   27280:	mvn	r1, #-2147483648	; 0x80000000
   27284:	mvn	r9, #-2147483648	; 0x80000000
   27288:	str	r0, [sp, #8]
   2728c:	mvn	r0, #0
   27290:	bl	28b50 <__assert_fail@plt+0x1769c>
   27294:	ldr	r2, [sp, #24]
   27298:	ldr	r3, [sp, #28]
   2729c:	subs	r0, r0, r6
   272a0:	mov	r4, #1
   272a4:	sbcs	r0, r1, r7
   272a8:	bge	279e4 <__assert_fail@plt+0x16530>
   272ac:	b	27a00 <__assert_fail@plt+0x1654c>
   272b0:	cmn	r7, #1
   272b4:	ble	27a40 <__assert_fail@plt+0x1658c>
   272b8:	cmp	r7, #4194304	; 0x400000
   272bc:	blt	27a70 <__assert_fail@plt+0x165bc>
   272c0:	b	27ab0 <__assert_fail@plt+0x165fc>
   272c4:	cmn	r7, #1
   272c8:	ble	27a80 <__assert_fail@plt+0x165cc>
   272cc:	cmp	r7, #1073741824	; 0x40000000
   272d0:	bge	27ab0 <__assert_fail@plt+0x165fc>
   272d4:	b	27ad0 <__assert_fail@plt+0x1661c>
   272d8:	and	r0, r6, r7
   272dc:	cmn	r0, #1
   272e0:	beq	27318 <__assert_fail@plt+0x15e64>
   272e4:	mov	r0, #0
   272e8:	mov	r1, #-2147483648	; 0x80000000
   272ec:	mov	r2, r6
   272f0:	mov	r3, r7
   272f4:	mov	r8, #0
   272f8:	mov	r9, #-2147483648	; 0x80000000
   272fc:	bl	28a7c <__assert_fail@plt+0x175c8>
   27300:	ldr	r2, [sp, #24]
   27304:	ldr	r3, [sp, #28]
   27308:	mov	r4, #1
   2730c:	subs	r0, r0, r2
   27310:	sbcs	r0, r1, r3
   27314:	blt	274e0 <__assert_fail@plt+0x1602c>
   27318:	umull	r8, r0, r6, r2
   2731c:	mov	r4, #0
   27320:	mla	r0, r6, r3, r0
   27324:	mla	r9, r7, r2, r0
   27328:	cmp	r9, #0
   2732c:	blt	274e0 <__assert_fail@plt+0x1602c>
   27330:	ldr	r3, [sp, #28]
   27334:	mvn	r0, #-2147483648	; 0x80000000
   27338:	mvn	r1, #-2147483648	; 0x80000000
   2733c:	mov	r6, r4
   27340:	mvn	r4, #0
   27344:	str	r0, [sp, #8]
   27348:	mvn	r0, #0
   2734c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27350:	ldr	r2, [sp, #24]
   27354:	ldr	r3, [sp, #28]
   27358:	subs	r0, r0, r8
   2735c:	mov	r7, #1
   27360:	sbcs	r0, r1, r9
   27364:	bge	2751c <__assert_fail@plt+0x16068>
   27368:	b	27538 <__assert_fail@plt+0x16084>
   2736c:	and	r0, r6, r7
   27370:	cmn	r0, #1
   27374:	beq	273a0 <__assert_fail@plt+0x15eec>
   27378:	mov	r0, #0
   2737c:	mov	r1, #-2147483648	; 0x80000000
   27380:	mov	r2, r6
   27384:	mov	r3, r7
   27388:	bl	28a7c <__assert_fail@plt+0x175c8>
   2738c:	ldr	r2, [sp, #24]
   27390:	ldr	r3, [sp, #28]
   27394:	subs	r0, r0, r2
   27398:	sbcs	r0, r1, r3
   2739c:	blt	27ab0 <__assert_fail@plt+0x165fc>
   273a0:	umull	r0, r1, r6, r2
   273a4:	mla	r1, r6, r3, r1
   273a8:	mov	r6, r0
   273ac:	mla	r7, r7, r2, r1
   273b0:	b	28228 <__assert_fail@plt+0x16d74>
   273b4:	and	r0, r6, r7
   273b8:	cmn	r0, #1
   273bc:	beq	273f4 <__assert_fail@plt+0x15f40>
   273c0:	mov	r0, #0
   273c4:	mov	r1, #-2147483648	; 0x80000000
   273c8:	mov	r2, r6
   273cc:	mov	r3, r7
   273d0:	mov	r8, #0
   273d4:	mov	r9, #-2147483648	; 0x80000000
   273d8:	bl	28a7c <__assert_fail@plt+0x175c8>
   273dc:	ldr	r2, [sp, #24]
   273e0:	ldr	r3, [sp, #28]
   273e4:	mov	r4, #1
   273e8:	subs	r0, r0, r2
   273ec:	sbcs	r0, r1, r3
   273f0:	blt	275cc <__assert_fail@plt+0x16118>
   273f4:	umull	r8, r0, r6, r2
   273f8:	mov	r4, #0
   273fc:	mla	r0, r6, r3, r0
   27400:	mla	r9, r7, r2, r0
   27404:	cmp	r9, #0
   27408:	blt	275cc <__assert_fail@plt+0x16118>
   2740c:	ldr	r3, [sp, #28]
   27410:	mvn	r0, #0
   27414:	mvn	r1, #-2147483648	; 0x80000000
   27418:	str	r4, [sp, #8]
   2741c:	mvn	r6, #0
   27420:	mvn	r7, #-2147483648	; 0x80000000
   27424:	bl	28b50 <__assert_fail@plt+0x1769c>
   27428:	ldr	r4, [sp, #24]
   2742c:	ldr	r3, [sp, #28]
   27430:	subs	r0, r0, r8
   27434:	mov	r2, #1
   27438:	sbcs	r0, r1, r9
   2743c:	bge	27604 <__assert_fail@plt+0x16150>
   27440:	b	2773c <__assert_fail@plt+0x16288>
   27444:	and	r0, r6, r7
   27448:	cmn	r0, #1
   2744c:	beq	27488 <__assert_fail@plt+0x15fd4>
   27450:	mov	r0, #0
   27454:	mov	r1, #-2147483648	; 0x80000000
   27458:	mov	r2, r6
   2745c:	mov	r3, r7
   27460:	bl	28a7c <__assert_fail@plt+0x175c8>
   27464:	ldr	r2, [sp, #24]
   27468:	ldr	r3, [sp, #28]
   2746c:	mov	r4, #1
   27470:	mov	r9, #-2147483648	; 0x80000000
   27474:	subs	r0, r0, r2
   27478:	sbcs	r0, r1, r3
   2747c:	mov	r0, #0
   27480:	str	r0, [sp, #8]
   27484:	blt	27618 <__assert_fail@plt+0x16164>
   27488:	umull	r1, r0, r6, r2
   2748c:	mov	r4, #0
   27490:	mla	r0, r6, r3, r0
   27494:	str	r1, [sp, #8]
   27498:	mla	r9, r7, r2, r0
   2749c:	cmp	r9, #0
   274a0:	blt	27618 <__assert_fail@plt+0x16164>
   274a4:	ldr	r3, [sp, #28]
   274a8:	mvn	r0, #0
   274ac:	mvn	r1, #-2147483648	; 0x80000000
   274b0:	str	r4, [sp, #4]
   274b4:	mvn	r6, #0
   274b8:	mvn	r8, #-2147483648	; 0x80000000
   274bc:	bl	28b50 <__assert_fail@plt+0x1769c>
   274c0:	ldr	r4, [sp, #8]
   274c4:	ldr	r2, [sp, #24]
   274c8:	ldr	r3, [sp, #28]
   274cc:	mov	r7, #1
   274d0:	subs	r0, r0, r4
   274d4:	sbcs	r0, r1, r9
   274d8:	bge	27654 <__assert_fail@plt+0x161a0>
   274dc:	b	2766c <__assert_fail@plt+0x161b8>
   274e0:	mov	r0, #-2147483648	; 0x80000000
   274e4:	mov	r1, #-2147483648	; 0x80000000
   274e8:	mov	r2, r8
   274ec:	mov	r3, r9
   274f0:	mov	r6, r4
   274f4:	mov	r4, #0
   274f8:	str	r0, [sp, #8]
   274fc:	mov	r0, #0
   27500:	bl	28a7c <__assert_fail@plt+0x175c8>
   27504:	ldr	r2, [sp, #24]
   27508:	ldr	r3, [sp, #28]
   2750c:	mov	r7, #1
   27510:	subs	r0, r0, r2
   27514:	sbcs	r0, r1, r3
   27518:	blt	2758c <__assert_fail@plt+0x160d8>
   2751c:	umull	r4, r0, r8, r2
   27520:	mov	r7, r6
   27524:	mla	r0, r8, r3, r0
   27528:	mla	r0, r9, r2, r0
   2752c:	cmp	r0, #0
   27530:	str	r0, [sp, #8]
   27534:	blt	2758c <__assert_fail@plt+0x160d8>
   27538:	ldr	r3, [sp, #28]
   2753c:	mvn	r0, #0
   27540:	mvn	r1, #-2147483648	; 0x80000000
   27544:	mov	r9, r7
   27548:	mvn	r6, #0
   2754c:	mvn	r7, #-2147483648	; 0x80000000
   27550:	bl	28b50 <__assert_fail@plt+0x1769c>
   27554:	ldr	r8, [sp, #8]
   27558:	ldr	r3, [sp, #24]
   2755c:	ldr	ip, [sp, #28]
   27560:	subs	r0, r0, r4
   27564:	mov	r2, #1
   27568:	sbcs	r0, r1, r8
   2756c:	blt	27580 <__assert_fail@plt+0x160cc>
   27570:	umull	r6, r0, r4, r3
   27574:	mov	r2, #0
   27578:	mla	r0, r4, ip, r0
   2757c:	mla	r7, r8, r3, r0
   27580:	orr	r3, r2, r9
   27584:	ldr	r9, [sp, #12]
   27588:	b	28228 <__assert_fail@plt+0x16d74>
   2758c:	ldr	r8, [sp, #8]
   27590:	mov	r0, #0
   27594:	mov	r1, #-2147483648	; 0x80000000
   27598:	mov	r2, r4
   2759c:	mov	r9, r7
   275a0:	mov	r6, #0
   275a4:	mov	r7, #-2147483648	; 0x80000000
   275a8:	mov	r3, r8
   275ac:	bl	28a7c <__assert_fail@plt+0x175c8>
   275b0:	ldr	r3, [sp, #24]
   275b4:	ldr	ip, [sp, #28]
   275b8:	mov	r2, #1
   275bc:	subs	r0, r0, r3
   275c0:	sbcs	r0, r1, ip
   275c4:	bge	27570 <__assert_fail@plt+0x160bc>
   275c8:	b	27580 <__assert_fail@plt+0x160cc>
   275cc:	mov	r0, #0
   275d0:	mov	r1, #-2147483648	; 0x80000000
   275d4:	mov	r2, r8
   275d8:	mov	r3, r9
   275dc:	str	r4, [sp, #8]
   275e0:	mov	r6, #0
   275e4:	mov	r7, #-2147483648	; 0x80000000
   275e8:	bl	28a7c <__assert_fail@plt+0x175c8>
   275ec:	ldr	r4, [sp, #24]
   275f0:	ldr	r3, [sp, #28]
   275f4:	mov	r2, #1
   275f8:	subs	r0, r0, r4
   275fc:	sbcs	r0, r1, r3
   27600:	blt	2773c <__assert_fail@plt+0x16288>
   27604:	umull	r6, r0, r8, r4
   27608:	mov	r2, #0
   2760c:	mla	r0, r8, r3, r0
   27610:	mla	r7, r9, r4, r0
   27614:	b	2773c <__assert_fail@plt+0x16288>
   27618:	str	r4, [sp, #4]
   2761c:	ldr	r4, [sp, #8]
   27620:	mov	r0, #0
   27624:	mov	r1, #-2147483648	; 0x80000000
   27628:	mov	r3, r9
   2762c:	mov	r2, r4
   27630:	bl	28a7c <__assert_fail@plt+0x175c8>
   27634:	ldr	r2, [sp, #24]
   27638:	ldr	r3, [sp, #28]
   2763c:	mov	r7, #1
   27640:	mov	r6, #0
   27644:	mov	r8, #-2147483648	; 0x80000000
   27648:	subs	r0, r0, r2
   2764c:	sbcs	r0, r1, r3
   27650:	blt	276a4 <__assert_fail@plt+0x161f0>
   27654:	umull	r6, r0, r4, r2
   27658:	ldr	r7, [sp, #4]
   2765c:	mla	r0, r4, r3, r0
   27660:	mla	r8, r9, r2, r0
   27664:	cmp	r8, #0
   27668:	blt	276a4 <__assert_fail@plt+0x161f0>
   2766c:	ldr	r3, [sp, #28]
   27670:	mvn	r0, #0
   27674:	mvn	r1, #-2147483648	; 0x80000000
   27678:	str	r7, [sp, #8]
   2767c:	mvn	r4, #0
   27680:	mvn	r9, #-2147483648	; 0x80000000
   27684:	bl	28b50 <__assert_fail@plt+0x1769c>
   27688:	ldr	r2, [sp, #24]
   2768c:	ldr	r3, [sp, #28]
   27690:	subs	r0, r0, r6
   27694:	mov	r7, #1
   27698:	sbcs	r0, r1, r8
   2769c:	bge	276dc <__assert_fail@plt+0x16228>
   276a0:	b	276f4 <__assert_fail@plt+0x16240>
   276a4:	mov	r0, #0
   276a8:	mov	r1, #-2147483648	; 0x80000000
   276ac:	mov	r2, r6
   276b0:	mov	r3, r8
   276b4:	str	r7, [sp, #8]
   276b8:	bl	28a7c <__assert_fail@plt+0x175c8>
   276bc:	ldr	r2, [sp, #24]
   276c0:	ldr	r3, [sp, #28]
   276c4:	mov	r7, #1
   276c8:	mov	r4, #0
   276cc:	mov	r9, #-2147483648	; 0x80000000
   276d0:	subs	r0, r0, r2
   276d4:	sbcs	r0, r1, r3
   276d8:	blt	2774c <__assert_fail@plt+0x16298>
   276dc:	umull	r4, r0, r6, r2
   276e0:	ldr	r7, [sp, #8]
   276e4:	mla	r0, r6, r3, r0
   276e8:	mla	r9, r8, r2, r0
   276ec:	cmp	r9, #0
   276f0:	blt	2774c <__assert_fail@plt+0x16298>
   276f4:	ldr	r3, [sp, #28]
   276f8:	mvn	r0, #0
   276fc:	mvn	r1, #-2147483648	; 0x80000000
   27700:	str	r7, [sp, #8]
   27704:	mvn	r6, #0
   27708:	mvn	r7, #-2147483648	; 0x80000000
   2770c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27710:	ldr	r3, [sp, #24]
   27714:	ldr	ip, [sp, #28]
   27718:	subs	r0, r0, r4
   2771c:	mov	r2, #1
   27720:	mov	r8, r4
   27724:	sbcs	r0, r1, r9
   27728:	blt	2773c <__assert_fail@plt+0x16288>
   2772c:	umull	r6, r0, r8, r3
   27730:	mov	r2, #0
   27734:	mla	r0, r8, ip, r0
   27738:	mla	r7, r9, r3, r0
   2773c:	ldr	r0, [sp, #8]
   27740:	ldr	r9, [sp, #12]
   27744:	orr	r3, r2, r0
   27748:	b	28228 <__assert_fail@plt+0x16d74>
   2774c:	mov	r0, #0
   27750:	mov	r1, #-2147483648	; 0x80000000
   27754:	mov	r2, r4
   27758:	mov	r3, r9
   2775c:	str	r7, [sp, #8]
   27760:	mov	r8, r4
   27764:	bl	28a7c <__assert_fail@plt+0x175c8>
   27768:	ldr	r3, [sp, #24]
   2776c:	ldr	ip, [sp, #28]
   27770:	mov	r2, #1
   27774:	mov	r6, #0
   27778:	mov	r7, #-2147483648	; 0x80000000
   2777c:	subs	r0, r0, r3
   27780:	sbcs	r0, r1, ip
   27784:	bge	2772c <__assert_fail@plt+0x16278>
   27788:	b	2773c <__assert_fail@plt+0x16288>
   2778c:	and	r0, r6, r7
   27790:	cmn	r0, #1
   27794:	beq	277d0 <__assert_fail@plt+0x1631c>
   27798:	mov	r0, #0
   2779c:	mov	r1, #-2147483648	; 0x80000000
   277a0:	mov	r2, r6
   277a4:	mov	r3, r7
   277a8:	bl	28a7c <__assert_fail@plt+0x175c8>
   277ac:	ldr	r2, [sp, #24]
   277b0:	ldr	r3, [sp, #28]
   277b4:	mov	r4, #1
   277b8:	mov	r9, #-2147483648	; 0x80000000
   277bc:	subs	r0, r0, r2
   277c0:	sbcs	r0, r1, r3
   277c4:	mov	r0, #0
   277c8:	str	r0, [sp, #8]
   277cc:	blt	27ae0 <__assert_fail@plt+0x1662c>
   277d0:	umull	r1, r0, r6, r2
   277d4:	mov	r4, #0
   277d8:	mla	r0, r6, r3, r0
   277dc:	str	r1, [sp, #8]
   277e0:	mla	r9, r7, r2, r0
   277e4:	cmp	r9, #0
   277e8:	blt	27ae0 <__assert_fail@plt+0x1662c>
   277ec:	ldr	r3, [sp, #28]
   277f0:	mvn	r0, #0
   277f4:	mvn	r1, #-2147483648	; 0x80000000
   277f8:	str	r4, [sp, #4]
   277fc:	mvn	r8, #0
   27800:	mvn	r4, #-2147483648	; 0x80000000
   27804:	bl	28b50 <__assert_fail@plt+0x1769c>
   27808:	ldr	r6, [sp, #8]
   2780c:	ldr	r2, [sp, #24]
   27810:	ldr	r3, [sp, #28]
   27814:	mov	r7, #1
   27818:	subs	r0, r0, r6
   2781c:	sbcs	r0, r1, r9
   27820:	bge	27b1c <__assert_fail@plt+0x16668>
   27824:	b	27b34 <__assert_fail@plt+0x16680>
   27828:	and	r0, r6, r7
   2782c:	cmn	r0, #1
   27830:	beq	27858 <__assert_fail@plt+0x163a4>
   27834:	mov	r0, #0
   27838:	mov	r1, #-2147483648	; 0x80000000
   2783c:	mov	r2, r6
   27840:	mov	r3, r7
   27844:	bl	28a7c <__assert_fail@plt+0x175c8>
   27848:	ldr	r3, [sp, #28]
   2784c:	subs	r0, r0, #1024	; 0x400
   27850:	sbcs	r0, r1, #0
   27854:	blt	27ab0 <__assert_fail@plt+0x165fc>
   27858:	lsl	r0, r7, #10
   2785c:	orr	r7, r0, r6, lsr #22
   27860:	lsl	r6, r6, #10
   27864:	b	28228 <__assert_fail@plt+0x16d74>
   27868:	and	r0, r6, r7
   2786c:	cmn	r0, #1
   27870:	beq	278ac <__assert_fail@plt+0x163f8>
   27874:	mov	r0, #0
   27878:	mov	r1, #-2147483648	; 0x80000000
   2787c:	mov	r2, r6
   27880:	mov	r3, r7
   27884:	bl	28a7c <__assert_fail@plt+0x175c8>
   27888:	ldr	r2, [sp, #24]
   2788c:	ldr	r3, [sp, #28]
   27890:	mov	r4, #1
   27894:	mov	r9, #-2147483648	; 0x80000000
   27898:	subs	r0, r0, r2
   2789c:	sbcs	r0, r1, r3
   278a0:	mov	r0, #0
   278a4:	str	r0, [sp, #8]
   278a8:	blt	27df8 <__assert_fail@plt+0x16944>
   278ac:	umull	r1, r0, r6, r2
   278b0:	mov	r4, #0
   278b4:	mla	r0, r6, r3, r0
   278b8:	str	r1, [sp, #8]
   278bc:	mla	r9, r7, r2, r0
   278c0:	cmp	r9, #0
   278c4:	blt	27df8 <__assert_fail@plt+0x16944>
   278c8:	ldr	r3, [sp, #28]
   278cc:	mvn	r0, #0
   278d0:	mvn	r1, #-2147483648	; 0x80000000
   278d4:	str	r4, [sp, #4]
   278d8:	mvn	r8, #0
   278dc:	mvn	r4, #-2147483648	; 0x80000000
   278e0:	bl	28b50 <__assert_fail@plt+0x1769c>
   278e4:	ldr	r6, [sp, #8]
   278e8:	ldr	r2, [sp, #24]
   278ec:	ldr	r3, [sp, #28]
   278f0:	mov	r7, #1
   278f4:	subs	r0, r0, r6
   278f8:	sbcs	r0, r1, r9
   278fc:	bge	27e34 <__assert_fail@plt+0x16980>
   27900:	b	27e4c <__assert_fail@plt+0x16998>
   27904:	and	r0, r6, r7
   27908:	cmn	r0, #1
   2790c:	beq	27948 <__assert_fail@plt+0x16494>
   27910:	mov	r0, #0
   27914:	mov	r1, #-2147483648	; 0x80000000
   27918:	mov	r2, r6
   2791c:	mov	r3, r7
   27920:	bl	28a7c <__assert_fail@plt+0x175c8>
   27924:	ldr	r2, [sp, #24]
   27928:	ldr	r3, [sp, #28]
   2792c:	mov	r4, #1
   27930:	mov	r8, #-2147483648	; 0x80000000
   27934:	subs	r0, r0, r2
   27938:	sbcs	r0, r1, r3
   2793c:	mov	r0, #0
   27940:	str	r0, [sp, #8]
   27944:	blt	28074 <__assert_fail@plt+0x16bc0>
   27948:	umull	r1, r0, r6, r2
   2794c:	mov	r4, #0
   27950:	mla	r0, r6, r3, r0
   27954:	str	r1, [sp, #8]
   27958:	mla	r8, r7, r2, r0
   2795c:	cmp	r8, #0
   27960:	blt	28074 <__assert_fail@plt+0x16bc0>
   27964:	ldr	r3, [sp, #28]
   27968:	mvn	r0, #0
   2796c:	mvn	r1, #-2147483648	; 0x80000000
   27970:	str	r4, [sp, #4]
   27974:	mvn	r9, #0
   27978:	mvn	r4, #-2147483648	; 0x80000000
   2797c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27980:	ldr	r6, [sp, #8]
   27984:	ldr	r2, [sp, #24]
   27988:	ldr	r3, [sp, #28]
   2798c:	mov	r7, #1
   27990:	subs	r0, r0, r6
   27994:	sbcs	r0, r1, r8
   27998:	bge	280b0 <__assert_fail@plt+0x16bfc>
   2799c:	b	280c8 <__assert_fail@plt+0x16c14>
   279a0:	and	r0, r6, r7
   279a4:	cmn	r0, #1
   279a8:	beq	279e4 <__assert_fail@plt+0x16530>
   279ac:	mov	r0, #0
   279b0:	mov	r1, #-2147483648	; 0x80000000
   279b4:	mov	r2, r6
   279b8:	mov	r3, r7
   279bc:	bl	28a7c <__assert_fail@plt+0x175c8>
   279c0:	ldr	r2, [sp, #24]
   279c4:	ldr	r3, [sp, #28]
   279c8:	mov	r4, #1
   279cc:	mov	r9, #-2147483648	; 0x80000000
   279d0:	subs	r0, r0, r2
   279d4:	sbcs	r0, r1, r3
   279d8:	mov	r0, #0
   279dc:	str	r0, [sp, #8]
   279e0:	blt	28290 <__assert_fail@plt+0x16ddc>
   279e4:	umull	r1, r0, r6, r2
   279e8:	mov	r4, #0
   279ec:	mla	r0, r6, r3, r0
   279f0:	str	r1, [sp, #8]
   279f4:	mla	r9, r7, r2, r0
   279f8:	cmp	r9, #0
   279fc:	blt	28290 <__assert_fail@plt+0x16ddc>
   27a00:	ldr	r3, [sp, #28]
   27a04:	mvn	r0, #0
   27a08:	mvn	r1, #-2147483648	; 0x80000000
   27a0c:	str	r4, [sp]
   27a10:	mvn	r8, #-2147483648	; 0x80000000
   27a14:	str	r0, [sp, #4]
   27a18:	mvn	r0, #0
   27a1c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27a20:	ldr	r6, [sp, #8]
   27a24:	ldr	r2, [sp, #24]
   27a28:	ldr	r3, [sp, #28]
   27a2c:	mov	r7, #1
   27a30:	subs	r0, r0, r6
   27a34:	sbcs	r0, r1, r9
   27a38:	bge	282d0 <__assert_fail@plt+0x16e1c>
   27a3c:	b	282ec <__assert_fail@plt+0x16e38>
   27a40:	and	r0, r6, r7
   27a44:	cmn	r0, #1
   27a48:	beq	27a70 <__assert_fail@plt+0x165bc>
   27a4c:	mov	r0, #0
   27a50:	mov	r1, #-2147483648	; 0x80000000
   27a54:	mov	r2, r6
   27a58:	mov	r3, r7
   27a5c:	bl	28a7c <__assert_fail@plt+0x175c8>
   27a60:	ldr	r3, [sp, #28]
   27a64:	subs	r0, r0, #512	; 0x200
   27a68:	sbcs	r0, r1, #0
   27a6c:	blt	27ab0 <__assert_fail@plt+0x165fc>
   27a70:	lsl	r0, r7, #9
   27a74:	orr	r7, r0, r6, lsr #23
   27a78:	lsl	r6, r6, #9
   27a7c:	b	28228 <__assert_fail@plt+0x16d74>
   27a80:	and	r0, r6, r7
   27a84:	cmn	r0, #1
   27a88:	beq	27ad0 <__assert_fail@plt+0x1661c>
   27a8c:	mov	r0, #0
   27a90:	mov	r1, #-2147483648	; 0x80000000
   27a94:	mov	r2, r6
   27a98:	mov	r3, r7
   27a9c:	bl	28a7c <__assert_fail@plt+0x175c8>
   27aa0:	ldr	r3, [sp, #28]
   27aa4:	subs	r0, r0, #2
   27aa8:	sbcs	r0, r1, #0
   27aac:	bge	27ad0 <__assert_fail@plt+0x1661c>
   27ab0:	mvn	r0, #-2147483648	; 0x80000000
   27ab4:	cmp	r7, #0
   27ab8:	mvn	r6, #0
   27abc:	mov	r3, #1
   27ac0:	movlt	r0, #-2147483648	; 0x80000000
   27ac4:	movwlt	r6, #0
   27ac8:	mov	r7, r0
   27acc:	b	28228 <__assert_fail@plt+0x16d74>
   27ad0:	lsl	r0, r7, #1
   27ad4:	orr	r7, r0, r6, lsr #31
   27ad8:	lsl	r6, r6, #1
   27adc:	b	28228 <__assert_fail@plt+0x16d74>
   27ae0:	ldr	r6, [sp, #8]
   27ae4:	mov	r0, #0
   27ae8:	mov	r1, #-2147483648	; 0x80000000
   27aec:	mov	r3, r9
   27af0:	str	r4, [sp, #4]
   27af4:	mov	r2, r6
   27af8:	bl	28a7c <__assert_fail@plt+0x175c8>
   27afc:	ldr	r2, [sp, #24]
   27b00:	ldr	r3, [sp, #28]
   27b04:	mov	r7, #1
   27b08:	mov	r8, #0
   27b0c:	mov	r4, #-2147483648	; 0x80000000
   27b10:	subs	r0, r0, r2
   27b14:	sbcs	r0, r1, r3
   27b18:	blt	27b6c <__assert_fail@plt+0x166b8>
   27b1c:	umull	r8, r0, r6, r2
   27b20:	ldr	r7, [sp, #4]
   27b24:	mla	r0, r6, r3, r0
   27b28:	mla	r4, r9, r2, r0
   27b2c:	cmp	r4, #0
   27b30:	blt	27b6c <__assert_fail@plt+0x166b8>
   27b34:	ldr	r3, [sp, #28]
   27b38:	mvn	r0, #0
   27b3c:	mvn	r1, #-2147483648	; 0x80000000
   27b40:	str	r7, [sp, #8]
   27b44:	mvn	r7, #0
   27b48:	mvn	r9, #-2147483648	; 0x80000000
   27b4c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27b50:	ldr	r2, [sp, #24]
   27b54:	ldr	r3, [sp, #28]
   27b58:	subs	r0, r0, r8
   27b5c:	mov	r6, #1
   27b60:	sbcs	r0, r1, r4
   27b64:	bge	27ba4 <__assert_fail@plt+0x166f0>
   27b68:	b	27bbc <__assert_fail@plt+0x16708>
   27b6c:	mov	r0, #0
   27b70:	mov	r1, #-2147483648	; 0x80000000
   27b74:	mov	r2, r8
   27b78:	mov	r3, r4
   27b7c:	str	r7, [sp, #8]
   27b80:	bl	28a7c <__assert_fail@plt+0x175c8>
   27b84:	ldr	r2, [sp, #24]
   27b88:	ldr	r3, [sp, #28]
   27b8c:	mov	r6, #1
   27b90:	mov	r7, #0
   27b94:	mov	r9, #-2147483648	; 0x80000000
   27b98:	subs	r0, r0, r2
   27b9c:	sbcs	r0, r1, r3
   27ba0:	blt	27bfc <__assert_fail@plt+0x16748>
   27ba4:	umull	r7, r0, r8, r2
   27ba8:	ldr	r6, [sp, #8]
   27bac:	mla	r0, r8, r3, r0
   27bb0:	mla	r9, r4, r2, r0
   27bb4:	cmp	r9, #0
   27bb8:	blt	27bfc <__assert_fail@plt+0x16748>
   27bbc:	ldr	r3, [sp, #28]
   27bc0:	mvn	r0, #0
   27bc4:	mvn	r1, #-2147483648	; 0x80000000
   27bc8:	str	r6, [sp, #8]
   27bcc:	mvn	r8, #0
   27bd0:	mvn	r4, #-2147483648	; 0x80000000
   27bd4:	bl	28b50 <__assert_fail@plt+0x1769c>
   27bd8:	ldr	r2, [sp, #24]
   27bdc:	ldr	r3, [sp, #28]
   27be0:	subs	r0, r0, r7
   27be4:	sbcs	r0, r1, r9
   27be8:	bge	27c40 <__assert_fail@plt+0x1678c>
   27bec:	mov	r0, #1
   27bf0:	mov	r6, #0
   27bf4:	str	r0, [sp, #8]
   27bf8:	b	27c58 <__assert_fail@plt+0x167a4>
   27bfc:	mov	r0, #0
   27c00:	mov	r1, #-2147483648	; 0x80000000
   27c04:	mov	r2, r7
   27c08:	mov	r3, r9
   27c0c:	str	r6, [sp, #8]
   27c10:	bl	28a7c <__assert_fail@plt+0x175c8>
   27c14:	ldr	r2, [sp, #24]
   27c18:	ldr	r3, [sp, #28]
   27c1c:	subs	r0, r0, r2
   27c20:	sbcs	r0, r1, r3
   27c24:	bge	27c40 <__assert_fail@plt+0x1678c>
   27c28:	mov	r0, #1
   27c2c:	mov	r8, #0
   27c30:	mov	r4, #-2147483648	; 0x80000000
   27c34:	mov	r6, #0
   27c38:	str	r0, [sp, #8]
   27c3c:	b	27c90 <__assert_fail@plt+0x167dc>
   27c40:	umull	r8, r0, r7, r2
   27c44:	mov	r6, #0
   27c48:	mla	r0, r7, r3, r0
   27c4c:	mla	r4, r9, r2, r0
   27c50:	cmp	r4, #0
   27c54:	blt	27c90 <__assert_fail@plt+0x167dc>
   27c58:	ldr	r3, [sp, #28]
   27c5c:	mvn	r0, #0
   27c60:	mvn	r1, #-2147483648	; 0x80000000
   27c64:	mvn	r9, #0
   27c68:	mvn	r7, #-2147483648	; 0x80000000
   27c6c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27c70:	ldr	r2, [sp, #24]
   27c74:	ldr	r3, [sp, #28]
   27c78:	subs	r0, r0, r8
   27c7c:	sbcs	r0, r1, r4
   27c80:	bge	27ccc <__assert_fail@plt+0x16818>
   27c84:	mov	r0, #1
   27c88:	str	r0, [sp, #8]
   27c8c:	b	27ce0 <__assert_fail@plt+0x1682c>
   27c90:	mov	r0, #0
   27c94:	mov	r1, #-2147483648	; 0x80000000
   27c98:	mov	r2, r8
   27c9c:	mov	r3, r4
   27ca0:	bl	28a7c <__assert_fail@plt+0x175c8>
   27ca4:	ldr	r2, [sp, #24]
   27ca8:	ldr	r3, [sp, #28]
   27cac:	subs	r0, r0, r2
   27cb0:	sbcs	r0, r1, r3
   27cb4:	bge	27ccc <__assert_fail@plt+0x16818>
   27cb8:	mov	r0, #1
   27cbc:	mov	r9, #0
   27cc0:	mov	r7, #-2147483648	; 0x80000000
   27cc4:	str	r0, [sp, #8]
   27cc8:	b	27d1c <__assert_fail@plt+0x16868>
   27ccc:	umull	r9, r0, r8, r2
   27cd0:	mla	r0, r8, r3, r0
   27cd4:	mla	r7, r4, r2, r0
   27cd8:	cmp	r7, #0
   27cdc:	blt	27d1c <__assert_fail@plt+0x16868>
   27ce0:	ldr	r3, [sp, #28]
   27ce4:	mvn	r0, #0
   27ce8:	mvn	r1, #-2147483648	; 0x80000000
   27cec:	mvn	r8, #0
   27cf0:	mvn	r4, #-2147483648	; 0x80000000
   27cf4:	bl	28b50 <__assert_fail@plt+0x1769c>
   27cf8:	ldr	r2, [sp, #24]
   27cfc:	ldr	r3, [sp, #28]
   27d00:	subs	r0, r0, r9
   27d04:	sbcs	r0, r1, r7
   27d08:	bge	27d5c <__assert_fail@plt+0x168a8>
   27d0c:	ldr	r9, [sp, #12]
   27d10:	mov	r0, #1
   27d14:	str	r0, [sp, #8]
   27d18:	b	27d74 <__assert_fail@plt+0x168c0>
   27d1c:	mov	r0, #0
   27d20:	mov	r1, #-2147483648	; 0x80000000
   27d24:	mov	r2, r9
   27d28:	mov	r3, r7
   27d2c:	bl	28a7c <__assert_fail@plt+0x175c8>
   27d30:	ldr	r2, [sp, #24]
   27d34:	ldr	r3, [sp, #28]
   27d38:	subs	r0, r0, r2
   27d3c:	sbcs	r0, r1, r3
   27d40:	bge	27d5c <__assert_fail@plt+0x168a8>
   27d44:	ldr	r9, [sp, #12]
   27d48:	mov	r0, #1
   27d4c:	mov	r8, #0
   27d50:	mov	r4, #-2147483648	; 0x80000000
   27d54:	str	r0, [sp, #8]
   27d58:	b	27dc4 <__assert_fail@plt+0x16910>
   27d5c:	umull	r8, r0, r9, r2
   27d60:	mla	r0, r9, r3, r0
   27d64:	ldr	r9, [sp, #12]
   27d68:	mla	r4, r7, r2, r0
   27d6c:	cmp	r4, #0
   27d70:	blt	27dc4 <__assert_fail@plt+0x16910>
   27d74:	ldr	r3, [sp, #28]
   27d78:	mvn	r0, #0
   27d7c:	mvn	r1, #-2147483648	; 0x80000000
   27d80:	mvn	r6, #0
   27d84:	bl	28b50 <__assert_fail@plt+0x1769c>
   27d88:	ldr	r7, [sp, #24]
   27d8c:	ldr	r3, [sp, #28]
   27d90:	subs	r0, r0, r8
   27d94:	mov	r2, #1
   27d98:	sbcs	r0, r1, r4
   27d9c:	mvn	r0, #-2147483648	; 0x80000000
   27da0:	blt	27db4 <__assert_fail@plt+0x16900>
   27da4:	umull	r6, r0, r8, r7
   27da8:	mov	r2, #0
   27dac:	mla	r0, r8, r3, r0
   27db0:	mla	r0, r4, r7, r0
   27db4:	ldr	r1, [sp, #8]
   27db8:	mov	r7, r0
   27dbc:	orr	r3, r2, r1
   27dc0:	b	28228 <__assert_fail@plt+0x16d74>
   27dc4:	mov	r0, #0
   27dc8:	mov	r1, #-2147483648	; 0x80000000
   27dcc:	mov	r2, r8
   27dd0:	mov	r3, r4
   27dd4:	bl	28a7c <__assert_fail@plt+0x175c8>
   27dd8:	ldr	r7, [sp, #24]
   27ddc:	ldr	r3, [sp, #28]
   27de0:	mov	r2, #1
   27de4:	subs	r0, r0, r7
   27de8:	sbcs	r0, r1, r3
   27dec:	mov	r0, #-2147483648	; 0x80000000
   27df0:	bge	27da4 <__assert_fail@plt+0x168f0>
   27df4:	b	27db4 <__assert_fail@plt+0x16900>
   27df8:	ldr	r6, [sp, #8]
   27dfc:	mov	r0, #0
   27e00:	mov	r1, #-2147483648	; 0x80000000
   27e04:	mov	r3, r9
   27e08:	str	r4, [sp, #4]
   27e0c:	mov	r2, r6
   27e10:	bl	28a7c <__assert_fail@plt+0x175c8>
   27e14:	ldr	r2, [sp, #24]
   27e18:	ldr	r3, [sp, #28]
   27e1c:	mov	r7, #1
   27e20:	mov	r8, #0
   27e24:	mov	r4, #-2147483648	; 0x80000000
   27e28:	subs	r0, r0, r2
   27e2c:	sbcs	r0, r1, r3
   27e30:	blt	27e88 <__assert_fail@plt+0x169d4>
   27e34:	umull	r8, r0, r6, r2
   27e38:	ldr	r7, [sp, #4]
   27e3c:	mla	r0, r6, r3, r0
   27e40:	mla	r4, r9, r2, r0
   27e44:	cmp	r4, #0
   27e48:	blt	27e88 <__assert_fail@plt+0x169d4>
   27e4c:	ldr	r3, [sp, #28]
   27e50:	mvn	r0, #0
   27e54:	mvn	r1, #-2147483648	; 0x80000000
   27e58:	str	r7, [sp, #4]
   27e5c:	mvn	r7, #0
   27e60:	mvn	r9, #-2147483648	; 0x80000000
   27e64:	bl	28b50 <__assert_fail@plt+0x1769c>
   27e68:	ldr	r2, [sp, #24]
   27e6c:	ldr	r3, [sp, #28]
   27e70:	subs	r0, r0, r8
   27e74:	mov	r6, #1
   27e78:	sbcs	r0, r1, r4
   27e7c:	str	r6, [sp, #8]
   27e80:	bge	27ec4 <__assert_fail@plt+0x16a10>
   27e84:	b	27ee0 <__assert_fail@plt+0x16a2c>
   27e88:	mov	r0, #0
   27e8c:	mov	r1, #-2147483648	; 0x80000000
   27e90:	mov	r2, r8
   27e94:	mov	r3, r4
   27e98:	str	r7, [sp, #4]
   27e9c:	bl	28a7c <__assert_fail@plt+0x175c8>
   27ea0:	ldr	r2, [sp, #24]
   27ea4:	ldr	r3, [sp, #28]
   27ea8:	mov	r7, #1
   27eac:	mov	r9, #-2147483648	; 0x80000000
   27eb0:	str	r7, [sp, #8]
   27eb4:	mov	r7, #0
   27eb8:	subs	r0, r0, r2
   27ebc:	sbcs	r0, r1, r3
   27ec0:	blt	27f18 <__assert_fail@plt+0x16a64>
   27ec4:	umull	r7, r0, r8, r2
   27ec8:	mla	r0, r8, r3, r0
   27ecc:	mla	r9, r4, r2, r0
   27ed0:	ldr	r0, [sp, #4]
   27ed4:	cmp	r9, #0
   27ed8:	str	r0, [sp, #8]
   27edc:	blt	27f18 <__assert_fail@plt+0x16a64>
   27ee0:	ldr	r3, [sp, #28]
   27ee4:	mvn	r0, #0
   27ee8:	mvn	r1, #-2147483648	; 0x80000000
   27eec:	mvn	r4, #0
   27ef0:	mvn	r8, #-2147483648	; 0x80000000
   27ef4:	bl	28b50 <__assert_fail@plt+0x1769c>
   27ef8:	ldr	r2, [sp, #24]
   27efc:	ldr	r3, [sp, #28]
   27f00:	subs	r0, r0, r7
   27f04:	sbcs	r0, r1, r9
   27f08:	bge	27f54 <__assert_fail@plt+0x16aa0>
   27f0c:	mov	r0, #1
   27f10:	str	r0, [sp, #8]
   27f14:	b	27f68 <__assert_fail@plt+0x16ab4>
   27f18:	mov	r0, #0
   27f1c:	mov	r1, #-2147483648	; 0x80000000
   27f20:	mov	r2, r7
   27f24:	mov	r3, r9
   27f28:	bl	28a7c <__assert_fail@plt+0x175c8>
   27f2c:	ldr	r2, [sp, #24]
   27f30:	ldr	r3, [sp, #28]
   27f34:	subs	r0, r0, r2
   27f38:	sbcs	r0, r1, r3
   27f3c:	bge	27f54 <__assert_fail@plt+0x16aa0>
   27f40:	mov	r0, #1
   27f44:	mov	r4, #0
   27f48:	mov	r8, #-2147483648	; 0x80000000
   27f4c:	str	r0, [sp, #8]
   27f50:	b	27f9c <__assert_fail@plt+0x16ae8>
   27f54:	umull	r4, r0, r7, r2
   27f58:	mla	r0, r7, r3, r0
   27f5c:	mla	r8, r9, r2, r0
   27f60:	cmp	r8, #0
   27f64:	blt	27f9c <__assert_fail@plt+0x16ae8>
   27f68:	ldr	r3, [sp, #28]
   27f6c:	mvn	r0, #0
   27f70:	mvn	r1, #-2147483648	; 0x80000000
   27f74:	mvn	r6, #0
   27f78:	mvn	r9, #-2147483648	; 0x80000000
   27f7c:	bl	28b50 <__assert_fail@plt+0x1769c>
   27f80:	ldr	r2, [sp, #24]
   27f84:	ldr	r3, [sp, #28]
   27f88:	subs	r0, r0, r4
   27f8c:	sbcs	r0, r1, r8
   27f90:	bge	27fd4 <__assert_fail@plt+0x16b20>
   27f94:	mov	r8, #1
   27f98:	b	27fec <__assert_fail@plt+0x16b38>
   27f9c:	mov	r0, #0
   27fa0:	mov	r1, #-2147483648	; 0x80000000
   27fa4:	mov	r2, r4
   27fa8:	mov	r3, r8
   27fac:	bl	28a7c <__assert_fail@plt+0x175c8>
   27fb0:	ldr	r2, [sp, #24]
   27fb4:	ldr	r3, [sp, #28]
   27fb8:	subs	r0, r0, r2
   27fbc:	sbcs	r0, r1, r3
   27fc0:	bge	27fd4 <__assert_fail@plt+0x16b20>
   27fc4:	mov	r8, #1
   27fc8:	mov	r6, #0
   27fcc:	mov	r9, #-2147483648	; 0x80000000
   27fd0:	b	2803c <__assert_fail@plt+0x16b88>
   27fd4:	umull	r6, r0, r4, r2
   27fd8:	mla	r0, r4, r3, r0
   27fdc:	mla	r9, r8, r2, r0
   27fe0:	ldr	r8, [sp, #8]
   27fe4:	cmp	r9, #0
   27fe8:	blt	2803c <__assert_fail@plt+0x16b88>
   27fec:	ldr	r3, [sp, #28]
   27ff0:	mvn	r0, #0
   27ff4:	mvn	r1, #-2147483648	; 0x80000000
   27ff8:	mvn	r4, #0
   27ffc:	mvn	r7, #-2147483648	; 0x80000000
   28000:	bl	28b50 <__assert_fail@plt+0x1769c>
   28004:	ldr	r3, [sp, #24]
   28008:	ldr	ip, [sp, #28]
   2800c:	subs	r0, r0, r6
   28010:	mov	r2, #1
   28014:	sbcs	r0, r1, r9
   28018:	blt	2802c <__assert_fail@plt+0x16b78>
   2801c:	umull	r4, r0, r6, r3
   28020:	mov	r2, #0
   28024:	mla	r0, r6, ip, r0
   28028:	mla	r7, r9, r3, r0
   2802c:	ldr	r9, [sp, #12]
   28030:	orr	r3, r2, r8
   28034:	mov	r6, r4
   28038:	b	28228 <__assert_fail@plt+0x16d74>
   2803c:	mov	r0, #0
   28040:	mov	r1, #-2147483648	; 0x80000000
   28044:	mov	r2, r6
   28048:	mov	r3, r9
   2804c:	bl	28a7c <__assert_fail@plt+0x175c8>
   28050:	ldr	r3, [sp, #24]
   28054:	ldr	ip, [sp, #28]
   28058:	mov	r2, #1
   2805c:	mov	r4, #0
   28060:	mov	r7, #-2147483648	; 0x80000000
   28064:	subs	r0, r0, r3
   28068:	sbcs	r0, r1, ip
   2806c:	bge	2801c <__assert_fail@plt+0x16b68>
   28070:	b	2802c <__assert_fail@plt+0x16b78>
   28074:	ldr	r6, [sp, #8]
   28078:	mov	r0, #0
   2807c:	mov	r1, #-2147483648	; 0x80000000
   28080:	mov	r3, r8
   28084:	str	r4, [sp, #4]
   28088:	mov	r2, r6
   2808c:	bl	28a7c <__assert_fail@plt+0x175c8>
   28090:	ldr	r2, [sp, #24]
   28094:	ldr	r3, [sp, #28]
   28098:	mov	r7, #1
   2809c:	mov	r9, #0
   280a0:	mov	r4, #-2147483648	; 0x80000000
   280a4:	subs	r0, r0, r2
   280a8:	sbcs	r0, r1, r3
   280ac:	blt	28104 <__assert_fail@plt+0x16c50>
   280b0:	umull	r9, r0, r6, r2
   280b4:	ldr	r7, [sp, #4]
   280b8:	mla	r0, r6, r3, r0
   280bc:	mla	r4, r8, r2, r0
   280c0:	cmp	r4, #0
   280c4:	blt	28104 <__assert_fail@plt+0x16c50>
   280c8:	ldr	r3, [sp, #28]
   280cc:	mvn	r0, #0
   280d0:	mvn	r1, #-2147483648	; 0x80000000
   280d4:	str	r7, [sp, #4]
   280d8:	mvn	r8, #0
   280dc:	mvn	r7, #-2147483648	; 0x80000000
   280e0:	bl	28b50 <__assert_fail@plt+0x1769c>
   280e4:	ldr	r2, [sp, #24]
   280e8:	ldr	r3, [sp, #28]
   280ec:	subs	r0, r0, r9
   280f0:	mov	r6, #1
   280f4:	sbcs	r0, r1, r4
   280f8:	str	r6, [sp, #8]
   280fc:	bge	28140 <__assert_fail@plt+0x16c8c>
   28100:	b	2815c <__assert_fail@plt+0x16ca8>
   28104:	mov	r0, #0
   28108:	mov	r1, #-2147483648	; 0x80000000
   2810c:	mov	r2, r9
   28110:	mov	r3, r4
   28114:	str	r7, [sp, #4]
   28118:	bl	28a7c <__assert_fail@plt+0x175c8>
   2811c:	ldr	r2, [sp, #24]
   28120:	ldr	r3, [sp, #28]
   28124:	mov	r7, #1
   28128:	mov	r8, #0
   2812c:	str	r7, [sp, #8]
   28130:	mov	r7, #-2147483648	; 0x80000000
   28134:	subs	r0, r0, r2
   28138:	sbcs	r0, r1, r3
   2813c:	blt	28190 <__assert_fail@plt+0x16cdc>
   28140:	umull	r8, r0, r9, r2
   28144:	mla	r0, r9, r3, r0
   28148:	mla	r7, r4, r2, r0
   2814c:	ldr	r0, [sp, #4]
   28150:	cmp	r7, #0
   28154:	str	r0, [sp, #8]
   28158:	blt	28190 <__assert_fail@plt+0x16cdc>
   2815c:	ldr	r3, [sp, #28]
   28160:	mvn	r0, #0
   28164:	mvn	r1, #-2147483648	; 0x80000000
   28168:	mvn	r4, #0
   2816c:	mvn	r9, #-2147483648	; 0x80000000
   28170:	bl	28b50 <__assert_fail@plt+0x1769c>
   28174:	ldr	r2, [sp, #24]
   28178:	ldr	r3, [sp, #28]
   2817c:	subs	r0, r0, r8
   28180:	sbcs	r0, r1, r7
   28184:	bge	281c8 <__assert_fail@plt+0x16d14>
   28188:	mov	r8, #1
   2818c:	b	281e0 <__assert_fail@plt+0x16d2c>
   28190:	mov	r0, #0
   28194:	mov	r1, #-2147483648	; 0x80000000
   28198:	mov	r2, r8
   2819c:	mov	r3, r7
   281a0:	bl	28a7c <__assert_fail@plt+0x175c8>
   281a4:	ldr	r2, [sp, #24]
   281a8:	ldr	r3, [sp, #28]
   281ac:	subs	r0, r0, r2
   281b0:	sbcs	r0, r1, r3
   281b4:	bge	281c8 <__assert_fail@plt+0x16d14>
   281b8:	mov	r8, #1
   281bc:	mov	r4, #0
   281c0:	mov	r9, #-2147483648	; 0x80000000
   281c4:	b	28258 <__assert_fail@plt+0x16da4>
   281c8:	umull	r4, r0, r8, r2
   281cc:	mla	r0, r8, r3, r0
   281d0:	ldr	r8, [sp, #8]
   281d4:	mla	r9, r7, r2, r0
   281d8:	cmp	r9, #0
   281dc:	blt	28258 <__assert_fail@plt+0x16da4>
   281e0:	ldr	r3, [sp, #28]
   281e4:	mvn	r0, #0
   281e8:	mvn	r1, #-2147483648	; 0x80000000
   281ec:	mvn	r6, #0
   281f0:	mvn	r7, #-2147483648	; 0x80000000
   281f4:	bl	28b50 <__assert_fail@plt+0x1769c>
   281f8:	ldr	r3, [sp, #24]
   281fc:	ldr	ip, [sp, #28]
   28200:	subs	r0, r0, r4
   28204:	mov	r2, #1
   28208:	sbcs	r0, r1, r9
   2820c:	blt	28220 <__assert_fail@plt+0x16d6c>
   28210:	umull	r6, r0, r4, r3
   28214:	mov	r2, #0
   28218:	mla	r0, r4, ip, r0
   2821c:	mla	r7, r9, r3, r0
   28220:	ldr	r9, [sp, #12]
   28224:	orr	r3, r2, r8
   28228:	ldr	r1, [sp, #20]
   2822c:	ldr	r2, [sp, #16]
   28230:	orr	r5, r3, r5
   28234:	add	r0, r1, r2
   28238:	str	r0, [sl]
   2823c:	ldrb	r0, [r1, r2]
   28240:	cmp	r0, #0
   28244:	orrne	r5, r5, #2
   28248:	strd	r6, [r9]
   2824c:	mov	r0, r5
   28250:	sub	sp, fp, #28
   28254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28258:	mov	r0, #0
   2825c:	mov	r1, #-2147483648	; 0x80000000
   28260:	mov	r2, r4
   28264:	mov	r3, r9
   28268:	bl	28a7c <__assert_fail@plt+0x175c8>
   2826c:	ldr	r3, [sp, #24]
   28270:	ldr	ip, [sp, #28]
   28274:	mov	r2, #1
   28278:	mov	r6, #0
   2827c:	mov	r7, #-2147483648	; 0x80000000
   28280:	subs	r0, r0, r3
   28284:	sbcs	r0, r1, ip
   28288:	bge	28210 <__assert_fail@plt+0x16d5c>
   2828c:	b	28220 <__assert_fail@plt+0x16d6c>
   28290:	ldr	r6, [sp, #8]
   28294:	mov	r0, #0
   28298:	mov	r1, #-2147483648	; 0x80000000
   2829c:	mov	r3, r9
   282a0:	str	r4, [sp]
   282a4:	mov	r2, r6
   282a8:	bl	28a7c <__assert_fail@plt+0x175c8>
   282ac:	ldr	r2, [sp, #24]
   282b0:	ldr	r3, [sp, #28]
   282b4:	mov	r7, #1
   282b8:	mov	r8, #-2147483648	; 0x80000000
   282bc:	subs	r0, r0, r2
   282c0:	sbcs	r0, r1, r3
   282c4:	mov	r0, #0
   282c8:	str	r0, [sp, #4]
   282cc:	blt	2832c <__assert_fail@plt+0x16e78>
   282d0:	umull	r1, r0, r6, r2
   282d4:	ldr	r7, [sp]
   282d8:	mla	r0, r6, r3, r0
   282dc:	str	r1, [sp, #4]
   282e0:	mla	r8, r9, r2, r0
   282e4:	cmp	r8, #0
   282e8:	blt	2832c <__assert_fail@plt+0x16e78>
   282ec:	ldr	r3, [sp, #28]
   282f0:	mvn	r0, #0
   282f4:	mvn	r1, #-2147483648	; 0x80000000
   282f8:	str	r7, [sp]
   282fc:	mvn	r7, #0
   28300:	mvn	r4, #-2147483648	; 0x80000000
   28304:	bl	28b50 <__assert_fail@plt+0x1769c>
   28308:	mov	r6, #1
   2830c:	ldr	r2, [sp, #24]
   28310:	ldr	r3, [sp, #28]
   28314:	str	r6, [sp, #8]
   28318:	ldr	r6, [sp, #4]
   2831c:	subs	r0, r0, r6
   28320:	sbcs	r0, r1, r8
   28324:	bge	2836c <__assert_fail@plt+0x16eb8>
   28328:	b	28388 <__assert_fail@plt+0x16ed4>
   2832c:	ldr	r6, [sp, #4]
   28330:	mov	r0, #0
   28334:	mov	r1, #-2147483648	; 0x80000000
   28338:	mov	r3, r8
   2833c:	str	r7, [sp]
   28340:	mov	r2, r6
   28344:	bl	28a7c <__assert_fail@plt+0x175c8>
   28348:	ldr	r2, [sp, #24]
   2834c:	ldr	r3, [sp, #28]
   28350:	mov	r7, #1
   28354:	mov	r4, #-2147483648	; 0x80000000
   28358:	str	r7, [sp, #8]
   2835c:	mov	r7, #0
   28360:	subs	r0, r0, r2
   28364:	sbcs	r0, r1, r3
   28368:	blt	283c0 <__assert_fail@plt+0x16f0c>
   2836c:	umull	r7, r0, r6, r2
   28370:	mla	r0, r6, r3, r0
   28374:	mla	r4, r8, r2, r0
   28378:	ldr	r0, [sp]
   2837c:	cmp	r4, #0
   28380:	str	r0, [sp, #8]
   28384:	blt	283c0 <__assert_fail@plt+0x16f0c>
   28388:	ldr	r3, [sp, #28]
   2838c:	mvn	r0, #0
   28390:	mvn	r1, #-2147483648	; 0x80000000
   28394:	mvn	r9, #0
   28398:	mvn	r8, #-2147483648	; 0x80000000
   2839c:	bl	28b50 <__assert_fail@plt+0x1769c>
   283a0:	ldr	r2, [sp, #24]
   283a4:	ldr	r3, [sp, #28]
   283a8:	subs	r0, r0, r7
   283ac:	sbcs	r0, r1, r4
   283b0:	bge	283fc <__assert_fail@plt+0x16f48>
   283b4:	mov	r0, #1
   283b8:	str	r0, [sp, #8]
   283bc:	b	28410 <__assert_fail@plt+0x16f5c>
   283c0:	mov	r0, #0
   283c4:	mov	r1, #-2147483648	; 0x80000000
   283c8:	mov	r2, r7
   283cc:	mov	r3, r4
   283d0:	bl	28a7c <__assert_fail@plt+0x175c8>
   283d4:	ldr	r2, [sp, #24]
   283d8:	ldr	r3, [sp, #28]
   283dc:	subs	r0, r0, r2
   283e0:	sbcs	r0, r1, r3
   283e4:	bge	283fc <__assert_fail@plt+0x16f48>
   283e8:	mov	r0, #1
   283ec:	mov	r9, #0
   283f0:	mov	r8, #-2147483648	; 0x80000000
   283f4:	str	r0, [sp, #8]
   283f8:	b	28448 <__assert_fail@plt+0x16f94>
   283fc:	umull	r9, r0, r7, r2
   28400:	mla	r0, r7, r3, r0
   28404:	mla	r8, r4, r2, r0
   28408:	cmp	r8, #0
   2840c:	blt	28448 <__assert_fail@plt+0x16f94>
   28410:	ldr	r3, [sp, #28]
   28414:	mvn	r0, #0
   28418:	mvn	r1, #-2147483648	; 0x80000000
   2841c:	mvn	r4, #0
   28420:	mvn	r7, #-2147483648	; 0x80000000
   28424:	bl	28b50 <__assert_fail@plt+0x1769c>
   28428:	ldr	r2, [sp, #24]
   2842c:	ldr	r3, [sp, #28]
   28430:	subs	r0, r0, r9
   28434:	sbcs	r0, r1, r8
   28438:	bge	28484 <__assert_fail@plt+0x16fd0>
   2843c:	mov	r0, #1
   28440:	str	r0, [sp, #8]
   28444:	b	28498 <__assert_fail@plt+0x16fe4>
   28448:	mov	r0, #0
   2844c:	mov	r1, #-2147483648	; 0x80000000
   28450:	mov	r2, r9
   28454:	mov	r3, r8
   28458:	bl	28a7c <__assert_fail@plt+0x175c8>
   2845c:	ldr	r2, [sp, #24]
   28460:	ldr	r3, [sp, #28]
   28464:	subs	r0, r0, r2
   28468:	sbcs	r0, r1, r3
   2846c:	bge	28484 <__assert_fail@plt+0x16fd0>
   28470:	mov	r0, #1
   28474:	mov	r4, #0
   28478:	mov	r7, #-2147483648	; 0x80000000
   2847c:	str	r0, [sp, #8]
   28480:	b	284d0 <__assert_fail@plt+0x1701c>
   28484:	umull	r4, r0, r9, r2
   28488:	mla	r0, r9, r3, r0
   2848c:	mla	r7, r8, r2, r0
   28490:	cmp	r7, #0
   28494:	blt	284d0 <__assert_fail@plt+0x1701c>
   28498:	ldr	r3, [sp, #28]
   2849c:	mvn	r0, #0
   284a0:	mvn	r1, #-2147483648	; 0x80000000
   284a4:	mvn	r8, #0
   284a8:	mvn	r9, #-2147483648	; 0x80000000
   284ac:	bl	28b50 <__assert_fail@plt+0x1769c>
   284b0:	ldr	r2, [sp, #24]
   284b4:	ldr	r3, [sp, #28]
   284b8:	subs	r0, r0, r4
   284bc:	sbcs	r0, r1, r7
   284c0:	bge	2850c <__assert_fail@plt+0x17058>
   284c4:	mov	r0, #1
   284c8:	str	r0, [sp, #8]
   284cc:	b	28520 <__assert_fail@plt+0x1706c>
   284d0:	mov	r0, #0
   284d4:	mov	r1, #-2147483648	; 0x80000000
   284d8:	mov	r2, r4
   284dc:	mov	r3, r7
   284e0:	bl	28a7c <__assert_fail@plt+0x175c8>
   284e4:	ldr	r2, [sp, #24]
   284e8:	ldr	r3, [sp, #28]
   284ec:	subs	r0, r0, r2
   284f0:	sbcs	r0, r1, r3
   284f4:	bge	2850c <__assert_fail@plt+0x17058>
   284f8:	mov	r0, #1
   284fc:	mov	r8, #0
   28500:	mov	r9, #-2147483648	; 0x80000000
   28504:	str	r0, [sp, #8]
   28508:	b	2855c <__assert_fail@plt+0x170a8>
   2850c:	umull	r8, r0, r4, r2
   28510:	mla	r0, r4, r3, r0
   28514:	mla	r9, r7, r2, r0
   28518:	cmp	r9, #0
   2851c:	blt	2855c <__assert_fail@plt+0x170a8>
   28520:	ldr	r3, [sp, #28]
   28524:	mvn	r0, #0
   28528:	mvn	r1, #-2147483648	; 0x80000000
   2852c:	mvn	r4, #0
   28530:	mvn	r6, #-2147483648	; 0x80000000
   28534:	bl	28b50 <__assert_fail@plt+0x1769c>
   28538:	ldr	r2, [sp, #24]
   2853c:	ldr	r3, [sp, #28]
   28540:	subs	r0, r0, r8
   28544:	sbcs	r0, r1, r9
   28548:	bge	2859c <__assert_fail@plt+0x170e8>
   2854c:	ldr	r9, [sp, #12]
   28550:	mov	r0, #1
   28554:	str	r0, [sp, #8]
   28558:	b	285b4 <__assert_fail@plt+0x17100>
   2855c:	mov	r0, #0
   28560:	mov	r1, #-2147483648	; 0x80000000
   28564:	mov	r2, r8
   28568:	mov	r3, r9
   2856c:	bl	28a7c <__assert_fail@plt+0x175c8>
   28570:	ldr	r2, [sp, #24]
   28574:	ldr	r3, [sp, #28]
   28578:	subs	r0, r0, r2
   2857c:	sbcs	r0, r1, r3
   28580:	bge	2859c <__assert_fail@plt+0x170e8>
   28584:	ldr	r9, [sp, #12]
   28588:	mov	r0, #1
   2858c:	mov	r4, #0
   28590:	mov	r6, #-2147483648	; 0x80000000
   28594:	str	r0, [sp, #8]
   28598:	b	28600 <__assert_fail@plt+0x1714c>
   2859c:	umull	r4, r0, r8, r2
   285a0:	mla	r0, r8, r3, r0
   285a4:	mla	r6, r9, r2, r0
   285a8:	ldr	r9, [sp, #12]
   285ac:	cmp	r6, #0
   285b0:	blt	28600 <__assert_fail@plt+0x1714c>
   285b4:	ldr	r3, [sp, #28]
   285b8:	mvn	r0, #0
   285bc:	mvn	r1, #-2147483648	; 0x80000000
   285c0:	mov	r8, r6
   285c4:	mvn	r6, #0
   285c8:	mvn	r7, #-2147483648	; 0x80000000
   285cc:	bl	28b50 <__assert_fail@plt+0x1769c>
   285d0:	ldr	r3, [sp, #24]
   285d4:	ldr	ip, [sp, #28]
   285d8:	subs	r0, r0, r4
   285dc:	mov	r2, #1
   285e0:	sbcs	r0, r1, r8
   285e4:	blt	285f8 <__assert_fail@plt+0x17144>
   285e8:	umull	r6, r0, r4, r3
   285ec:	mov	r2, #0
   285f0:	mla	r0, r4, ip, r0
   285f4:	mla	r7, r8, r3, r0
   285f8:	ldr	r0, [sp, #8]
   285fc:	b	27744 <__assert_fail@plt+0x16290>
   28600:	mov	r0, #0
   28604:	mov	r1, #-2147483648	; 0x80000000
   28608:	mov	r2, r4
   2860c:	mov	r3, r6
   28610:	bl	28a7c <__assert_fail@plt+0x175c8>
   28614:	ldr	r3, [sp, #24]
   28618:	ldr	ip, [sp, #28]
   2861c:	mov	r8, r6
   28620:	mov	r2, #1
   28624:	mov	r6, #0
   28628:	mov	r7, #-2147483648	; 0x80000000
   2862c:	subs	r0, r0, r3
   28630:	sbcs	r0, r1, ip
   28634:	bge	285e8 <__assert_fail@plt+0x17134>
   28638:	b	285f8 <__assert_fail@plt+0x17144>
   2863c:	movw	r0, #40898	; 0x9fc2
   28640:	movw	r1, #40936	; 0x9fe8
   28644:	movw	r3, #40952	; 0x9ff8
   28648:	mov	r2, #85	; 0x55
   2864c:	movt	r0, #2
   28650:	movt	r1, #2
   28654:	movt	r3, #2
   28658:	bl	114b4 <__assert_fail@plt>
   2865c:	clz	r2, r1
   28660:	clz	r3, r0
   28664:	lsr	r2, r2, #5
   28668:	lsr	r3, r3, #5
   2866c:	orrs	r2, r3, r2
   28670:	movwne	r1, #1
   28674:	movwne	r0, #1
   28678:	cmp	r1, #0
   2867c:	beq	286ac <__assert_fail@plt+0x171f8>
   28680:	mvn	r2, #-2147483648	; 0x80000000
   28684:	udiv	r2, r2, r1
   28688:	cmp	r2, r0
   2868c:	bcs	286ac <__assert_fail@plt+0x171f8>
   28690:	push	{fp, lr}
   28694:	mov	fp, sp
   28698:	bl	113ac <__errno_location@plt>
   2869c:	mov	r1, #12
   286a0:	str	r1, [r0]
   286a4:	mov	r0, #0
   286a8:	pop	{fp, pc}
   286ac:	b	111b4 <calloc@plt>
   286b0:	cmp	r0, #0
   286b4:	movweq	r0, #1
   286b8:	cmn	r0, #1
   286bc:	ble	286c4 <__assert_fail@plt+0x17210>
   286c0:	b	11328 <malloc@plt>
   286c4:	push	{fp, lr}
   286c8:	mov	fp, sp
   286cc:	bl	113ac <__errno_location@plt>
   286d0:	mov	r1, #12
   286d4:	str	r1, [r0]
   286d8:	mov	r0, #0
   286dc:	pop	{fp, pc}
   286e0:	push	{fp, lr}
   286e4:	mov	fp, sp
   286e8:	cmp	r0, #0
   286ec:	beq	28708 <__assert_fail@plt+0x17254>
   286f0:	cmp	r1, #0
   286f4:	beq	28714 <__assert_fail@plt+0x17260>
   286f8:	cmn	r1, #1
   286fc:	ble	28720 <__assert_fail@plt+0x1726c>
   28700:	pop	{fp, lr}
   28704:	b	112bc <realloc@plt>
   28708:	mov	r0, r1
   2870c:	pop	{fp, lr}
   28710:	b	286b0 <__assert_fail@plt+0x171fc>
   28714:	bl	28878 <__assert_fail@plt+0x173c4>
   28718:	mov	r0, #0
   2871c:	pop	{fp, pc}
   28720:	bl	113ac <__errno_location@plt>
   28724:	mov	r1, #12
   28728:	str	r1, [r0]
   2872c:	mov	r0, #0
   28730:	pop	{fp, pc}
   28734:	push	{r4, r5, r6, sl, fp, lr}
   28738:	add	fp, sp, #16
   2873c:	mov	r4, r0
   28740:	bl	11304 <__fpending@plt>
   28744:	ldr	r6, [r4]
   28748:	mov	r5, r0
   2874c:	mov	r0, r4
   28750:	bl	12a8c <__assert_fail@plt+0x15d8>
   28754:	tst	r6, #32
   28758:	bne	28790 <__assert_fail@plt+0x172dc>
   2875c:	cmp	r0, #0
   28760:	mov	r4, r0
   28764:	mvnne	r4, #0
   28768:	cmp	r5, #0
   2876c:	bne	2879c <__assert_fail@plt+0x172e8>
   28770:	cmp	r0, #0
   28774:	beq	2879c <__assert_fail@plt+0x172e8>
   28778:	bl	113ac <__errno_location@plt>
   2877c:	ldr	r0, [r0]
   28780:	subs	r4, r0, #9
   28784:	mvnne	r4, #0
   28788:	mov	r0, r4
   2878c:	pop	{r4, r5, r6, sl, fp, pc}
   28790:	mvn	r4, #0
   28794:	cmp	r0, #0
   28798:	beq	287a4 <__assert_fail@plt+0x172f0>
   2879c:	mov	r0, r4
   287a0:	pop	{r4, r5, r6, sl, fp, pc}
   287a4:	bl	113ac <__errno_location@plt>
   287a8:	mov	r1, #0
   287ac:	str	r1, [r0]
   287b0:	mov	r0, r4
   287b4:	pop	{r4, r5, r6, sl, fp, pc}
   287b8:	push	{r4, r5, r6, r7, fp, lr}
   287bc:	add	fp, sp, #16
   287c0:	mov	r4, r0
   287c4:	ldr	r0, [r0, #4]
   287c8:	mov	r5, r1
   287cc:	cmp	r0, r1
   287d0:	movcs	r0, #1
   287d4:	strcs	r5, [r4]
   287d8:	popcs	{r4, r5, r6, r7, fp, pc}
   287dc:	mov	r6, r3
   287e0:	cmp	r3, #0
   287e4:	beq	2880c <__assert_fail@plt+0x17358>
   287e8:	mvn	r0, #0
   287ec:	udiv	r0, r0, r6
   287f0:	cmp	r0, r5
   287f4:	bcs	2880c <__assert_fail@plt+0x17358>
   287f8:	bl	113ac <__errno_location@plt>
   287fc:	mov	r1, #12
   28800:	str	r1, [r0]
   28804:	mov	r0, #0
   28808:	pop	{r4, r5, r6, r7, fp, pc}
   2880c:	ldr	r0, [r4, #8]
   28810:	mul	r1, r6, r5
   28814:	cmp	r0, r2
   28818:	beq	28830 <__assert_fail@plt+0x1737c>
   2881c:	bl	286e0 <__assert_fail@plt+0x1722c>
   28820:	mov	r7, r0
   28824:	cmp	r0, #0
   28828:	bne	28860 <__assert_fail@plt+0x173ac>
   2882c:	b	28870 <__assert_fail@plt+0x173bc>
   28830:	mov	r0, r1
   28834:	bl	286b0 <__assert_fail@plt+0x171fc>
   28838:	cmp	r0, #0
   2883c:	beq	28870 <__assert_fail@plt+0x173bc>
   28840:	ldr	r1, [r4, #8]
   28844:	mov	r7, r0
   28848:	cmp	r1, #0
   2884c:	beq	28860 <__assert_fail@plt+0x173ac>
   28850:	ldr	r0, [r4]
   28854:	mul	r2, r0, r6
   28858:	mov	r0, r7
   2885c:	bl	1125c <memcpy@plt>
   28860:	mov	r0, #1
   28864:	str	r5, [r4]
   28868:	stmib	r4, {r5, r7}
   2886c:	pop	{r4, r5, r6, r7, fp, pc}
   28870:	mov	r0, #0
   28874:	pop	{r4, r5, r6, r7, fp, pc}
   28878:	push	{r4, r5, r6, sl, fp, lr}
   2887c:	add	fp, sp, #16
   28880:	mov	r4, r0
   28884:	bl	113ac <__errno_location@plt>
   28888:	ldr	r6, [r0]
   2888c:	mov	r5, r0
   28890:	mov	r0, r4
   28894:	bl	11238 <free@plt>
   28898:	str	r6, [r5]
   2889c:	pop	{r4, r5, r6, sl, fp, pc}
   288a0:	push	{fp, lr}
   288a4:	mov	fp, sp
   288a8:	mov	r0, #14
   288ac:	bl	11454 <nl_langinfo@plt>
   288b0:	movw	r1, #38870	; 0x97d6
   288b4:	cmp	r0, #0
   288b8:	movt	r1, #2
   288bc:	movne	r1, r0
   288c0:	movw	r0, #41030	; 0xa046
   288c4:	ldrb	r2, [r1]
   288c8:	movt	r0, #2
   288cc:	cmp	r2, #0
   288d0:	movne	r0, r1
   288d4:	pop	{fp, pc}
   288d8:	push	{r4, r5, r6, r7, fp, lr}
   288dc:	add	fp, sp, #16
   288e0:	sub	sp, sp, #8
   288e4:	add	r5, sp, #4
   288e8:	cmp	r0, #0
   288ec:	mov	r7, r2
   288f0:	mov	r4, r1
   288f4:	movne	r5, r0
   288f8:	mov	r0, r5
   288fc:	bl	11310 <mbrtowc@plt>
   28900:	mov	r6, r0
   28904:	cmp	r7, #0
   28908:	beq	2892c <__assert_fail@plt+0x17478>
   2890c:	cmn	r6, #2
   28910:	bcc	2892c <__assert_fail@plt+0x17478>
   28914:	mov	r0, #0
   28918:	bl	28974 <__assert_fail@plt+0x174c0>
   2891c:	cmp	r0, #0
   28920:	ldrbeq	r0, [r4]
   28924:	moveq	r6, #1
   28928:	streq	r0, [r5]
   2892c:	mov	r0, r6
   28930:	sub	sp, fp, #16
   28934:	pop	{r4, r5, r6, r7, fp, pc}
   28938:	cmp	r2, #0
   2893c:	beq	2896c <__assert_fail@plt+0x174b8>
   28940:	mvn	r3, #0
   28944:	udiv	r3, r3, r2
   28948:	cmp	r3, r1
   2894c:	bcs	2896c <__assert_fail@plt+0x174b8>
   28950:	push	{fp, lr}
   28954:	mov	fp, sp
   28958:	bl	113ac <__errno_location@plt>
   2895c:	mov	r1, #12
   28960:	str	r1, [r0]
   28964:	mov	r0, #0
   28968:	pop	{fp, pc}
   2896c:	mul	r1, r2, r1
   28970:	b	286e0 <__assert_fail@plt+0x1722c>
   28974:	push	{r4, sl, fp, lr}
   28978:	add	fp, sp, #8
   2897c:	sub	sp, sp, #264	; 0x108
   28980:	add	r1, sp, #7
   28984:	movw	r2, #257	; 0x101
   28988:	bl	289d8 <__assert_fail@plt+0x17524>
   2898c:	mov	r4, #0
   28990:	cmp	r0, #0
   28994:	bne	289cc <__assert_fail@plt+0x17518>
   28998:	movw	r1, #41036	; 0xa04c
   2899c:	add	r0, sp, #7
   289a0:	movt	r1, #2
   289a4:	bl	111fc <strcmp@plt>
   289a8:	cmp	r0, #0
   289ac:	beq	289cc <__assert_fail@plt+0x17518>
   289b0:	movw	r1, #41038	; 0xa04e
   289b4:	add	r0, sp, #7
   289b8:	movt	r1, #2
   289bc:	bl	111fc <strcmp@plt>
   289c0:	mov	r4, r0
   289c4:	cmp	r0, #0
   289c8:	movwne	r4, #1
   289cc:	mov	r0, r4
   289d0:	sub	sp, fp, #8
   289d4:	pop	{r4, sl, fp, pc}
   289d8:	push	{r4, r5, r6, r7, fp, lr}
   289dc:	add	fp, sp, #16
   289e0:	mov	r4, r1
   289e4:	mov	r1, #0
   289e8:	mov	r6, r2
   289ec:	bl	1143c <setlocale@plt>
   289f0:	cmp	r0, #0
   289f4:	beq	28a24 <__assert_fail@plt+0x17570>
   289f8:	mov	r7, r0
   289fc:	bl	11394 <strlen@plt>
   28a00:	cmp	r0, r6
   28a04:	bcs	28a44 <__assert_fail@plt+0x17590>
   28a08:	add	r2, r0, #1
   28a0c:	mov	r0, r4
   28a10:	mov	r1, r7
   28a14:	bl	1125c <memcpy@plt>
   28a18:	mov	r5, #0
   28a1c:	mov	r0, r5
   28a20:	pop	{r4, r5, r6, r7, fp, pc}
   28a24:	cmp	r6, #0
   28a28:	mov	r5, #22
   28a2c:	movne	r0, #0
   28a30:	strbne	r0, [r4]
   28a34:	movne	r0, r5
   28a38:	popne	{r4, r5, r6, r7, fp, pc}
   28a3c:	mov	r0, r5
   28a40:	pop	{r4, r5, r6, r7, fp, pc}
   28a44:	mov	r5, #34	; 0x22
   28a48:	cmp	r6, #0
   28a4c:	beq	28a6c <__assert_fail@plt+0x175b8>
   28a50:	sub	r6, r6, #1
   28a54:	mov	r0, r4
   28a58:	mov	r1, r7
   28a5c:	mov	r2, r6
   28a60:	bl	1125c <memcpy@plt>
   28a64:	mov	r0, #0
   28a68:	strb	r0, [r4, r6]
   28a6c:	mov	r0, r5
   28a70:	pop	{r4, r5, r6, r7, fp, pc}
   28a74:	mov	r1, #0
   28a78:	b	1143c <setlocale@plt>
   28a7c:	cmp	r3, #0
   28a80:	cmpeq	r2, #0
   28a84:	bne	28aa8 <__assert_fail@plt+0x175f4>
   28a88:	cmp	r1, #0
   28a8c:	movlt	r1, #-2147483648	; 0x80000000
   28a90:	movlt	r0, #0
   28a94:	blt	28aa4 <__assert_fail@plt+0x175f0>
   28a98:	cmpeq	r0, #0
   28a9c:	mvnne	r1, #-2147483648	; 0x80000000
   28aa0:	mvnne	r0, #0
   28aa4:	b	28b8c <__assert_fail@plt+0x176d8>
   28aa8:	sub	sp, sp, #8
   28aac:	push	{sp, lr}
   28ab0:	cmp	r1, #0
   28ab4:	blt	28ad4 <__assert_fail@plt+0x17620>
   28ab8:	cmp	r3, #0
   28abc:	blt	28b08 <__assert_fail@plt+0x17654>
   28ac0:	bl	28b9c <__assert_fail@plt+0x176e8>
   28ac4:	ldr	lr, [sp, #4]
   28ac8:	add	sp, sp, #8
   28acc:	pop	{r2, r3}
   28ad0:	bx	lr
   28ad4:	rsbs	r0, r0, #0
   28ad8:	sbc	r1, r1, r1, lsl #1
   28adc:	cmp	r3, #0
   28ae0:	blt	28b2c <__assert_fail@plt+0x17678>
   28ae4:	bl	28b9c <__assert_fail@plt+0x176e8>
   28ae8:	ldr	lr, [sp, #4]
   28aec:	add	sp, sp, #8
   28af0:	pop	{r2, r3}
   28af4:	rsbs	r0, r0, #0
   28af8:	sbc	r1, r1, r1, lsl #1
   28afc:	rsbs	r2, r2, #0
   28b00:	sbc	r3, r3, r3, lsl #1
   28b04:	bx	lr
   28b08:	rsbs	r2, r2, #0
   28b0c:	sbc	r3, r3, r3, lsl #1
   28b10:	bl	28b9c <__assert_fail@plt+0x176e8>
   28b14:	ldr	lr, [sp, #4]
   28b18:	add	sp, sp, #8
   28b1c:	pop	{r2, r3}
   28b20:	rsbs	r0, r0, #0
   28b24:	sbc	r1, r1, r1, lsl #1
   28b28:	bx	lr
   28b2c:	rsbs	r2, r2, #0
   28b30:	sbc	r3, r3, r3, lsl #1
   28b34:	bl	28b9c <__assert_fail@plt+0x176e8>
   28b38:	ldr	lr, [sp, #4]
   28b3c:	add	sp, sp, #8
   28b40:	pop	{r2, r3}
   28b44:	rsbs	r2, r2, #0
   28b48:	sbc	r3, r3, r3, lsl #1
   28b4c:	bx	lr
   28b50:	cmp	r3, #0
   28b54:	cmpeq	r2, #0
   28b58:	bne	28b70 <__assert_fail@plt+0x176bc>
   28b5c:	cmp	r1, #0
   28b60:	cmpeq	r0, #0
   28b64:	mvnne	r1, #0
   28b68:	mvnne	r0, #0
   28b6c:	b	28b8c <__assert_fail@plt+0x176d8>
   28b70:	sub	sp, sp, #8
   28b74:	push	{sp, lr}
   28b78:	bl	28b9c <__assert_fail@plt+0x176e8>
   28b7c:	ldr	lr, [sp, #4]
   28b80:	add	sp, sp, #8
   28b84:	pop	{r2, r3}
   28b88:	bx	lr
   28b8c:	push	{r1, lr}
   28b90:	mov	r0, #8
   28b94:	bl	111d8 <raise@plt>
   28b98:	pop	{r1, pc}
   28b9c:	cmp	r1, r3
   28ba0:	cmpeq	r0, r2
   28ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28ba8:	mov	r4, r0
   28bac:	movcc	r0, #0
   28bb0:	mov	r5, r1
   28bb4:	ldr	lr, [sp, #36]	; 0x24
   28bb8:	movcc	r1, r0
   28bbc:	bcc	28cb8 <__assert_fail@plt+0x17804>
   28bc0:	cmp	r3, #0
   28bc4:	clzeq	ip, r2
   28bc8:	clzne	ip, r3
   28bcc:	addeq	ip, ip, #32
   28bd0:	cmp	r5, #0
   28bd4:	clzeq	r1, r4
   28bd8:	addeq	r1, r1, #32
   28bdc:	clzne	r1, r5
   28be0:	sub	ip, ip, r1
   28be4:	sub	sl, ip, #32
   28be8:	lsl	r9, r3, ip
   28bec:	rsb	fp, ip, #32
   28bf0:	orr	r9, r9, r2, lsl sl
   28bf4:	orr	r9, r9, r2, lsr fp
   28bf8:	lsl	r8, r2, ip
   28bfc:	cmp	r5, r9
   28c00:	cmpeq	r4, r8
   28c04:	movcc	r0, #0
   28c08:	movcc	r1, r0
   28c0c:	bcc	28c28 <__assert_fail@plt+0x17774>
   28c10:	mov	r0, #1
   28c14:	subs	r4, r4, r8
   28c18:	lsl	r1, r0, sl
   28c1c:	orr	r1, r1, r0, lsr fp
   28c20:	lsl	r0, r0, ip
   28c24:	sbc	r5, r5, r9
   28c28:	cmp	ip, #0
   28c2c:	beq	28cb8 <__assert_fail@plt+0x17804>
   28c30:	lsr	r6, r8, #1
   28c34:	orr	r6, r6, r9, lsl #31
   28c38:	lsr	r7, r9, #1
   28c3c:	mov	r2, ip
   28c40:	b	28c64 <__assert_fail@plt+0x177b0>
   28c44:	subs	r3, r4, r6
   28c48:	sbc	r8, r5, r7
   28c4c:	adds	r3, r3, r3
   28c50:	adc	r8, r8, r8
   28c54:	adds	r4, r3, #1
   28c58:	adc	r5, r8, #0
   28c5c:	subs	r2, r2, #1
   28c60:	beq	28c80 <__assert_fail@plt+0x177cc>
   28c64:	cmp	r5, r7
   28c68:	cmpeq	r4, r6
   28c6c:	bcs	28c44 <__assert_fail@plt+0x17790>
   28c70:	adds	r4, r4, r4
   28c74:	adc	r5, r5, r5
   28c78:	subs	r2, r2, #1
   28c7c:	bne	28c64 <__assert_fail@plt+0x177b0>
   28c80:	lsr	r3, r4, ip
   28c84:	orr	r3, r3, r5, lsl fp
   28c88:	lsr	r2, r5, ip
   28c8c:	orr	r3, r3, r5, lsr sl
   28c90:	adds	r0, r0, r4
   28c94:	mov	r4, r3
   28c98:	lsl	r3, r2, ip
   28c9c:	orr	r3, r3, r4, lsl sl
   28ca0:	lsl	ip, r4, ip
   28ca4:	orr	r3, r3, r4, lsr fp
   28ca8:	adc	r1, r1, r5
   28cac:	subs	r0, r0, ip
   28cb0:	mov	r5, r2
   28cb4:	sbc	r1, r1, r3
   28cb8:	cmp	lr, #0
   28cbc:	strdne	r4, [lr]
   28cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28cc4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28cc8:	mov	r7, r0
   28ccc:	ldr	r6, [pc, #72]	; 28d1c <__assert_fail@plt+0x17868>
   28cd0:	ldr	r5, [pc, #72]	; 28d20 <__assert_fail@plt+0x1786c>
   28cd4:	add	r6, pc, r6
   28cd8:	add	r5, pc, r5
   28cdc:	sub	r6, r6, r5
   28ce0:	mov	r8, r1
   28ce4:	mov	r9, r2
   28ce8:	bl	11188 <pthread_mutex_unlock@plt-0x20>
   28cec:	asrs	r6, r6, #2
   28cf0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   28cf4:	mov	r4, #0
   28cf8:	add	r4, r4, #1
   28cfc:	ldr	r3, [r5], #4
   28d00:	mov	r2, r9
   28d04:	mov	r1, r8
   28d08:	mov	r0, r7
   28d0c:	blx	r3
   28d10:	cmp	r6, r4
   28d14:	bne	28cf8 <__assert_fail@plt+0x17844>
   28d18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28d1c:	andeq	r2, r1, r0, lsr r2
   28d20:	andeq	r2, r1, r8, lsr #4
   28d24:	bx	lr
   28d28:	ldr	r3, [pc, #12]	; 28d3c <__assert_fail@plt+0x17888>
   28d2c:	mov	r1, #0
   28d30:	add	r3, pc, r3
   28d34:	ldr	r2, [r3]
   28d38:	b	113c4 <__cxa_atexit@plt>
   28d3c:	andeq	r2, r1, r4, ror #7

Disassembly of section .fini:

00028d40 <.fini>:
   28d40:	push	{r3, lr}
   28d44:	pop	{r3, pc}
