vendor_name = ModelSim
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/cpu_statemachine.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram.qip
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/cpu_decoder.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/3_bit_register.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL.mif
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform1.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform3.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/constant.qip
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/constant.v
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/altsyncram_91p1.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/mux_flc.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/mux_blc.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/cntr_0gh.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/add_sub_i1b.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
design_name = MU0CPU
instance = comp, \out[15]~output , out[15]~output, MU0CPU, 1
instance = comp, \out[14]~output , out[14]~output, MU0CPU, 1
instance = comp, \out[13]~output , out[13]~output, MU0CPU, 1
instance = comp, \out[12]~output , out[12]~output, MU0CPU, 1
instance = comp, \out[11]~output , out[11]~output, MU0CPU, 1
instance = comp, \out[10]~output , out[10]~output, MU0CPU, 1
instance = comp, \out[9]~output , out[9]~output, MU0CPU, 1
instance = comp, \out[8]~output , out[8]~output, MU0CPU, 1
instance = comp, \out[7]~output , out[7]~output, MU0CPU, 1
instance = comp, \out[6]~output , out[6]~output, MU0CPU, 1
instance = comp, \out[5]~output , out[5]~output, MU0CPU, 1
instance = comp, \out[4]~output , out[4]~output, MU0CPU, 1
instance = comp, \out[3]~output , out[3]~output, MU0CPU, 1
instance = comp, \out[2]~output , out[2]~output, MU0CPU, 1
instance = comp, \out[1]~output , out[1]~output, MU0CPU, 1
instance = comp, \out[0]~output , out[0]~output, MU0CPU, 1
instance = comp, \pcout[11]~output , pcout[11]~output, MU0CPU, 1
instance = comp, \pcout[10]~output , pcout[10]~output, MU0CPU, 1
instance = comp, \pcout[9]~output , pcout[9]~output, MU0CPU, 1
instance = comp, \pcout[8]~output , pcout[8]~output, MU0CPU, 1
instance = comp, \pcout[7]~output , pcout[7]~output, MU0CPU, 1
instance = comp, \pcout[6]~output , pcout[6]~output, MU0CPU, 1
instance = comp, \pcout[5]~output , pcout[5]~output, MU0CPU, 1
instance = comp, \pcout[4]~output , pcout[4]~output, MU0CPU, 1
instance = comp, \pcout[3]~output , pcout[3]~output, MU0CPU, 1
instance = comp, \pcout[2]~output , pcout[2]~output, MU0CPU, 1
instance = comp, \pcout[1]~output , pcout[1]~output, MU0CPU, 1
instance = comp, \pcout[0]~output , pcout[0]~output, MU0CPU, 1
instance = comp, \CLK~input , CLK~input, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a11 , ram|altsyncram_component|auto_generated|ram_block1a11, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita0 , inst4|auto_generated|counter_comb_bita0, MU0CPU, 1
instance = comp, \inst|stupid_dff~0 , inst|stupid_dff~0, MU0CPU, 1
instance = comp, \inst|stupid_dff , inst|stupid_dff, MU0CPU, 1
instance = comp, \IR|dffs[0] , IR|dffs[0], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \decoder|SLOAD , decoder|SLOAD, MU0CPU, 1
instance = comp, \inst4|auto_generated|_~0 , inst4|auto_generated|_~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[0] , inst4|auto_generated|counter_reg_bit[0], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita1 , inst4|auto_generated|counter_comb_bita1, MU0CPU, 1
instance = comp, \IR|dffs[1] , IR|dffs[1], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[1] , inst4|auto_generated|counter_reg_bit[1], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita2 , inst4|auto_generated|counter_comb_bita2, MU0CPU, 1
instance = comp, \IR|dffs[2] , IR|dffs[2], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[2] , inst4|auto_generated|counter_reg_bit[2], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita3 , inst4|auto_generated|counter_comb_bita3, MU0CPU, 1
instance = comp, \IR|dffs[3] , IR|dffs[3], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[3] , inst4|auto_generated|counter_reg_bit[3], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita4 , inst4|auto_generated|counter_comb_bita4, MU0CPU, 1
instance = comp, \IR|dffs[4] , IR|dffs[4], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[4] , inst4|auto_generated|counter_reg_bit[4], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita5 , inst4|auto_generated|counter_comb_bita5, MU0CPU, 1
instance = comp, \IR|dffs[5] , IR|dffs[5], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[5] , inst4|auto_generated|counter_reg_bit[5], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita6 , inst4|auto_generated|counter_comb_bita6, MU0CPU, 1
instance = comp, \IR|dffs[6] , IR|dffs[6], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[6] , inst4|auto_generated|counter_reg_bit[6], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita7 , inst4|auto_generated|counter_comb_bita7, MU0CPU, 1
instance = comp, \IR|dffs[7] , IR|dffs[7], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[7] , inst4|auto_generated|counter_reg_bit[7], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita8 , inst4|auto_generated|counter_comb_bita8, MU0CPU, 1
instance = comp, \IR|dffs[8] , IR|dffs[8], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[8] , inst4|auto_generated|counter_reg_bit[8], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita9 , inst4|auto_generated|counter_comb_bita9, MU0CPU, 1
instance = comp, \IR|dffs[9] , IR|dffs[9], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[9] , inst4|auto_generated|counter_reg_bit[9], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita10 , inst4|auto_generated|counter_comb_bita10, MU0CPU, 1
instance = comp, \IR|dffs[10] , IR|dffs[10], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[10] , inst4|auto_generated|counter_reg_bit[10], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita11 , inst4|auto_generated|counter_comb_bita11, MU0CPU, 1
instance = comp, \IR|dffs[11] , IR|dffs[11], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[11] , inst4|auto_generated|counter_reg_bit[11], MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a10 , ram|altsyncram_component|auto_generated|ram_block1a10, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a9 , ram|altsyncram_component|auto_generated|ram_block1a9, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a8 , ram|altsyncram_component|auto_generated|ram_block1a8, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a7 , ram|altsyncram_component|auto_generated|ram_block1a7, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a6 , ram|altsyncram_component|auto_generated|ram_block1a6, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a5 , ram|altsyncram_component|auto_generated|ram_block1a5, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a4 , ram|altsyncram_component|auto_generated|ram_block1a4, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a3 , ram|altsyncram_component|auto_generated|ram_block1a3, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a2 , ram|altsyncram_component|auto_generated|ram_block1a2, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a1 , ram|altsyncram_component|auto_generated|ram_block1a1, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a12 , ram|altsyncram_component|auto_generated|ram_block1a12, MU0CPU, 1
instance = comp, \decoder|enable_shift~0 , decoder|enable_shift~0, MU0CPU, 1
instance = comp, \ACC|dffs[12] , ACC|dffs[12], MU0CPU, 1
instance = comp, \ACC|dffs[11] , ACC|dffs[11], MU0CPU, 1
instance = comp, \ACC|dffs[10] , ACC|dffs[10], MU0CPU, 1
instance = comp, \ACC|dffs[9] , ACC|dffs[9], MU0CPU, 1
instance = comp, \ACC|dffs[8] , ACC|dffs[8], MU0CPU, 1
instance = comp, \ACC|dffs[7] , ACC|dffs[7], MU0CPU, 1
instance = comp, \ACC|dffs[6] , ACC|dffs[6], MU0CPU, 1
instance = comp, \ACC|dffs[5] , ACC|dffs[5], MU0CPU, 1
instance = comp, \ACC|dffs[4] , ACC|dffs[4], MU0CPU, 1
instance = comp, \ACC|dffs[3] , ACC|dffs[3], MU0CPU, 1
instance = comp, \ACC|dffs[2] , ACC|dffs[2], MU0CPU, 1
instance = comp, \ACC|dffs[1] , ACC|dffs[1], MU0CPU, 1
instance = comp, \ACC|dffs[0] , ACC|dffs[0], MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a0 , ram|altsyncram_component|auto_generated|ram_block1a0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a14 , ram|altsyncram_component|auto_generated|ram_block1a14, MU0CPU, 1
instance = comp, \decoder|shift_right~0 , decoder|shift_right~0, MU0CPU, 1
instance = comp, \ACC|dffs[15] , ACC|dffs[15], MU0CPU, 1
instance = comp, \ACC|dffs[14] , ACC|dffs[14], MU0CPU, 1
instance = comp, \ACC|dffs[13] , ACC|dffs[13], MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a13 , ram|altsyncram_component|auto_generated|ram_block1a13, MU0CPU, 1
instance = comp, \decoder|WREN , decoder|WREN, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a15 , ram|altsyncram_component|auto_generated|ram_block1a15, MU0CPU, 1
