Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun May 01 14:26:13 2016
| Host         : TOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_jk_ff_timing_summary_routed.rpt -rpx top_jk_ff_timing_summary_routed.rpx
| Design       : top_jk_ff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u1/clk_1_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.338        0.000                      0                   29        0.241        0.000                      0                   29        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.338        0.000                      0                   29        0.241        0.000                      0                   29        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.224ns (47.638%)  route 2.445ns (52.362%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.418 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    u1/count_reg[20]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.741 r  u1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.741    u1/count_reg[24]_i_1_n_6
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.303    13.691    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.314    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)        0.109    14.079    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.216ns (47.549%)  route 2.445ns (52.452%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.418 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    u1/count_reg[20]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.733 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.733    u1/count_reg[24]_i_1_n_4
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.303    13.691    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[27]/C
                         clock pessimism              0.314    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)        0.109    14.079    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.107ns (46.292%)  route 2.445ns (53.708%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.624 r  u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.624    u1/count_reg[20]_i_1_n_6
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.246    13.634    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.314    13.948    
                         clock uncertainty           -0.035    13.913    
    SLICE_X2Y47          FDCE (Setup_fdce_C_D)        0.109    14.022    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.099ns (46.198%)  route 2.445ns (53.802%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.616 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.616    u1/count_reg[20]_i_1_n_4
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.246    13.634    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.314    13.948    
                         clock uncertainty           -0.035    13.913    
    SLICE_X2Y47          FDCE (Setup_fdce_C_D)        0.109    14.022    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.140ns (46.679%)  route 2.445ns (53.321%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.418 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    u1/count_reg[20]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.657 r  u1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.657    u1/count_reg[24]_i_1_n_5
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.303    13.691    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[26]/C
                         clock pessimism              0.314    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)        0.109    14.079    u1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.120ns (46.445%)  route 2.445ns (53.555%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.418 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    u1/count_reg[20]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.637 r  u1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.637    u1/count_reg[24]_i_1_n_7
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.303    13.691    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[24]/C
                         clock pessimism              0.314    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)        0.109    14.079    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 2.023ns (45.283%)  route 2.445ns (54.717%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.540    u1/count_reg[20]_i_1_n_5
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.246    13.634    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.314    13.948    
                         clock uncertainty           -0.035    13.913    
    SLICE_X2Y47          FDCE (Setup_fdce_C_D)        0.109    14.022    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 2.003ns (45.037%)  route 2.445ns (54.964%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.301 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    u1/count_reg[16]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.520 r  u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.520    u1/count_reg[20]_i_1_n_7
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.246    13.634    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[20]/C
                         clock pessimism              0.314    13.948    
                         clock uncertainty           -0.035    13.913    
    SLICE_X2Y47          FDCE (Setup_fdce_C_D)        0.109    14.022    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.990ns (44.875%)  route 2.445ns (55.125%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 13.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.184 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.184    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.507 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.507    u1/count_reg[16]_i_1_n_6
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.262    13.650    u1/O
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.314    13.964    
                         clock uncertainty           -0.035    13.929    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.109    14.038    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.873ns (43.382%)  route 2.445ns (56.618%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.614     4.072    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     4.590 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           1.000     5.590    u1/count_reg[7]
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.714 f  u1/clk_1_i_2/O
                         net (fo=30, routed)          1.256     6.970    u1/clk_1_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.189     7.283    u1/count[0]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.833 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    u1/count_reg[0]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.950 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.950    u1/count_reg[4]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.067 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.067    u1/count_reg[8]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.390 r  u1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.390    u1/count_reg[12]_i_1_n_6
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.116    13.504    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[13]/C
                         clock pessimism              0.343    13.847    
                         clock uncertainty           -0.035    13.812    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.109    13.921    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  5.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.305%)  route 0.149ns (28.695%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.086     1.312    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.476 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.626    u1/count_reg[15]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.671    u1/count[12]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.780 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.833 r  u1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    u1/count_reg[16]_i_1_n_7
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.348     1.762    u1/O
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.305     1.457    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.134     1.591    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.004%)  route 0.149ns (27.996%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.086     1.312    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.476 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.626    u1/count_reg[15]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.671    u1/count[12]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.780 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.846 r  u1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    u1/count_reg[16]_i_1_n_5
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.348     1.762    u1/O
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.305     1.457    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.134     1.591    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.162%)  route 0.149ns (26.838%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.086     1.312    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.476 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.626    u1/count_reg[15]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.671    u1/count[12]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.780 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.869 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    u1/count_reg[16]_i_1_n_6
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.348     1.762    u1/O
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.305     1.457    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.134     1.591    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.258%)  route 0.149ns (26.742%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.086     1.312    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.476 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.626    u1/count_reg[15]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.671    u1/count[12]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.780 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    u1/count_reg[12]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.871 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    u1/count_reg[16]_i_1_n_4
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.348     1.762    u1/O
    SLICE_X2Y46          FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.305     1.457    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.134     1.591    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.177     1.403    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164     1.567 r  u1/count_reg[27]/Q
                         net (fo=2, routed)           0.148     1.715    u1/count_reg[27]
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  u1/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.760    u1/count[24]_i_2_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.824 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    u1/count_reg[24]_i_1_n_4
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.353     1.767    u1/O
    SLICE_X2Y48          FDCE                                         r  u1/count_reg[27]/C
                         clock pessimism             -0.364     1.403    
    SLICE_X2Y48          FDCE (Hold_fdce_C_D)         0.134     1.537    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.165     1.392    u1/O
    SLICE_X2Y42          FDCE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164     1.556 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.704    u1/count_reg[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.749    u1/count[0]_i_3_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.813 r  u1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    u1/count_reg[0]_i_1_n_4
    SLICE_X2Y42          FDCE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.339     1.753    u1/O
    SLICE_X2Y42          FDCE                                         r  u1/count_reg[3]/C
                         clock pessimism             -0.362     1.392    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.134     1.526    u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.148     1.374    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.164     1.538 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.688    u1/count_reg[23]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  u1/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.733    u1/count[20]_i_2_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.797 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    u1/count_reg[20]_i_1_n_4
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.318     1.732    u1/O
    SLICE_X2Y47          FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.134     1.508    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.135     1.361    u1/O
    SLICE_X2Y44          FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     1.525 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.674    u1/count_reg[11]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.719 r  u1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.719    u1/count[8]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.783 r  u1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.783    u1/count_reg[8]_i_1_n_4
    SLICE_X2Y44          FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.305     1.719    u1/O
    SLICE_X2Y44          FDCE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.358     1.361    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.134     1.495    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.086     1.312    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.476 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.626    u1/count_reg[15]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.671    u1/count[12]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.735 r  u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.735    u1/count_reg[12]_i_1_n_4
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.245     1.659    u1/O
    SLICE_X2Y45          FDCE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.347     1.312    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.134     1.446    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.172     1.398    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164     1.562 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.712    u1/count_reg[7]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  u1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.757    u1/count[4]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.821 r  u1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    u1/count_reg[4]_i_1_n_4
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.341     1.755    u1/O
    SLICE_X2Y43          FDCE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.357     1.398    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.134     1.532    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43  u1/clk_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42  u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44  u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44  u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45  u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45  u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45  u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45  u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y46  u1/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y46  u1/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43  u1/clk_1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44  u1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44  u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45  u1/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42  u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44  u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44  u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42  u1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47  u1/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47  u1/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47  u1/count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47  u1/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42  u1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42  u1/count_reg[3]/C



