Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 25 20:11:26 2021
| Host         : compute-srv3.eda.atme.in running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file shared_bram_wrapper_control_sets_placed.rpt
| Design       : shared_bram_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   160 |
|    Minimum number of control sets                        |   160 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   465 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   160 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |     5 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             361 |          133 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             359 |          156 |
| Yes          | No                    | No                     |             737 |          181 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1194 |          340 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                 Enable Signal                                                                                                 |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                             |                1 |              1 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                    |                                                                                                                                                                   |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                             |                1 |              1 |         1.00 |
| ~shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                               | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                           |                1 |              1 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                |                                                                                                                                                                   |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                 |                1 |              1 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                 |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                 |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                 |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                    |                1 |              1 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                |                                                                                                                                                                   |                1 |              1 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                    |                                                                                                                                                                   |                1 |              1 |         1.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                         |                1 |              2 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                                   |                2 |              2 |         1.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                |                                                                                                                                                                   |                1 |              2 |         2.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                               |                                                                                                                                                                   |                2 |              3 |         1.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                 | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                 | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                      |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                      |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                      |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1__0_n_0                                             | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                             | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1__0_n_0                                            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1_n_0                                               | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1_n_0                                               | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1_n_0                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                              | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                      |                1 |              4 |         4.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                               | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                       | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                             | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                   | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                 | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                              |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                          |                2 |              4 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                     | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                3 |              4 |         1.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                          |                2 |              4 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                        | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                   |                4 |              5 |         1.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                             | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                1 |              5 |         5.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                   | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                1 |              5 |         5.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                             | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |         5.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                        | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              5 |         2.50 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                   |                3 |              6 |         2.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                   |                1 |              6 |         6.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                   |                1 |              6 |         6.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | shared_bram_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                             |                1 |              6 |         6.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                3 |              8 |         2.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                         | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                3 |              8 |         2.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/LEDs/U0/gpio_core_1/Read_Reg_Rst                                                                                                                    |                3 |              8 |         2.67 |
|  shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                   |                1 |              8 |         8.00 |
| ~shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                   |                3 |              8 |         2.67 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                   |                7 |              8 |         1.14 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                        | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |         2.00 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                   |                4 |             10 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                              |                5 |             10 |         2.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                6 |             11 |         1.83 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                 |                                                                                                                                                                   |                2 |             12 |         6.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                       |                                                                                                                                                                   |                4 |             12 |         3.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                       |                                                                                                                                                                   |                2 |             12 |         6.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                   |                4 |             12 |         3.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                   |                                                                                                                                                                   |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                   |                4 |             13 |         3.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                    | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[12]_i_1_n_0                                                                    | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |         3.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                          | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                         |                                                                                                                                                                   |                4 |             13 |         3.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                         | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0             |                4 |             13 |         3.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                 | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                           | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |         6.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                         |                                                                                                                                                                   |                3 |             13 |         4.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                         | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                4 |             13 |         3.25 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                   |                2 |             14 |         7.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                              |                                                                                                                                                                   |                2 |             14 |         7.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                     |                                                                                                                                                                   |                3 |             14 |         4.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                    |                                                                                                                                                                   |                4 |             14 |         3.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                            |                                                                                                                                                                   |                6 |             15 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                5 |             16 |         3.20 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                       |                                                                                                                                                                   |                3 |             16 |         5.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                8 |             20 |         2.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                7 |             20 |         2.86 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/SWITCHES/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                9 |             23 |         2.56 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                               |                5 |             23 |         4.60 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                       |                                                                                                                                                                   |                7 |             24 |         3.43 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                   |                7 |             24 |         3.43 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                         | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                8 |             28 |         3.50 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             30 |         5.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                     | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                7 |             30 |         4.29 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             30 |         5.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                                   |                7 |             32 |         4.57 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                       |               12 |             32 |         2.67 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                   |               12 |             32 |         2.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                   |                6 |             32 |         5.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                     |                                                                                                                                                                   |                6 |             32 |         5.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                   |               10 |             32 |         3.20 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                 |                                                                                                                                                                   |                6 |             32 |         5.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                |                                                                                                                                                                   |                9 |             32 |         3.56 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               11 |             32 |         2.91 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                      | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                8 |             32 |         4.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |                4 |             32 |         8.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                                   |                7 |             32 |         4.57 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                         |               12 |             32 |         2.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                5 |             32 |         6.40 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                6 |             32 |         5.33 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                  | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0             |                4 |             32 |         8.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                      |                                                                                                                                                                   |                7 |             32 |         4.57 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/MB_Pheripheral_Interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                                   |                8 |             33 |         4.12 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/SharedBRAM_Controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                               |               18 |             33 |         1.83 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               20 |             44 |         2.20 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                              |                                                                                                                                                                   |                7 |             45 |         6.43 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                     |                                                                                                                                                                   |                7 |             45 |         6.43 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                   |               11 |             46 |         4.18 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/Shared_BRAM_Interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                    |                                                                                                                                                                   |               13 |             46 |         3.54 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                   |               16 |             47 |         2.94 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                   |               11 |             75 |         6.82 |
|  shared_bram_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               |                                                                                                                                                                   |               30 |             80 |         2.67 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               35 |             90 |         2.57 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[32]                                                                                  |                                                                                                                                                                   |               16 |            128 |         8.00 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               65 |            149 |         2.29 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | shared_bram_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               84 |            218 |         2.60 |
|  shared_bram_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                               |                                                                                                                                                                   |              105 |            296 |         2.82 |
+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


