#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fce90703840 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
v0x7fce90709560_0 .var "clk", 0 0;
v0x7fce907095e0_0 .var "n_rst_dr", 0 0;
v0x7fce907096a0_0 .var "n_rst_ir", 0 0;
v0x7fce90709760_0 .var "n_rst_pg", 0 0;
v0x7fce90709820_0 .var "n_rst_rf", 0 0;
v0x7fce907098e0_0 .var "n_rst_sr", 0 0;
v0x7fce907099a0_0 .var "n_rst_tr", 0 0;
S_0x7fce90600070 .scope module, "top" "cpu_ex" 2 12, 3 4, S_0x7fce90703840;
 .timescale 0 0;
v0x7fce90708a00_0 .net "add_dr", 31 0, L_0x7fce90604ed0; 1 drivers
v0x7fce90708ad0_0 .net "clk", 0 0, v0x7fce90709560_0; 1 drivers
v0x7fce90708b50_0 .net "dr_rf", 31 0, v0x7fce9051cc30_0; 1 drivers
v0x7fce90708c10_0 .net "hlt", 0 0, C4<z>; 0 drivers
v0x7fce90708c90_0 .net "ir", 31 0, v0x7fce90708590_0; 1 drivers
v0x7fce90708d40_0 .net "n_rst_dr", 0 0, v0x7fce907095e0_0; 1 drivers
v0x7fce90708de0_0 .net "n_rst_ir", 0 0, v0x7fce907096a0_0; 1 drivers
v0x7fce90708ec0_0 .net "n_rst_pg", 0 0, v0x7fce90709760_0; 1 drivers
v0x7fce90708f40_0 .net "n_rst_rf", 0 0, v0x7fce90709820_0; 1 drivers
v0x7fce90709010_0 .net "n_rst_sr", 0 0, v0x7fce907098e0_0; 1 drivers
v0x7fce90709090_0 .net "n_rst_tr", 0 0, v0x7fce907099a0_0; 1 drivers
v0x7fce90709170_0 .net "phase", 4 0, v0x7fce90708940_0; 1 drivers
v0x7fce907091f0_0 .net "rf_sr", 31 0, L_0x7fce90709ca0; 1 drivers
v0x7fce90709320_0 .net "rf_tr", 31 0, L_0x7fce90708e60; 1 drivers
v0x7fce907093a0_0 .net "sr_add", 31 0, v0x7fce90707220_0; 1 drivers
v0x7fce907094e0_0 .net "tr_add", 31 0, v0x7fce90707730_0; 1 drivers
L_0x7fce906047d0 .part v0x7fce90708590_0, 19, 3;
L_0x7fce906048a0 .part v0x7fce90708590_0, 16, 3;
L_0x7fce906049f0 .part v0x7fce90708590_0, 19, 3;
L_0x7fce90604ac0 .part v0x7fce90708940_0, 4, 1;
L_0x7fce90604c40 .part v0x7fce90708940_0, 1, 1;
L_0x7fce90604da0 .part v0x7fce90708940_0, 1, 1;
L_0x7fce906050d0 .part v0x7fce90708940_0, 2, 1;
S_0x7fce90708610 .scope module, "pg" "phase_gen" 3 20, 4 9, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce907086f0_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce90708780_0 .alias "hlt", 0 0, v0x7fce90708c10_0;
v0x7fce90708810_0 .alias "n_rst", 0 0, v0x7fce90708ec0_0;
v0x7fce907088b0_0 .var "n_rst_d", 2 0;
v0x7fce90708940_0 .var "phase", 4 0;
E_0x7fce907075d0/0 .event negedge, v0x7fce90708810_0;
E_0x7fce907075d0/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce907075d0 .event/or E_0x7fce907075d0/0, E_0x7fce907075d0/1;
E_0x7fce90708100 .event posedge, v0x7fce906015b0_0;
S_0x7fce907082b0 .scope module, "reg_ir" "reg_ir" 3 23, 5 2, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce90708390_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce90708490_0 .alias "n_rst", 0 0, v0x7fce90708de0_0;
v0x7fce90708510_0 .alias "rd", 31 0, v0x7fce90708c90_0;
v0x7fce90708590_0 .var "rf", 31 0;
E_0x7fce90707f90/0 .event negedge, v0x7fce90708490_0;
E_0x7fce90707f90/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce90707f90 .event/or E_0x7fce90707f90/0, E_0x7fce90707f90/1;
S_0x7fce90707900 .scope module, "rf" "reg2r1w32b8e" 3 25, 6 2, S_0x7fce90600070;
 .timescale -9 -12;
L_0x7fce90708e60 .functor BUFZ 32, L_0x7fce90709b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fce90709ca0 .functor BUFZ 32, L_0x7fce90709c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fce90707a30_0 .net *"_s0", 31 0, L_0x7fce90709b40; 1 drivers
v0x7fce90707ad0_0 .net *"_s4", 31 0, L_0x7fce90709c10; 1 drivers
v0x7fce90707b60_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce90707be0_0 .var/i "i", 31 0;
v0x7fce90707c60_0 .alias "n_rst", 0 0, v0x7fce90708f40_0;
v0x7fce90707d20_0 .net "ra1", 2 0, L_0x7fce906047d0; 1 drivers
v0x7fce90707db0_0 .net "ra2", 2 0, L_0x7fce906048a0; 1 drivers
v0x7fce90707e70_0 .alias "rd1", 31 0, v0x7fce90709320_0;
v0x7fce90707f10_0 .alias "rd2", 31 0, v0x7fce907091f0_0;
v0x7fce90707fe0 .array "rf", 7 0, 31 0;
v0x7fce90708060_0 .net "wa", 2 0, L_0x7fce906049f0; 1 drivers
v0x7fce90708140_0 .alias "wd", 31 0, v0x7fce90708b50_0;
v0x7fce907081c0_0 .net "we", 0 0, L_0x7fce90604ac0; 1 drivers
E_0x7fce907079e0/0 .event negedge, v0x7fce90707c60_0;
E_0x7fce907079e0/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce907079e0 .event/or E_0x7fce907079e0/0, E_0x7fce907079e0/1;
L_0x7fce90709b40 .array/port v0x7fce90707fe0, L_0x7fce906047d0;
L_0x7fce90709c10 .array/port v0x7fce90707fe0, L_0x7fce906048a0;
S_0x7fce90707400 .scope module, "tr" "reg1r1w32b1e" 3 27, 7 2, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce90707530_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce90707600_0 .alias "n_rst", 0 0, v0x7fce90709090_0;
v0x7fce90707690_0 .alias "rd", 31 0, v0x7fce907094e0_0;
v0x7fce90707730_0 .var "rf", 31 0;
v0x7fce907077b0_0 .alias "wd", 31 0, v0x7fce90709320_0;
v0x7fce90707870_0 .net "we", 0 0, L_0x7fce90604c40; 1 drivers
E_0x7fce907074e0/0 .event negedge, v0x7fce90707600_0;
E_0x7fce907074e0/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce907074e0 .event/or E_0x7fce907074e0/0, E_0x7fce907074e0/1;
S_0x7fce9051cff0 .scope module, "sr" "reg1r1w32b1e" 3 29, 7 2, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce9051d100_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce9051d1a0_0 .alias "n_rst", 0 0, v0x7fce90709010_0;
v0x7fce9051d220_0 .alias "rd", 31 0, v0x7fce907093a0_0;
v0x7fce90707220_0 .var "rf", 31 0;
v0x7fce907072b0_0 .alias "wd", 31 0, v0x7fce907091f0_0;
v0x7fce90707370_0 .net "we", 0 0, L_0x7fce90604da0; 1 drivers
E_0x7fce9051d0d0/0 .event negedge, v0x7fce9051d1a0_0;
E_0x7fce9051d0d0/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce9051d0d0 .event/or E_0x7fce9051d0d0/0, E_0x7fce9051d0d0/1;
S_0x7fce9051cd70 .scope module, "add" "adder" 3 31, 8 2, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce9051ce50_0 .alias "a", 31 0, v0x7fce907094e0_0;
v0x7fce9051ced0_0 .alias "b", 31 0, v0x7fce907093a0_0;
v0x7fce9051cf50_0 .alias "s", 31 0, v0x7fce90708a00_0;
L_0x7fce90604ed0 .arith/sum 32, v0x7fce90707730_0, v0x7fce90707220_0;
S_0x7fce90600150 .scope module, "dr" "reg1r1w32b1e" 3 33, 7 2, S_0x7fce90600070;
 .timescale -9 -12;
v0x7fce906015b0_0 .alias "clk", 0 0, v0x7fce90708ad0_0;
v0x7fce9051caf0_0 .alias "n_rst", 0 0, v0x7fce90708d40_0;
v0x7fce9051cb80_0 .alias "rd", 31 0, v0x7fce90708b50_0;
v0x7fce9051cc30_0 .var "rf", 31 0;
v0x7fce9051ccc0_0 .alias "wd", 31 0, v0x7fce90708a00_0;
v0x7fce90512df0_0 .net "we", 0 0, L_0x7fce906050d0; 1 drivers
E_0x7fce90600930/0 .event negedge, v0x7fce9051caf0_0;
E_0x7fce90600930/1 .event posedge, v0x7fce906015b0_0;
E_0x7fce90600930 .event/or E_0x7fce90600930/0, E_0x7fce90600930/1;
    .scope S_0x7fce90708610;
T_0 ;
    %wait E_0x7fce90708100;
    %load/v 8, v0x7fce90708810_0, 1;
    %load/v 9, v0x7fce907088b0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fce907088b0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fce90708610;
T_1 ;
    %wait E_0x7fce907075d0;
    %load/v 8, v0x7fce90708810_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fce90708940_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fce907088b0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fce90708780_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fce90708940_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x7fce907088b0_0, 2;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 2;
T_1.5 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 1, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fce90708940_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.8, 4;
    %load/x1p 13, v0x7fce90708940_0, 1;
    %jmp T_1.9;
T_1.8 ;
    %mov 13, 2, 1;
T_1.9 ;
    %mov 8, 13, 1; Move signal select into place
    %load/v 9, v0x7fce90708940_0, 4; Select 4 out of 5 bits
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fce90708940_0, 0, 8;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fce907082b0;
T_2 ;
    %wait E_0x7fce90707f90;
    %load/v 8, v0x7fce90708490_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %movi 8, 12648448, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce90708590_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fce90707900;
T_3 ;
    %wait E_0x7fce907079e0;
    %load/v 8, v0x7fce90707c60_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %set/v v0x7fce90707be0_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x7fce90707be0_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 3, v0x7fce90707be0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fce90707fe0, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fce90707be0_0, 32;
    %set/v v0x7fce90707be0_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %movi 8, 1, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fce90707fe0, 0, 8;
t_1 ;
    %movi 8, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fce90707fe0, 0, 8;
t_2 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fce907081c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.4, 4;
    %load/v 8, v0x7fce90708140_0, 32;
    %ix/getv 3, v0x7fce90708060_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fce90707fe0, 0, 8;
t_3 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fce90707400;
T_4 ;
    %wait E_0x7fce907074e0;
    %load/v 8, v0x7fce90707600_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce90707730_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7fce90707870_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.2, 4;
    %load/v 8, v0x7fce907077b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce90707730_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fce9051cff0;
T_5 ;
    %wait E_0x7fce9051d0d0;
    %load/v 8, v0x7fce9051d1a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce90707220_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7fce90707370_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.2, 4;
    %load/v 8, v0x7fce907072b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce90707220_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fce90600150;
T_6 ;
    %wait E_0x7fce90600930;
    %load/v 8, v0x7fce9051caf0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce9051cc30_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x7fce90512df0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.2, 4;
    %load/v 8, v0x7fce9051ccc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fce9051cc30_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fce90703840;
T_7 ;
    %vpi_call 2 15 "$dumpfile", "test.vcd";
    %vpi_call 2 16 "$dumpvars";
    %set/v v0x7fce90709560_0, 0, 1;
    %set/v v0x7fce90709820_0, 0, 1;
    %set/v v0x7fce907098e0_0, 0, 1;
    %set/v v0x7fce907099a0_0, 0, 1;
    %set/v v0x7fce907095e0_0, 0, 1;
    %set/v v0x7fce90709760_0, 0, 1;
    %set/v v0x7fce907096a0_0, 0, 1;
    %delay 100000, 0;
    %set/v v0x7fce90709820_0, 1, 1;
    %set/v v0x7fce907098e0_0, 1, 1;
    %set/v v0x7fce907099a0_0, 1, 1;
    %set/v v0x7fce907095e0_0, 1, 1;
    %set/v v0x7fce90709760_0, 1, 1;
    %set/v v0x7fce907096a0_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_0x7fce90703840;
T_8 ;
    %delay 5000, 0;
    %load/v 8, v0x7fce90709560_0, 1;
    %inv 8, 1;
    %set/v v0x7fce90709560_0, 8, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu_ex.v";
    "phase_gen.v";
    "reg_ir.v";
    "reg2r1w32b8e.v";
    "reg1r1w32b1e.v";
    "adder.v";
