# Microchip Physical design constraints file

# Version: 2024.2 2024.2.0.13

# Design Name: my_design 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS025T , Package: FCVG484 , Speed grade: -1 

# Date generated: Sun Aug 17 16:20:01 2025 


#
# I/O constraints
#

set_io -port_name DOUT_VALID -DIRECTION OUTPUT -pin_name AB17 -fixed false
set_io -port_name FIRO_VALID -DIRECTION OUTPUT -pin_name E15 -fixed false
set_io -port_name clk -DIRECTION INPUT -pin_name E14 -fixed false
set_io -port_name reset -DIRECTION INPUT -pin_name T12 -fixed false

#
# Core cell constraints
#

set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z\[0\] -fixed false -x 820 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_1_i_a2_3 -fixed false -x 820 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7 -fixed false -x 833 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z\[1\] -fixed false -x 824 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/datao_valid_pulse -fixed false -x 828 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[4\] -fixed false -x 827 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[1\] -fixed false -x 819 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z\[2\] -fixed false -x 816 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_RNI1E5P1\[0\] -fixed false -x 835 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[5\] -fixed false -x 825 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z\[2\] -fixed false -x 834 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO\[4\] -fixed false -x 817 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un2_coef_on_outpi -fixed false -x 834 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO\[2\] -fixed false -x 816 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[6\] -fixed false -x 822 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z\[3\] -fixed false -x 826 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_n0_i_a2 -fixed false -x 818 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO\[3\] -fixed false -x 826 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2 -fixed false -x 819 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_1_i_0 -fixed false -x 823 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst -fixed false -x 835 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/async2sync_0/delayLine\[1\] -fixed false -x 837 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i -fixed false -x 822 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[2\] -fixed false -x 818 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z\[4\] -fixed false -x 817 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/dvalid_pipe_0/delayLine\[0\] -fixed false -x 832 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO\[1\] -fixed false -x 824 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_n3_i_o2 -fixed false -x 825 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[0\] -fixed false -x 833 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine\[3\] -fixed false -x 836 -y 112
set_location -inst_name I_1/U0_RGB1 -fixed false -x 726 -y 123
set_location -inst_name I_1 -fixed false -x 720 -y 0
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine\[4\] -fixed false -x 828 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine\[0\] -fixed false -x 831 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine\[3\] -fixed false -x 821 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2 -fixed false -x 829 -y 111
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/datao_validi -fixed false -x 829 -y 112
set_location -inst_name COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z\[1\] -fixed false -x 830 -y 112
