@book{waterman2016design,
  title={Design of the RISC-V instruction set architecture},
  author={Waterman, Andrew Shell},
  year={2016},
  publisher={University of California, Berkeley}
}
@techreport{waterman2014risc,
  title={The risc-v instruction set manual. volume 1: User-level isa, version 2.0},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovi, Krste},
  year={2014},
  institution={California Univ Berkeley Dept of Electrical Engineering and Computer Sciences}
}
@techreport{waterman2015risc,
  title={The risc-v instruction set manual volume 2: Privileged architecture version 1.7},
  author={Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A and Asanovic, Krste},
  year={2015},
  institution={University of California at Berkeley Berkeley United States}
}
@article{asanovic2014instruction,
  title={Instruction sets should be free: The case for risc-v},
  author={Asanovi{\'c}, Krste and Patterson, David A},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146},
  year={2014}
}
@inproceedings{traber2016pulpino,
  title={PULPino: A small single-core RISC-V SoC},
  author={Traber, Andreas and Zaruba, Florian and Stucki, Sven and Pullini, Antonio and Haugou, Germain and Flamand, Eric and Gurkaynak, Frank K and Benini, Luca},
  booktitle={3rd RISCV Workshop},
  year={2016}
}
@online{picorv32,
  title={PicoRV32: A Size-Optimized RISC-V CPU},
  url={https://github.com/YosysHQ/picorv32}
}
@inproceedings{zhao2020sonicboom,
  title={Sonicboom: The 3rd generation berkeley out-of-order machine},
  author={Zhao, Jerry and Korpan, Ben and Gonzalez, Abraham and Asanovic, Krste},
  booktitle={Fourth Workshop on Computer Architecture Research with RISC-V},
  volume={5},
  year={2020}
}

@article{rossi2017energy,
  title={Energy-efficient near-threshold parallel computing: The PULPv2 cluster},
  author={Rossi, Davide and Pullini, Antonio and Loi, Igor and Gautschi, Michael and G{\"u}rkaynak, Frank Ka{\u{g}}an and Teman, Adam and Constantin, Jeremy and Burg, Andreas and Miro-Panades, Ivan and Beign{\`e}, Edith and others},
  journal={Ieee Micro},
  volume={37},
  number={5},
  pages={20--31},
  year={2017},
  publisher={IEEE}
}
@article{di2020pspin,
  title={PsPIN: A high-performance low-power architecture for flexible in-network compute},
  author={Di Girolamo, Salvatore and Kurth, Andreas and Calotoiu, Alexandru and Benz, Thomas and Schneider, Timo and Ber{\'a}nek, Jakub and Benini, Luca and Hoefler, Torsten},
  journal={arXiv preprint arXiv:2010.03536},
  year={2020}
}
@inproceedings{forencich2020corundum,
  title={Corundum: An open-source 100-gbps nic},
  author={Forencich, Alex and Snoeren, Alex C and Porter, George and Papen, George},
  booktitle={2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  pages={38--46},
  year={2020},
  organization={IEEE}
}

@inproceedings{kamaleldin2019modular,
  title={Modular memory system for RISC-V based MPSoCs on Xilinx FPGAs},
  author={Kamaleldin, Ahmed and Ali, Muhammad and Rad, Pedram Amini and Gottschalk, Marcus and G{\"o}hringer, Diana},
  booktitle={2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)},
  pages={68--73},
  year={2019},
  organization={IEEE}
}
@inproceedings{di2019network,
  title={Network-accelerated non-contiguous memory transfers},
  author={Di Girolamo, Salvatore and Taranov, Konstantin and Kurth, Andreas and Schaffner, Michael and Schneider, Timo and Ber{\'a}nek, Jakub and Besta, Maciej and Benini, Luca and Roweth, Duncan and Hoefler, Torsten},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  pages={1--14},
  year={2019}
}
@inproceedings{balkind2019openpiton+,
  title={OpenPiton+ Ariane: The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores},
  author={Balkind, Jonathan and Lim, Katie and Gao, Fei and Tu, Jinzheng and Wentzlaff, David and Schaffner, Michael and Zaruba, Florian and Benini, Luca},
  booktitle={Workshop on Computer Architecture Research with RISC-V (CARRV)},
  pages={1--6},
  year={2019}
}
@article{devietti2011rcdc,
  title={RCDC: a relaxed consistency deterministic computer},
  author={Devietti, Joseph and Nelson, Jacob and Bergan, Tom and Ceze, Luis and Grossman, Dan},
  journal={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={1},
  pages={67--78},
  year={2011},
  publisher={ACM New York, NY, USA}
}
@article{adve1996shared,
  title={Shared memory consistency models: A tutorial},
  author={Adve, Sarita V and Gharachorloo, Kourosh},
  journal={computer},
  volume={29},
  number={12},
  pages={66--76},
  year={1996},
  publisher={IEEE}
}
@article{adve1999recent,
  title={Recent advances in memory consistency models for hardware shared memory systems},
  author={Adve, Sarita V and Pai, Vijay S and Ranganathan, Parthasarathy},
  journal={Proceedings of the IEEE},
  volume={87},
  number={3},
  pages={445--455},
  year={1999},
  publisher={IEEE}
}
@article{sorin2011primer,
  title={A primer on memory consistency and cache coherence},
  author={Sorin, Daniel J and Hill, Mark D and Wood, David A},
  journal={Synthesis lectures on computer architecture},
  volume={6},
  number={3},
  pages={1--212},
  year={2011},
  publisher={Morgan \& Claypool Publishers}
}
@masterthesis{manycore2013fudan,
  author={张家杰},
  title={多核处理器关键技术研究},
  school={复旦大学},
  year={2013}
}
@article{gs464e2015recent,
  title={龙芯GS464E处理器核架构设计},
  author={吴瑞阳, 汪文祥, 王焕东 \& 胡伟武},
  journal={中国科学:信息科学},
  volume={45},
  number={04},
  pages={480--500},
  year={2015},
  publisher={中国科学}
}
@article{manycoretime2016recent,
  title={基于共享内存的多核时代数据结构研究},
  author={周维, 周可人, 栾钟治, 姚绍文 \& 钱德沛},
  journal={信息学报},
  volume={27},
  number={04},
  pages={1009--1025},
  year={2016},
  publisher={中国计算机学会}
}

@inproceedings{perotti2020hw,
  title={HW/SW approaches for RISC-V code size reduction},
  author={Perotti, Matteo and Schiavone, Pasquale D and Tagliavini, Giuseppe and Rossi, Davide and Kurd, Tariq and Hill, Mark and Yingying, Liu and Benini, Luca},
  booktitle={Workshop on Computer Architecture Research with RISC-V (CARRV 2020)},
  year={2020}
}
@inproceedings{math2011data,
  title={Data transactions on system-on-chip bus using AXI4 protocol},
  author={Math, Shaila S and Manjula, RB and Manvi, SS and Kaunds, Paul},
  booktitle={2011 International Conference on Recent Advancements in Electrical, Electronics and Control Engineering},
  pages={423--427},
  year={2011},
  organization={IEEE}
}
@misc{arm2011apb,
  title={AMBA AXI and ACE Protocol Specification},
  author={ARM},
  year={2011},
  publisher={ARM}
}
@inproceedings{jun2017hbm,
  title={Hbm (high bandwidth memory) dram technology and architecture},
  author={Jun, Hongshin and Cho, Jinhee and Lee, Kangseol and Son, Ho-Young and Kim, Kwiwook and Jin, Hanho and Kim, Keith},
  booktitle={2017 IEEE International Memory Workshop (IMW)},
  pages={1--4},
  year={2017},
  organization={IEEE}
}
@book{jacob2010memory,
  title={Memory systems: cache, DRAM, disk},
  author={Jacob, Bruce and Wang, David and Ng, Spencer},
  year={2010},
  publisher={Morgan Kaufmann}
}
@misc{arm2021apb,
  title={AMBA APB Protocol Specification},
  author={ARM},
  year={2021},
  publisher={ARM}
}
@misc{alveo2021datasheet,
  title={Alveo U280 Data Center Accelerator Card Data Sheet},
  author={Xilinx},
  year={2021},
  publisher={Xilinx}
}
@misc{alveo2021getstarted,
  title={Getting Started with Alveo Data Center Accelerator Cards},
  author={Xilinx},
  year={2021},
  publisher={Xilinx}
}
