Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: DEV0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEV0.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEV0"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DEV0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISEhomework\p7\mips\TimCou.v" into library work
Parsing module <TimCou>.
Analyzing Verilog file "E:\ISEhomework\p7\mips\DEV0.v" into library work
Parsing module <DEV0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DEV0>.

Elaborating module <TimCou>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEV0>.
    Related source file is "E:\ISEhomework\p7\mips\DEV0.v".
    Summary:
	no macro.
Unit <DEV0> synthesized.

Synthesizing Unit <TimCou>.
    Related source file is "E:\ISEhomework\p7\mips\TimCou.v".
WARNING:Xst:647 - Input <DEV_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEV_Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <preset>.
    Found 1-bit register for signal <ctrl<31>>.
    Found 1-bit register for signal <ctrl<30>>.
    Found 1-bit register for signal <ctrl<29>>.
    Found 1-bit register for signal <ctrl<28>>.
    Found 1-bit register for signal <ctrl<27>>.
    Found 1-bit register for signal <ctrl<26>>.
    Found 1-bit register for signal <ctrl<25>>.
    Found 1-bit register for signal <ctrl<24>>.
    Found 1-bit register for signal <ctrl<23>>.
    Found 1-bit register for signal <ctrl<22>>.
    Found 1-bit register for signal <ctrl<21>>.
    Found 1-bit register for signal <ctrl<20>>.
    Found 1-bit register for signal <ctrl<19>>.
    Found 1-bit register for signal <ctrl<18>>.
    Found 1-bit register for signal <ctrl<17>>.
    Found 1-bit register for signal <ctrl<16>>.
    Found 1-bit register for signal <ctrl<15>>.
    Found 1-bit register for signal <ctrl<14>>.
    Found 1-bit register for signal <ctrl<13>>.
    Found 1-bit register for signal <ctrl<12>>.
    Found 1-bit register for signal <ctrl<11>>.
    Found 1-bit register for signal <ctrl<10>>.
    Found 1-bit register for signal <ctrl<9>>.
    Found 1-bit register for signal <ctrl<8>>.
    Found 1-bit register for signal <ctrl<7>>.
    Found 1-bit register for signal <ctrl<6>>.
    Found 1-bit register for signal <ctrl<5>>.
    Found 1-bit register for signal <ctrl<4>>.
    Found 1-bit register for signal <ctrl<3>>.
    Found 1-bit register for signal <ctrl<2>>.
    Found 1-bit register for signal <ctrl<1>>.
    Found 1-bit register for signal <ctrl<0>>.
    Found 32-bit register for signal <count>.
    Found 32-bit subtractor for signal <count[31]_GND_2_o_sub_18_OUT> created at line 59.
    Found 32-bit comparator greater for signal <n0011> created at line 56
    Found 32-bit comparator lessequal for signal <n0020> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <TimCou> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 34
 1-bit register                                        : 32
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 65
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DEV0> ...

Optimizing unit <TimCou> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEV0, actual ratio is 0.
FlipFlop dev0/count_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEV0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 292
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 78
#      LUT4                        : 3
#      LUT5                        : 24
#      LUT6                        : 72
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 97
#      FD                          : 1
#      FDRE                        : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 36
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              97  out of  126800     0%  
 Number of Slice LUTs:                  213  out of  63400     0%  
    Number used as Logic:               213  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    247
   Number with an unused Flip Flop:     150  out of    247    60%  
   Number with an unused LUT:            34  out of    247    13%  
   Number of fully used LUT-FF pairs:    63  out of    247    25%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  70  out of    210    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.015ns (Maximum Frequency: 331.649MHz)
   Minimum input arrival time before clock: 1.687ns
   Maximum output required time after clock: 2.654ns
   Maximum combinational path delay: 0.996ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.015ns (frequency: 331.649MHz)
  Total number of paths / destination ports: 7390 / 67
-------------------------------------------------------------------------
Delay:               3.015ns (Levels of Logic = 10)
  Source:            dev0/count_2 (FF)
  Destination:       dev0/count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dev0/count_2 to dev0/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.361   0.720  dev0/count_2 (dev0/count_2)
     LUT5:I0->O            1   0.097   0.000  dev0/Mcompar_n0011_lut<0> (dev0/Mcompar_n0011_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dev0/Mcompar_n0011_cy<0> (dev0/Mcompar_n0011_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dev0/Mcompar_n0011_cy<1> (dev0/Mcompar_n0011_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dev0/Mcompar_n0011_cy<2> (dev0/Mcompar_n0011_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dev0/Mcompar_n0011_cy<3> (dev0/Mcompar_n0011_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dev0/Mcompar_n0011_cy<4> (dev0/Mcompar_n0011_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dev0/Mcompar_n0011_cy<5> (dev0/Mcompar_n0011_cy<5>)
     MUXCY:CI->O          35   0.253   0.403  dev0/Mcompar_n0011_cy<6> (dev0/Mcompar_n0011_cy<6>)
     LUT6:I5->O            1   0.097   0.511  dev0/ctrl[2]_count[31]_select_27_OUT<21>_SW0 (N28)
     LUT6:I3->O            1   0.097   0.000  dev0/ctrl[2]_count[31]_select_27_OUT<21> (dev0/ctrl[2]_count[31]_select_27_OUT<21>)
     FDRE:D                    0.008          dev0/count_21
    ----------------------------------------
    Total                      3.015ns (1.381ns logic, 1.634ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 392 / 256
-------------------------------------------------------------------------
Offset:              1.687ns (Levels of Logic = 3)
  Source:            DEV_Addr<3> (PAD)
  Destination:       dev0/ctrl_0 (FF)
  Destination Clock: clk rising

  Data Path: DEV_Addr<3> to dev0/ctrl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.801  DEV_Addr_3_IBUF (DEV_Addr_3_IBUF)
     LUT6:I0->O            1   0.097   0.683  dev0/Reset_OR_DriverANDClockEnable_SW2 (N151)
     LUT6:I1->O            1   0.097   0.000  dev0/ctrl_0_rstpot1 (dev0/ctrl_0_rstpot1)
     FD:D                      0.008          dev0/ctrl_0
    ----------------------------------------
    Total                      1.687ns (0.203ns logic, 1.484ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 33
-------------------------------------------------------------------------
Offset:              2.654ns (Levels of Logic = 4)
  Source:            dev0/count_15 (FF)
  Destination:       intrp0 (PAD)
  Source Clock:      clk rising

  Data Path: dev0/count_15 to intrp0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.361   0.730  dev0/count_15 (dev0/count_15)
     LUT6:I0->O            1   0.097   0.693  dev0/_n020911 (dev0/_n020911)
     LUT6:I0->O            2   0.097   0.299  dev0/_n020916 (dev0/_n02091)
     LUT3:I2->O            1   0.097   0.279  dev0/intrp1 (intrp0_OBUF)
     OBUF:I->O                 0.000          intrp0_OBUF (intrp0)
    ----------------------------------------
    Total                      2.654ns (0.652ns logic, 2.003ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Delay:               0.996ns (Levels of Logic = 3)
  Source:            DEV_Addr<3> (PAD)
  Destination:       DEV_RD<31> (PAD)

  Data Path: DEV_Addr<3> to DEV_RD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.619  DEV_Addr_3_IBUF (DEV_Addr_3_IBUF)
     LUT3:I0->O            1   0.097   0.279  dev0/DEV_RD<0>1 (DEV_RD_0_OBUF)
     OBUF:I->O                 0.000          DEV_RD_0_OBUF (DEV_RD<0>)
    ----------------------------------------
    Total                      0.996ns (0.098ns logic, 0.898ns route)
                                       (9.8% logic, 90.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.015|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.47 secs
 
--> 

Total memory usage is 412720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

