//
//  Configuration transactions
//  ROM size : 16*2 = 32
//  
//  1:  Read from Device ID Reg to set Bus/Device to 1/0
//  2:  Write 0xFFFF_FFFF to BAR0
//  3:  Read back BAR0
//  4:  Write 0xFFFF_FFFF to BAR1
//  5:  Read back BAR1
//  6:  Write 0x8000_0000 to BAR0 (64-bit BAR, 31:0)
//  7:  Write 0x1000_0000 to BAR1 (64-bit BAR, 63:32)
//  8:  Write 0x0041 to Link Control Reg (Enable L0s and Common CLock)
//  9:  Write 0x0006 to Command Reg (Enable Memory and Bus-master)
//  10: Read back BAR0
//  11: Read back BAR1
//  12: Mem Read CAP (offset : 0x00)
//  13: Mem Read VS, Version (offset : 0x08)
//  14: Mem Read CC (offset : 0x14)
//  15: Mem Write AQA (offset : 0x24)
//  16: Mem Read AQA
//
//
//
// TLP #1 - CfgWr to Command Reg - Enable IO, Mem, and Bus Master
//
   0000000000000010000000000010001     // Reg No.1 = Command Reg
   00000000000000000000000000000011    // Data = h06000000
//
// TLP #2 - MemWr offset 0x20, NSSR (NVM Subsystem Reset) 1Dword (NVMe)
//
   00000000000001110000000000100000 
   01001110010101100100110101100101
//
// TLP #2 - MemRd CSTS.RDY (0x1c), Dword 1
//
   00000000000001100000000000011100
   00000000000000000000000000000000  // Data unused
//
// TLP #2 - CfgWr to BAR0 - assign base address h8000_0000 to 64-bit BAR
//
   0000000000000010000000001001111 // DW Addr 4 = BAR0
   10000000000000000000000000000000  // Data = h8000000
//
// TLP #3 - CfgWr to BAR1 - write second half of 64-bit BAR h0000_0010
//
   0000000000000010000000001011111 // DW Addr 5 = BAR1
   00000000000000000000000000010000  // Data = h0000_0010
//
// TLP #4 - CfgWr to Link Ctl Reg - Enable ASPM L0s and Common Clock
//
//   0000000000000010000001101000001 // DW Addr 52 = Link Control Reg
//   01000001000000000000000000000000  // Data = h41000000
//
// TLP #6 - MemRd offset 0x24, AQA, (0xff, 0xff), Dword 1
//
   00000000000001100000000000100100 
   00000000111111110000000011111111 // Data unused
//
// TLP #7 - MemRd offset 0x28, ASQ, Dword 2
//
   00000000000010100000000000101000 
   10000000000000000000000000000000 // Data unused
//
// TLP #8 - MemRd offset 0x30, ACQ, Dword 2
//
   00000000000010100000000000110000 
   10010000000000000000100000000000 // Data unused
//   
// TLP #9 - MemRd CSTS.RDY (0x1c), Dword 1
//
   00000000000001100000000000011100
   00000000000000000000000000000000  // Data unused
//
// TLP #10 - MemWr offset 0x24, AQA, (0xff, 0xff), Dword 1
//
   00000000000001110000000000100100 
   00000000111111110000000011111111 
//
// TLP #11 - MemWr offset 0x28, ASQ, 0x0000 0000, Dword 1
//
   00000000000001110000000000101000 
   00000000000000000000000000000000 
//
// TLP #12 - MemWr offset 0x2C, ASQ2, 0x0001 0000, Dword 1
//
   00000000000001110000000000101100 
   00000000000000010000000000000000 
//
// TLP #13 - MemWr offset 0x30, ACQ, 0x0000 0000, Dword 1
//
   00000000000001110000000000110000 
   00000000000000000000000000000000 
//
// TLP #14 - MemWr offset 0x34, ACQ2, 0x0002 0000, Dword 1
//
   00000000000001110000000000110100 
   00000000000000100000000000000000
//
// TLP #15 - MemWr 0x0000_0001 at CC.EN (0x14), Dword 1 
//
   00000000000001110000000000010100
   00000000000000000000000000000001  // Data unused
//
// TLP #16 - MemRd CSTS.RDY (0x1c), Dword 1
//
   00000000000001100000000000011100
   00000000000000000000000000000000  // Data unused
//
// TLP #17 - MemRd offset 0x00, CAP, Dword 2
//
   00000000000010100000000000000000
   00000000000000000000000000000000  // Data unused
//
// TLP #18 - MemRd offset 0x24, AQA, DWord1
//
   00000000000001100000000000100100 
   00001000000000000000100000000000 // Data unused
//
// TLP #19 - MemRd offset 0x14, CC, Dword 1
//
   00000000000001100000000000010100 
   00000000000000000000000000000000  // Data unused
//
// TLP #20 - MemRd offset 0x28, ASQ, Dword 2
//
   00000000000010100000000000101000 
   10000000000000000000000000000000 // unused
//
// TLP #21 - MemRd offset 0x30, ACQ, Dword 2
//
   00000000000010100000000000110000 
   10000000000000000000000000000000 // unused
//
// TLP #22 - MemRd offset 0x1000, ASQTDBL Dword 1
//
   00000000000001100001000000000000 
   00000000000000000000000000000000 // unused
//
// TLP #23 - MemRd offset 0x1004, ACQHDBL Dword 1
//
   00000000000001100001000000000100 
   00000000000000000000000000000000 // unused
//
// TLP #24 - MemWr offset 0x1000, ASQTDBL Dword 1
//
   00000000000001110001000000000000 
   00000000000000000000000000000001 
//
// TLP #25 - MemWr offset 0x1004, ACQHDBL Dword 1
//
   00000000000001110001000000000100 
   00000000000000000000000000000001 