
Efinix Static Timing Analysis Report
Version: 2021.2.323.2.18 
Date: Wed May 18 20:47:05 2022

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.
 
Top-level Entity Name: rp_testing

SDC Filename: Not Specified

Timing Model: C2
	temperature : 0C to 85C
	voltage : 1.1V +/-50mV
	speedgrade : 2
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary 
   2. Clock Relationship Summary 
   3. Path Details for Max Critical Paths 
   4. Path Details for Min Critical Paths 
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
Clock Name           Period (ns)   Frequency (MHz)   Waveform   Source Clock Name
pll_inst1_CLKOUT0          1.000        1000.000         {0.000 0.500}        pll_inst1_CLKOUT0

Maximum possible analyzed clocks frequency
Clock Name           Period (ns)   Frequency (MHz)   Edge
pll_inst1_CLKOUT0          2.462         406.229     (R-R)

Geomean max period: 2.462

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
Launch Clock       Capture Clock      Constraint (ns)   Slack (ns)    Edge
pll_inst1_CLKOUT0   pll_inst1_CLKOUT0        1.000        -1.462     (R-R)

Hold (Min) Clock Relationship
Launch Clock       Capture Clock      Constraint (ns)   Slack (ns)    Edge
pll_inst1_CLKOUT0   pll_inst1_CLKOUT0        0.000         0.642     (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------


######################################################################
Path Detail Report (pll_inst1_CLKOUT0 vs pll_inst1_CLKOUT0)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : clk_out_reg_2~FF|CLK
Path End      : clk_out_reg_2~FF|D
Launch Clock  : pll_inst1_CLKOUT0 (RISE)
Capture Clock : pll_inst1_CLKOUT0 (RISE)
Slack         : -1.462  (required time - arrival time)
Delay         : 1.288

Logic Level : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  4.757
+ Clock To Q + Data Path Delay :  2.322
--------------------------------------------
End-of-path arrival time       :  7.079

Constraint                     :  1.000
+ Capture Clock Path Delay     :  4.757
- Clock Uncertainty            :  0.140
--------------------------------------------
End-of-path required time      :  5.617


Launch Clock Path
pin name                model name    delay (ns)   cumulative delay (ns)    pins on net   location
===================================================================================================
 pll_inst1_CLKOUT0       inpad           0.000                  0.000           2          (0,83)
 pll_inst1_CLKOUT0       inpad           0.420                  0.420           2          (0,83)
 pll_inst1_CLKOUT0       io              0.000                  0.420           2          (0,83)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in         gbuf_block      1.019                  1.439           2          (1,83)
 CLKBUF__0|I             gbuf            3.318                  4.757           2          (1,83)
 CLKBUF__0|O             gbuf            0.000                  4.757           3          (1,83)
 CLKBUF__0|clkout        gbuf_block      0.000                  4.757           3          (1,83)
 clk_out_reg_2~FF|CLK    ff              0.000                  4.757           3          (3,96)

Data Path
pin name                  model name    delay (ns)   cumulative delay (ns)    pins on net   location
=====================================================================================================
 clk_out_reg_2~FF|Q        ff               0.650                  0.650           3          (3,96)
 clk_out_reg_2~FF|O_seq    eft              1.028                  1.678           3          (3,96)
 clk_out_reg_2~FF|I[3]     eft              0.259                  1.938           3          (3,96)
 clk_out_reg_2~FF|in[3]    lut4             0.000                  1.938           3          (3,96)
 clk_out_reg_2~FF|D        ff               0.384                  2.322           3          (3,96)

Capture Clock Path
pin name                model name    delay (ns)   cumulative delay (ns)    pins on net   location
===================================================================================================
 pll_inst1_CLKOUT0       inpad           0.000                  0.000           2          (0,83)
 pll_inst1_CLKOUT0       inpad           0.420                  0.420           2          (0,83)
 pll_inst1_CLKOUT0       io              0.000                  0.420           2          (0,83)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in         gbuf_block      1.019                  1.439           2          (1,83)
 CLKBUF__0|I             gbuf            3.318                  4.757           2          (1,83)
 CLKBUF__0|O             gbuf            0.000                  4.757           3          (1,83)
 CLKBUF__0|clkout        gbuf_block      0.000                  4.757           3          (1,83)
 clk_out_reg_2~FF|CLK    ff              0.000                  4.757           3          (3,96)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------


######################################################################
Path Detail Report (pll_inst1_CLKOUT0 vs pll_inst1_CLKOUT0)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : clk_out_reg_2~FF|CLK
Path End      : clk_out_reg_2~FF|D
Launch Clock  : pll_inst1_CLKOUT0 (RISE)
Capture Clock : pll_inst1_CLKOUT0 (RISE)
Slack         : 0.642  (arrival time - required time)
Delay         : 0.460

Logic Level : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  1.699
+ Clock To Q + Data Path Delay :  0.692
--------------------------------------------
End-of-path arrival time       :  2.391

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.699
+ Clock Uncertainty            :  0.050
--------------------------------------------
End-of-path required time      :  1.749


Launch Clock Path
pin name                model name    delay (ns)   cumulative delay (ns)    pins on net   location
===================================================================================================
 pll_inst1_CLKOUT0       inpad           0.000                  0.000           2          (0,83)
 pll_inst1_CLKOUT0       inpad           0.150                  0.150           2          (0,83)
 pll_inst1_CLKOUT0       io              0.000                  0.150           2          (0,83)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in         gbuf_block      0.364                  0.514           2          (1,83)
 CLKBUF__0|I             gbuf            1.185                  1.699           2          (1,83)
 CLKBUF__0|O             gbuf            0.000                  1.699           3          (1,83)
 CLKBUF__0|clkout        gbuf_block      0.000                  1.699           3          (1,83)
 clk_out_reg_2~FF|CLK    ff              0.000                  1.699           3          (3,96)

Data Path
pin name                  model name    delay (ns)   cumulative delay (ns)    pins on net   location
=====================================================================================================
 clk_out_reg_2~FF|Q        ff               0.232                  0.232           3          (3,96)
 clk_out_reg_2~FF|O_seq    eft              0.367                  0.599           3          (3,96)
 clk_out_reg_2~FF|I[3]     eft              0.093                  0.692           3          (3,96)
 clk_out_reg_2~FF|in[3]    lut4             0.000                  0.692           3          (3,96)

Capture Clock Path
pin name                model name    delay (ns)   cumulative delay (ns)    pins on net   location
===================================================================================================
 pll_inst1_CLKOUT0       inpad           0.000                  0.000           2          (0,83)
 pll_inst1_CLKOUT0       inpad           0.150                  0.150           2          (0,83)
 pll_inst1_CLKOUT0       io              0.000                  0.150           2          (0,83)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in         gbuf_block      0.364                  0.514           2          (1,83)
 CLKBUF__0|I             gbuf            1.185                  1.699           2          (1,83)
 CLKBUF__0|O             gbuf            0.000                  1.699           3          (1,83)
 CLKBUF__0|clkout        gbuf_block      0.000                  1.699           3          (1,83)
 clk_out_reg_2~FF|CLK    ff              0.000                  1.699           3          (3,96)

---------- Path Details for Min Critical Paths (end) ---------------
