// Seed: 467568433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_1,
      id_5,
      id_1,
      id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9 :
  assert property (@(1) (1 & id_8))
  else;
  wire id_10;
  assign id_8 = 1;
  wire id_11;
endmodule
