|tPad_Starter
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LCD_BLON <= <GND>
LCD_DATA[0] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[1] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[2] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[3] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[4] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[5] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[6] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[7] <> tPad_Starter_SOPC:tPad_Starter_inst.LCD_data_to_and_from_the_lcd
LCD_EN <= tPad_Starter_SOPC:tPad_Starter_inst.LCD_E_from_the_lcd
LCD_ON <= <VCC>
LCD_RS <= tPad_Starter_SOPC:tPad_Starter_inst.LCD_RS_from_the_lcd
LCD_RW <= tPad_Starter_SOPC:tPad_Starter_inst.LCD_RW_from_the_lcd
UART_CTS <= <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK <= tPad_Starter_SOPC:tPad_Starter_inst.out_port_from_the_sd_clk
SD_CMD <> tPad_Starter_SOPC:tPad_Starter_inst.bidir_port_to_and_from_the_sd_cmd
SD_DAT[0] <> tPad_Starter_SOPC:tPad_Starter_inst.bidir_port_to_and_from_the_sd_dat
SD_DAT[1] <> tPad_Starter_SOPC:tPad_Starter_inst.bidir_port_to_and_from_the_sd_dat
SD_DAT[2] <> tPad_Starter_SOPC:tPad_Starter_inst.bidir_port_to_and_from_the_sd_dat
SD_DAT[3] <> tPad_Starter_SOPC:tPad_Starter_inst.bidir_port_to_and_from_the_sd_dat
SD_WP_N => SD_WP_N.IN1
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_BLANK_N <= <VCC>
VGA_CLK <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
EEP_I2C_SCLK <= <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
I2C_SDAT <> <UNC>
ENET0_GTX_CLK <= <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC <= <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N <= <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] <= <GND>
ENET0_TX_DATA[1] <= <GND>
ENET0_TX_DATA[2] <= <GND>
ENET0_TX_DATA[3] <= <GND>
ENET0_TX_EN <= <GND>
ENET0_TX_ER <= <GND>
ENETCLK_25 => ~NO_FANOUT~
ENET1_GTX_CLK <= <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC <= <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N <= <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] <= <GND>
ENET1_TX_DATA[1] <= <GND>
ENET1_TX_DATA[2] <= <GND>
ENET1_TX_DATA[3] <= <GND>
ENET1_TX_EN <= <GND>
ENET1_TX_ER <= <GND>
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_DACK_N[0] <= <GND>
OTG_DACK_N[1] <= <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_FSPEED <> <UNC>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_LSPEED <> <UNC>
OTG_RD_N <= <GND>
OTG_RST_N <= <GND>
OTG_WE_N <= <GND>
IRDA_RXD => IRDA_RXD.IN1
DRAM_ADDR[0] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[1] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[2] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[3] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[4] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[5] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[6] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[7] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[8] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[9] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[10] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[11] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_ADDR[12] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_addr_from_the_sdram
DRAM_BA[0] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_ba_from_the_sdram
DRAM_BA[1] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_ba_from_the_sdram
DRAM_CAS_N <= tPad_Starter_SOPC:tPad_Starter_inst.zs_cas_n_from_the_sdram
DRAM_CKE <= tPad_Starter_SOPC:tPad_Starter_inst.zs_cke_from_the_sdram
DRAM_CLK <= tPad_Starter_SOPC:tPad_Starter_inst.altpll_sdram
DRAM_CS_N <= tPad_Starter_SOPC:tPad_Starter_inst.zs_cs_n_from_the_sdram
DRAM_DQ[0] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[1] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[2] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[3] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[4] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[5] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[6] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[7] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[8] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[9] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[10] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[11] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[12] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[13] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[14] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[15] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[16] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[17] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[18] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[19] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[20] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[21] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[22] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[23] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[24] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[25] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[26] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[27] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[28] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[29] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[30] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[31] <> tPad_Starter_SOPC:tPad_Starter_inst.zs_dq_to_and_from_the_sdram
DRAM_DQM[0] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_dqm_from_the_sdram
DRAM_DQM[1] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_dqm_from_the_sdram
DRAM_DQM[2] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_dqm_from_the_sdram
DRAM_DQM[3] <= tPad_Starter_SOPC:tPad_Starter_inst.zs_dqm_from_the_sdram
DRAM_RAS_N <= tPad_Starter_SOPC:tPad_Starter_inst.zs_ras_n_from_the_sdram
DRAM_WE_N <= tPad_Starter_SOPC:tPad_Starter_inst.zs_we_n_from_the_sdram
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_ADDR[18] <= <GND>
SRAM_ADDR[19] <= <GND>
SRAM_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_LB_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= <GND>
FL_ADDR[0] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[1] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[2] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[3] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[4] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[5] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[6] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[7] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[8] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[9] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[10] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[11] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[12] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[13] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[14] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[15] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[16] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[17] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[18] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[19] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[20] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[21] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_ADDR[22] <= tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_address
FL_CE_N <= tPad_Starter_SOPC:tPad_Starter_inst.select_n_to_the_cfi_flash
FL_DQ[0] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[1] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[2] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[3] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[4] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[5] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[6] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_DQ[7] <> tPad_Starter_SOPC:tPad_Starter_inst.tri_state_bridge_data
FL_OE_N <= tPad_Starter_SOPC:tPad_Starter_inst.read_n_to_the_cfi_flash
FL_RST_N <= <VCC>
FL_RY => ~NO_FANOUT~
FL_WE_N <= tPad_Starter_SOPC:tPad_Starter_inst.write_n_to_the_cfi_flash
FL_WP_N <= <VCC>
LTM_ADC_PENIRQ_n => ~NO_FANOUT~
LTM_ADC_BUSY => ~NO_FANOUT~
LTM_ADC_DCLK <= <GND>
LTM_ADC_DIN <= <GND>
LTM_ADC_DOUT => ~NO_FANOUT~
LTM_B[0] <= <GND>
LTM_B[1] <= <GND>
LTM_B[2] <= <GND>
LTM_B[3] <= <GND>
LTM_B[4] <= <GND>
LTM_B[5] <= <GND>
LTM_B[6] <= <GND>
LTM_B[7] <= <GND>
LTM_DEN <= <GND>
LTM_G[0] <= <GND>
LTM_G[1] <= <GND>
LTM_G[2] <= <GND>
LTM_G[3] <= <GND>
LTM_G[4] <= <GND>
LTM_G[5] <= <GND>
LTM_G[6] <= <GND>
LTM_G[7] <= <GND>
LTM_GREST <= <GND>
LTM_HD <= <GND>
LTM_NCLK <= <GND>
LTM_R[0] <= <GND>
LTM_R[1] <= <GND>
LTM_R[2] <= <GND>
LTM_R[3] <= <GND>
LTM_R[4] <= <GND>
LTM_R[5] <= <GND>
LTM_R[6] <= <GND>
LTM_R[7] <= <GND>
LTM_SCEN <= <VCC>
LTM_SDA <> <UNC>
LTM_VD <= <GND>
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
FVAL => ~NO_FANOUT~
HC_ADC_BUSY => HC_ADC_BUSY.IN1
HC_ADC_CS_N <= tPad_Starter_SOPC:tPad_Starter_inst.SS_n_from_the_touch_panel_spi
HC_ADC_DCLK <= tPad_Starter_SOPC:tPad_Starter_inst.SCLK_from_the_touch_panel_spi
HC_ADC_DIN <= tPad_Starter_SOPC:tPad_Starter_inst.MOSI_from_the_touch_panel_spi
HC_ADC_DOUT => HC_ADC_DOUT.IN1
HC_ADC_PENIRQ_N => HC_ADC_PENIRQ_N.IN1
HC_B[0] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_B[1] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_B[2] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_B[3] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_B[4] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_B[5] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_b_from_the_vga
HC_DEN <= tPad_Starter_SOPC:tPad_Starter_inst.vga_de_from_the_vga
HC_DIM <= <VCC>
HC_G[0] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_G[1] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_G[2] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_G[3] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_G[4] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_G[5] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_g_from_the_vga
HC_NCLK <= tPad_Starter_SOPC:tPad_Starter_inst.vga_clk_from_the_vga
HC_R[0] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
HC_R[1] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
HC_R[2] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
HC_R[3] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
HC_R[4] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
HC_R[5] <= tPad_Starter_SOPC:tPad_Starter_inst.vga_r_from_the_vga
LVAL => ~NO_FANOUT~
PIXCLK => ~NO_FANOUT~
RESET_N <= tPad_Starter_SOPC:tPad_Starter_inst.locked_from_the_altpll
SCLK <= <GND>
SDATA <> <UNC>
STROBE => ~NO_FANOUT~
TRIGGER <= <GND>
XCLKIN <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst
altpll_io <= altpll_io.DB_MAX_OUTPUT_PORT_TYPE
altpll_pclk <= altpll_pclk.DB_MAX_OUTPUT_PORT_TYPE
altpll_sdcard <= altpll_sdcard.DB_MAX_OUTPUT_PORT_TYPE
altpll_sdram <= altpll:the_altpll.c1
altpll_sys <= altpll_sys.DB_MAX_OUTPUT_PORT_TYPE
clk_50 => clk_50.IN5
reset_n => reset_n_sources.IN1
locked_from_the_altpll <= altpll:the_altpll.locked
phasedone_from_the_altpll <= altpll:the_altpll.phasedone
ir_to_the_irm => ir_to_the_irm.IN1
LCD_E_from_the_lcd <= lcd:the_lcd.LCD_E
LCD_RS_from_the_lcd <= lcd:the_lcd.LCD_RS
LCD_RW_from_the_lcd <= lcd:the_lcd.LCD_RW
LCD_data_to_and_from_the_lcd[0] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[1] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[2] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[3] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[4] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[5] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[6] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[7] <> lcd:the_lcd.LCD_data
out_port_from_the_sd_clk <= sd_clk:the_sd_clk.out_port
bidir_port_to_and_from_the_sd_cmd <> sd_cmd:the_sd_cmd.bidir_port
bidir_port_to_and_from_the_sd_dat[0] <> sd_dat:the_sd_dat.bidir_port
bidir_port_to_and_from_the_sd_dat[1] <> sd_dat:the_sd_dat.bidir_port
bidir_port_to_and_from_the_sd_dat[2] <> sd_dat:the_sd_dat.bidir_port
bidir_port_to_and_from_the_sd_dat[3] <> sd_dat:the_sd_dat.bidir_port
in_port_to_the_sd_wp_n => in_port_to_the_sd_wp_n.IN1
zs_addr_from_the_sdram[0] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[1] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[2] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[3] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[4] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[5] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[6] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[7] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[8] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[9] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[10] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[11] <= sdram:the_sdram.zs_addr
zs_addr_from_the_sdram[12] <= sdram:the_sdram.zs_addr
zs_ba_from_the_sdram[0] <= sdram:the_sdram.zs_ba
zs_ba_from_the_sdram[1] <= sdram:the_sdram.zs_ba
zs_cas_n_from_the_sdram <= sdram:the_sdram.zs_cas_n
zs_cke_from_the_sdram <= sdram:the_sdram.zs_cke
zs_cs_n_from_the_sdram <= sdram:the_sdram.zs_cs_n
zs_dq_to_and_from_the_sdram[0] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[1] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[2] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[3] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[4] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[5] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[6] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[7] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[8] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[9] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[10] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[11] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[12] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[13] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[14] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[15] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[16] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[17] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[18] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[19] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[20] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[21] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[22] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[23] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[24] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[25] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[26] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[27] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[28] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[29] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[30] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[31] <> sdram:the_sdram.zs_dq
zs_dqm_from_the_sdram[0] <= sdram:the_sdram.zs_dqm
zs_dqm_from_the_sdram[1] <= sdram:the_sdram.zs_dqm
zs_dqm_from_the_sdram[2] <= sdram:the_sdram.zs_dqm
zs_dqm_from_the_sdram[3] <= sdram:the_sdram.zs_dqm
zs_ras_n_from_the_sdram <= sdram:the_sdram.zs_ras_n
zs_we_n_from_the_sdram <= sdram:the_sdram.zs_we_n
in_port_to_the_touch_panel_busy => in_port_to_the_touch_panel_busy.IN1
in_port_to_the_touch_panel_penirq_n => in_port_to_the_touch_panel_penirq_n.IN1
MISO_to_the_touch_panel_spi => MISO_to_the_touch_panel_spi.IN1
MOSI_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.MOSI
SCLK_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.SCLK
SS_n_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.SS_n
read_n_to_the_cfi_flash <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.read_n_to_the_cfi_flash
select_n_to_the_cfi_flash <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.select_n_to_the_cfi_flash
tri_state_bridge_address[0] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[1] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[2] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[3] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[4] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[5] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[6] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[7] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[8] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[9] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[10] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[11] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[12] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[13] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[14] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[15] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[16] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[17] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[18] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[19] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[20] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[21] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_address[22] <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_address
tri_state_bridge_data[0] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[1] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[2] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[3] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[4] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[5] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[6] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
tri_state_bridge_data[7] <> tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.tri_state_bridge_data
write_n_to_the_cfi_flash <= tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave.write_n_to_the_cfi_flash
vga_b_from_the_vga[0] <= vga:the_vga.vga_b
vga_b_from_the_vga[1] <= vga:the_vga.vga_b
vga_b_from_the_vga[2] <= vga:the_vga.vga_b
vga_b_from_the_vga[3] <= vga:the_vga.vga_b
vga_b_from_the_vga[4] <= vga:the_vga.vga_b
vga_b_from_the_vga[5] <= vga:the_vga.vga_b
vga_b_from_the_vga[6] <= vga:the_vga.vga_b
vga_b_from_the_vga[7] <= vga:the_vga.vga_b
vga_clk_from_the_vga <= vga:the_vga.vga_clk
vga_de_from_the_vga <= vga:the_vga.vga_de
vga_g_from_the_vga[0] <= vga:the_vga.vga_g
vga_g_from_the_vga[1] <= vga:the_vga.vga_g
vga_g_from_the_vga[2] <= vga:the_vga.vga_g
vga_g_from_the_vga[3] <= vga:the_vga.vga_g
vga_g_from_the_vga[4] <= vga:the_vga.vga_g
vga_g_from_the_vga[5] <= vga:the_vga.vga_g
vga_g_from_the_vga[6] <= vga:the_vga.vga_g
vga_g_from_the_vga[7] <= vga:the_vga.vga_g
vga_hs_from_the_vga <= vga:the_vga.vga_hs
vga_r_from_the_vga[0] <= vga:the_vga.vga_r
vga_r_from_the_vga[1] <= vga:the_vga.vga_r
vga_r_from_the_vga[2] <= vga:the_vga.vga_r
vga_r_from_the_vga[3] <= vga:the_vga.vga_r
vga_r_from_the_vga[4] <= vga:the_vga.vga_r
vga_r_from_the_vga[5] <= vga:the_vga.vga_r
vga_r_from_the_vga[6] <= vga:the_vga.vga_r
vga_r_from_the_vga[7] <= vga:the_vga.vga_r
vga_vs_from_the_vga <= vga:the_vga.vga_vs


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll_pll_slave_arbitrator:the_altpll_pll_slave
altpll_pll_slave_readdata[0] => altpll_pll_slave_readdata_from_sa[0].DATAIN
altpll_pll_slave_readdata[1] => altpll_pll_slave_readdata_from_sa[1].DATAIN
altpll_pll_slave_readdata[2] => altpll_pll_slave_readdata_from_sa[2].DATAIN
altpll_pll_slave_readdata[3] => altpll_pll_slave_readdata_from_sa[3].DATAIN
altpll_pll_slave_readdata[4] => altpll_pll_slave_readdata_from_sa[4].DATAIN
altpll_pll_slave_readdata[5] => altpll_pll_slave_readdata_from_sa[5].DATAIN
altpll_pll_slave_readdata[6] => altpll_pll_slave_readdata_from_sa[6].DATAIN
altpll_pll_slave_readdata[7] => altpll_pll_slave_readdata_from_sa[7].DATAIN
altpll_pll_slave_readdata[8] => altpll_pll_slave_readdata_from_sa[8].DATAIN
altpll_pll_slave_readdata[9] => altpll_pll_slave_readdata_from_sa[9].DATAIN
altpll_pll_slave_readdata[10] => altpll_pll_slave_readdata_from_sa[10].DATAIN
altpll_pll_slave_readdata[11] => altpll_pll_slave_readdata_from_sa[11].DATAIN
altpll_pll_slave_readdata[12] => altpll_pll_slave_readdata_from_sa[12].DATAIN
altpll_pll_slave_readdata[13] => altpll_pll_slave_readdata_from_sa[13].DATAIN
altpll_pll_slave_readdata[14] => altpll_pll_slave_readdata_from_sa[14].DATAIN
altpll_pll_slave_readdata[15] => altpll_pll_slave_readdata_from_sa[15].DATAIN
altpll_pll_slave_readdata[16] => altpll_pll_slave_readdata_from_sa[16].DATAIN
altpll_pll_slave_readdata[17] => altpll_pll_slave_readdata_from_sa[17].DATAIN
altpll_pll_slave_readdata[18] => altpll_pll_slave_readdata_from_sa[18].DATAIN
altpll_pll_slave_readdata[19] => altpll_pll_slave_readdata_from_sa[19].DATAIN
altpll_pll_slave_readdata[20] => altpll_pll_slave_readdata_from_sa[20].DATAIN
altpll_pll_slave_readdata[21] => altpll_pll_slave_readdata_from_sa[21].DATAIN
altpll_pll_slave_readdata[22] => altpll_pll_slave_readdata_from_sa[22].DATAIN
altpll_pll_slave_readdata[23] => altpll_pll_slave_readdata_from_sa[23].DATAIN
altpll_pll_slave_readdata[24] => altpll_pll_slave_readdata_from_sa[24].DATAIN
altpll_pll_slave_readdata[25] => altpll_pll_slave_readdata_from_sa[25].DATAIN
altpll_pll_slave_readdata[26] => altpll_pll_slave_readdata_from_sa[26].DATAIN
altpll_pll_slave_readdata[27] => altpll_pll_slave_readdata_from_sa[27].DATAIN
altpll_pll_slave_readdata[28] => altpll_pll_slave_readdata_from_sa[28].DATAIN
altpll_pll_slave_readdata[29] => altpll_pll_slave_readdata_from_sa[29].DATAIN
altpll_pll_slave_readdata[30] => altpll_pll_slave_readdata_from_sa[30].DATAIN
altpll_pll_slave_readdata[31] => altpll_pll_slave_readdata_from_sa[31].DATAIN
clk => d1_altpll_pll_slave_end_xfer~reg0.CLK
reset_n => d1_altpll_pll_slave_end_xfer~reg0.PRESET
reset_n => altpll_pll_slave_reset.DATAIN
tPad_Starter_SOPC_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_address_to_slave[2] => altpll_pll_slave_address[0].DATAIN
tPad_Starter_SOPC_clock_0_out_address_to_slave[3] => altpll_pll_slave_address[1].DATAIN
tPad_Starter_SOPC_clock_0_out_read => tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave.IN0
tPad_Starter_SOPC_clock_0_out_read => altpll_pll_slave_read.IN1
tPad_Starter_SOPC_clock_0_out_write => tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave.IN1
tPad_Starter_SOPC_clock_0_out_write => altpll_pll_slave_write.IN1
tPad_Starter_SOPC_clock_0_out_writedata[0] => altpll_pll_slave_writedata[0].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[1] => altpll_pll_slave_writedata[1].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[2] => altpll_pll_slave_writedata[2].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[3] => altpll_pll_slave_writedata[3].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[4] => altpll_pll_slave_writedata[4].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[5] => altpll_pll_slave_writedata[5].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[6] => altpll_pll_slave_writedata[6].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[7] => altpll_pll_slave_writedata[7].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[8] => altpll_pll_slave_writedata[8].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[9] => altpll_pll_slave_writedata[9].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[10] => altpll_pll_slave_writedata[10].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[11] => altpll_pll_slave_writedata[11].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[12] => altpll_pll_slave_writedata[12].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[13] => altpll_pll_slave_writedata[13].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[14] => altpll_pll_slave_writedata[14].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[15] => altpll_pll_slave_writedata[15].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[16] => altpll_pll_slave_writedata[16].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[17] => altpll_pll_slave_writedata[17].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[18] => altpll_pll_slave_writedata[18].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[19] => altpll_pll_slave_writedata[19].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[20] => altpll_pll_slave_writedata[20].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[21] => altpll_pll_slave_writedata[21].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[22] => altpll_pll_slave_writedata[22].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[23] => altpll_pll_slave_writedata[23].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[24] => altpll_pll_slave_writedata[24].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[25] => altpll_pll_slave_writedata[25].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[26] => altpll_pll_slave_writedata[26].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[27] => altpll_pll_slave_writedata[27].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[28] => altpll_pll_slave_writedata[28].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[29] => altpll_pll_slave_writedata[29].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[30] => altpll_pll_slave_writedata[30].DATAIN
tPad_Starter_SOPC_clock_0_out_writedata[31] => altpll_pll_slave_writedata[31].DATAIN
altpll_pll_slave_address[0] <= tPad_Starter_SOPC_clock_0_out_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_address[1] <= tPad_Starter_SOPC_clock_0_out_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_read <= altpll_pll_slave_read.DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[0] <= altpll_pll_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[1] <= altpll_pll_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[2] <= altpll_pll_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[3] <= altpll_pll_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[4] <= altpll_pll_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[5] <= altpll_pll_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[6] <= altpll_pll_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[7] <= altpll_pll_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[8] <= altpll_pll_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[9] <= altpll_pll_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[10] <= altpll_pll_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[11] <= altpll_pll_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[12] <= altpll_pll_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[13] <= altpll_pll_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[14] <= altpll_pll_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[15] <= altpll_pll_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[16] <= altpll_pll_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[17] <= altpll_pll_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[18] <= altpll_pll_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[19] <= altpll_pll_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[20] <= altpll_pll_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[21] <= altpll_pll_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[22] <= altpll_pll_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[23] <= altpll_pll_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[24] <= altpll_pll_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[25] <= altpll_pll_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[26] <= altpll_pll_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[27] <= altpll_pll_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[28] <= altpll_pll_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[29] <= altpll_pll_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[30] <= altpll_pll_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_readdata_from_sa[31] <= altpll_pll_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_write <= altpll_pll_slave_write.DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[0] <= tPad_Starter_SOPC_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[1] <= tPad_Starter_SOPC_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[2] <= tPad_Starter_SOPC_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[3] <= tPad_Starter_SOPC_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[4] <= tPad_Starter_SOPC_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[5] <= tPad_Starter_SOPC_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[6] <= tPad_Starter_SOPC_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[7] <= tPad_Starter_SOPC_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[8] <= tPad_Starter_SOPC_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[9] <= tPad_Starter_SOPC_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[10] <= tPad_Starter_SOPC_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[11] <= tPad_Starter_SOPC_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[12] <= tPad_Starter_SOPC_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[13] <= tPad_Starter_SOPC_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[14] <= tPad_Starter_SOPC_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[15] <= tPad_Starter_SOPC_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[16] <= tPad_Starter_SOPC_clock_0_out_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[17] <= tPad_Starter_SOPC_clock_0_out_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[18] <= tPad_Starter_SOPC_clock_0_out_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[19] <= tPad_Starter_SOPC_clock_0_out_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[20] <= tPad_Starter_SOPC_clock_0_out_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[21] <= tPad_Starter_SOPC_clock_0_out_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[22] <= tPad_Starter_SOPC_clock_0_out_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[23] <= tPad_Starter_SOPC_clock_0_out_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[24] <= tPad_Starter_SOPC_clock_0_out_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[25] <= tPad_Starter_SOPC_clock_0_out_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[26] <= tPad_Starter_SOPC_clock_0_out_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[27] <= tPad_Starter_SOPC_clock_0_out_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[28] <= tPad_Starter_SOPC_clock_0_out_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[29] <= tPad_Starter_SOPC_clock_0_out_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[30] <= tPad_Starter_SOPC_clock_0_out_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
altpll_pll_slave_writedata[31] <= tPad_Starter_SOPC_clock_0_out_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_altpll_pll_slave_end_xfer <= d1_altpll_pll_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_granted_altpll_pll_slave <= tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_qualified_request_altpll_pll_slave <= tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_read_data_valid_altpll_pll_slave <= <GND>
tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave <= tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
c0 <= altpll_altpll_hfu2:sd1.clk
c1 <= altpll_altpll_hfu2:sd1.clk
c2 <= altpll_altpll_hfu2:sd1.clk
c3 <= altpll_altpll_hfu2:sd1.clk
c4 <= altpll_altpll_hfu2:sd1.clk
clk => clk.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= altpll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1
clk => clk.IN1
clock_crossing_io_s1_endofpacket => clock_crossing_io_s1_endofpacket_from_sa.DATAIN
clock_crossing_io_s1_readdata[0] => clock_crossing_io_s1_readdata_from_sa[0].DATAIN
clock_crossing_io_s1_readdata[1] => clock_crossing_io_s1_readdata_from_sa[1].DATAIN
clock_crossing_io_s1_readdata[2] => clock_crossing_io_s1_readdata_from_sa[2].DATAIN
clock_crossing_io_s1_readdata[3] => clock_crossing_io_s1_readdata_from_sa[3].DATAIN
clock_crossing_io_s1_readdata[4] => clock_crossing_io_s1_readdata_from_sa[4].DATAIN
clock_crossing_io_s1_readdata[5] => clock_crossing_io_s1_readdata_from_sa[5].DATAIN
clock_crossing_io_s1_readdata[6] => clock_crossing_io_s1_readdata_from_sa[6].DATAIN
clock_crossing_io_s1_readdata[7] => clock_crossing_io_s1_readdata_from_sa[7].DATAIN
clock_crossing_io_s1_readdata[8] => clock_crossing_io_s1_readdata_from_sa[8].DATAIN
clock_crossing_io_s1_readdata[9] => clock_crossing_io_s1_readdata_from_sa[9].DATAIN
clock_crossing_io_s1_readdata[10] => clock_crossing_io_s1_readdata_from_sa[10].DATAIN
clock_crossing_io_s1_readdata[11] => clock_crossing_io_s1_readdata_from_sa[11].DATAIN
clock_crossing_io_s1_readdata[12] => clock_crossing_io_s1_readdata_from_sa[12].DATAIN
clock_crossing_io_s1_readdata[13] => clock_crossing_io_s1_readdata_from_sa[13].DATAIN
clock_crossing_io_s1_readdata[14] => clock_crossing_io_s1_readdata_from_sa[14].DATAIN
clock_crossing_io_s1_readdata[15] => clock_crossing_io_s1_readdata_from_sa[15].DATAIN
clock_crossing_io_s1_readdata[16] => clock_crossing_io_s1_readdata_from_sa[16].DATAIN
clock_crossing_io_s1_readdata[17] => clock_crossing_io_s1_readdata_from_sa[17].DATAIN
clock_crossing_io_s1_readdata[18] => clock_crossing_io_s1_readdata_from_sa[18].DATAIN
clock_crossing_io_s1_readdata[19] => clock_crossing_io_s1_readdata_from_sa[19].DATAIN
clock_crossing_io_s1_readdata[20] => clock_crossing_io_s1_readdata_from_sa[20].DATAIN
clock_crossing_io_s1_readdata[21] => clock_crossing_io_s1_readdata_from_sa[21].DATAIN
clock_crossing_io_s1_readdata[22] => clock_crossing_io_s1_readdata_from_sa[22].DATAIN
clock_crossing_io_s1_readdata[23] => clock_crossing_io_s1_readdata_from_sa[23].DATAIN
clock_crossing_io_s1_readdata[24] => clock_crossing_io_s1_readdata_from_sa[24].DATAIN
clock_crossing_io_s1_readdata[25] => clock_crossing_io_s1_readdata_from_sa[25].DATAIN
clock_crossing_io_s1_readdata[26] => clock_crossing_io_s1_readdata_from_sa[26].DATAIN
clock_crossing_io_s1_readdata[27] => clock_crossing_io_s1_readdata_from_sa[27].DATAIN
clock_crossing_io_s1_readdata[28] => clock_crossing_io_s1_readdata_from_sa[28].DATAIN
clock_crossing_io_s1_readdata[29] => clock_crossing_io_s1_readdata_from_sa[29].DATAIN
clock_crossing_io_s1_readdata[30] => clock_crossing_io_s1_readdata_from_sa[30].DATAIN
clock_crossing_io_s1_readdata[31] => clock_crossing_io_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_s1_readdatavalid => clock_crossing_io_s1_move_on_to_next_transaction.IN1
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waits_for_read.IN1
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waits_for_write.IN1
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waitrequest_from_sa.DATAIN
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => clock_crossing_io_s1_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => clock_crossing_io_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_io_s1_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_io_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_io_s1_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_io_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_io_s1_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_io_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_io_s1_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_io_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => clock_crossing_io_s1_nativeaddress[5].DATAIN
cpu_data_master_address_to_slave[7] => clock_crossing_io_s1_address[5].DATAIN
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN16
cpu_data_master_address_to_slave[12] => Equal0.IN15
cpu_data_master_address_to_slave[13] => Equal0.IN14
cpu_data_master_address_to_slave[14] => Equal0.IN13
cpu_data_master_address_to_slave[15] => Equal0.IN12
cpu_data_master_address_to_slave[16] => Equal0.IN11
cpu_data_master_address_to_slave[17] => Equal0.IN10
cpu_data_master_address_to_slave[18] => Equal0.IN9
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN3
cpu_data_master_address_to_slave[25] => Equal0.IN2
cpu_data_master_address_to_slave[26] => Equal0.IN1
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_byteenable[0] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_clock_crossing_io_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_clock_crossing_io_s1.IN1
cpu_data_master_read => clock_crossing_io_s1_read.IN0
cpu_data_master_read => in_a_read_cycle.IN0
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_clock_crossing_io_s1.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_clock_crossing_io_s1.IN1
cpu_data_master_write => cpu_data_master_requests_clock_crossing_io_s1.IN1
cpu_data_master_write => clock_crossing_io_s1_write.IN0
cpu_data_master_write => clock_crossing_io_s1_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => clock_crossing_io_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => clock_crossing_io_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => clock_crossing_io_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => clock_crossing_io_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => clock_crossing_io_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => clock_crossing_io_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => clock_crossing_io_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => clock_crossing_io_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => clock_crossing_io_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => clock_crossing_io_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => clock_crossing_io_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => clock_crossing_io_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => clock_crossing_io_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => clock_crossing_io_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => clock_crossing_io_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => clock_crossing_io_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => clock_crossing_io_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => clock_crossing_io_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => clock_crossing_io_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => clock_crossing_io_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => clock_crossing_io_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => clock_crossing_io_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => clock_crossing_io_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => clock_crossing_io_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => clock_crossing_io_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => clock_crossing_io_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => clock_crossing_io_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => clock_crossing_io_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => clock_crossing_io_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => clock_crossing_io_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => clock_crossing_io_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => clock_crossing_io_s1_writedata[31].DATAIN
reset_n => reset_n.IN1
clock_crossing_io_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[5] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[0] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[1] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[2] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[3] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_endofpacket_from_sa <= clock_crossing_io_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[5] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_read <= clock_crossing_io_s1_read.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[0] <= clock_crossing_io_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[1] <= clock_crossing_io_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[2] <= clock_crossing_io_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[3] <= clock_crossing_io_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[4] <= clock_crossing_io_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[5] <= clock_crossing_io_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[6] <= clock_crossing_io_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[7] <= clock_crossing_io_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[8] <= clock_crossing_io_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[9] <= clock_crossing_io_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[10] <= clock_crossing_io_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[11] <= clock_crossing_io_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[12] <= clock_crossing_io_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[13] <= clock_crossing_io_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[14] <= clock_crossing_io_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[15] <= clock_crossing_io_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[16] <= clock_crossing_io_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[17] <= clock_crossing_io_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[18] <= clock_crossing_io_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[19] <= clock_crossing_io_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[20] <= clock_crossing_io_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[21] <= clock_crossing_io_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[22] <= clock_crossing_io_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[23] <= clock_crossing_io_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[24] <= clock_crossing_io_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[25] <= clock_crossing_io_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[26] <= clock_crossing_io_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[27] <= clock_crossing_io_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[28] <= clock_crossing_io_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[29] <= clock_crossing_io_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[30] <= clock_crossing_io_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[31] <= clock_crossing_io_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_waitrequest_from_sa <= clock_crossing_io_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_write <= clock_crossing_io_s1_write.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_clock_crossing_io_s1 <= cpu_data_master_granted_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_clock_crossing_io_s1 <= cpu_data_master_granted_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_io_s1 <= clock_crossing_io_s1_move_on_to_next_transaction.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1.fifo_contains_ones_n
cpu_data_master_requests_clock_crossing_io_s1 <= cpu_data_master_requests_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_clock_crossing_io_s1_end_xfer <= d1_clock_crossing_io_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1
clear_fifo => always1.IN1
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always126.IN0
clear_fifo => always127.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_63.DATAA
read => p63_full_63.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always126.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_63.ACLR
reset_n => stage_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always126.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always129.IN1
write => updated_one_count.IN1
write => p63_full_63.IN1
write => always127.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_63.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1
clk => clock_crossing_io_m1_latency_counter~reg0.CLK
clk => clock_crossing_io_m1_read_but_no_slave_selected.CLK
clock_crossing_io_m1_address[0] => clock_crossing_io_m1_address_to_slave[0].DATAIN
clock_crossing_io_m1_address[1] => clock_crossing_io_m1_address_to_slave[1].DATAIN
clock_crossing_io_m1_address[2] => clock_crossing_io_m1_address_to_slave[2].DATAIN
clock_crossing_io_m1_address[3] => clock_crossing_io_m1_address_to_slave[3].DATAIN
clock_crossing_io_m1_address[4] => clock_crossing_io_m1_address_to_slave[4].DATAIN
clock_crossing_io_m1_address[5] => clock_crossing_io_m1_address_to_slave[5].DATAIN
clock_crossing_io_m1_address[6] => clock_crossing_io_m1_address_to_slave[6].DATAIN
clock_crossing_io_m1_address[7] => clock_crossing_io_m1_address_to_slave[7].DATAIN
clock_crossing_io_m1_byteenable[0] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_io_m1_granted_irm_avalon_slave => clock_crossing_io_m1_is_granted_some_slave.IN0
clock_crossing_io_m1_granted_lcd_control_slave => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_sysid_control_slave => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tPad_Starter_SOPC_clock_1_in => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_touch_panel_busy_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_touch_panel_penirq_n_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_touch_panel_spi_spi_control_port => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_qualified_request_irm_avalon_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_irm_avalon_slave => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_irm_avalon_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_irm_avalon_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_0.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in => r_1.IN0
clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in => r_1.IN1
clock_crossing_io_m1_qualified_request_touch_panel_busy_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_busy_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_touch_panel_busy_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_busy_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port => r_1.IN0
clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port => r_1.IN1
clock_crossing_io_m1_read => r_0.IN1
clock_crossing_io_m1_read => r_0.IN1
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => p1_clock_crossing_io_m1_latency_counter.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_0.IN1
clock_crossing_io_m1_read => r_0.IN1
clock_crossing_io_m1_read_data_valid_irm_avalon_slave => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_lcd_control_slave => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_sysid_control_slave => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tPad_Starter_SOPC_clock_1_in => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_touch_panel_busy_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_touch_panel_penirq_n_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_touch_panel_spi_spi_control_port => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_requests_irm_avalon_slave => r_0.IN1
clock_crossing_io_m1_requests_lcd_control_slave => r_0.IN1
clock_crossing_io_m1_requests_sysid_control_slave => r_1.IN1
clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in => clock_crossing_io_m1_endofpacket.OUTPUTSELECT
clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in => r_1.IN1
clock_crossing_io_m1_requests_touch_panel_busy_s1 => r_1.IN1
clock_crossing_io_m1_requests_touch_panel_penirq_n_s1 => r_1.IN1
clock_crossing_io_m1_requests_touch_panel_spi_spi_control_port => r_1.IN1
clock_crossing_io_m1_write => r_0.IN1
clock_crossing_io_m1_write => r_0.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_0.IN1
clock_crossing_io_m1_write => r_0.IN1
clock_crossing_io_m1_writedata[0] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
d1_irm_avalon_slave_end_xfer => r_0.IN0
d1_lcd_control_slave_end_xfer => r_0.IN0
d1_sysid_control_slave_end_xfer => r_1.IN1
d1_tPad_Starter_SOPC_clock_1_in_end_xfer => ~NO_FANOUT~
d1_touch_panel_busy_s1_end_xfer => r_1.IN1
d1_touch_panel_penirq_n_s1_end_xfer => r_1.IN1
d1_touch_panel_spi_spi_control_port_end_xfer => r_1.IN1
irm_avalon_slave_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
irm_avalon_slave_wait_counter_eq_0 => r_0.IN1
lcd_control_slave_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_wait_counter_eq_0 => r_0.IN1
reset_n => clock_crossing_io_m1_reset_n.DATAIN
reset_n => clock_crossing_io_m1_latency_counter~reg0.ACLR
reset_n => clock_crossing_io_m1_read_but_no_slave_selected.ACLR
sysid_control_slave_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_endofpacket_from_sa => clock_crossing_io_m1_endofpacket.DATAB
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tPad_Starter_SOPC_clock_1_in_waitrequest_from_sa => r_1.IN1
touch_panel_busy_s1_readdata_from_sa => clock_crossing_io_m1_readdata.IN1
touch_panel_penirq_n_s1_readdata_from_sa => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_endofpacket_from_sa => clock_crossing_io_m1_endofpacket.DATAA
touch_panel_spi_spi_control_port_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_address_to_slave[0] <= clock_crossing_io_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[1] <= clock_crossing_io_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[2] <= clock_crossing_io_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[3] <= clock_crossing_io_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[4] <= clock_crossing_io_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[5] <= clock_crossing_io_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[6] <= clock_crossing_io_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[7] <= clock_crossing_io_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_endofpacket <= clock_crossing_io_m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_latency_counter <= clock_crossing_io_m1_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[0] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[1] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[2] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[3] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[4] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[5] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[6] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[7] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[8] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[9] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[10] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[11] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[12] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[13] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[14] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[15] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[16] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[17] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[18] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[19] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[20] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[21] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[22] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[23] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[24] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[25] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[26] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[27] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[28] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[29] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[30] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[31] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdatavalid <= clock_crossing_io_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_waitrequest <= clock_crossing_io_m1_run.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[12].IN1
slave_address[1] => downstream_data_in[13].IN1
slave_address[2] => downstream_data_in[14].IN1
slave_address[3] => downstream_data_in[15].IN1
slave_address[4] => downstream_data_in[16].IN1
slave_address[5] => downstream_data_in[17].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_read => downstream_data_in[11].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[10].IN1
slave_writedata[0] => downstream_data_in[18].IN1
slave_writedata[1] => downstream_data_in[19].IN1
slave_writedata[2] => downstream_data_in[20].IN1
slave_writedata[3] => downstream_data_in[21].IN1
slave_writedata[4] => downstream_data_in[22].IN1
slave_writedata[5] => downstream_data_in[23].IN1
slave_writedata[6] => downstream_data_in[24].IN1
slave_writedata[7] => downstream_data_in[25].IN1
slave_writedata[8] => downstream_data_in[26].IN1
slave_writedata[9] => downstream_data_in[27].IN1
slave_writedata[10] => downstream_data_in[28].IN1
slave_writedata[11] => downstream_data_in[29].IN1
slave_writedata[12] => downstream_data_in[30].IN1
slave_writedata[13] => downstream_data_in[31].IN1
slave_writedata[14] => downstream_data_in[32].IN1
slave_writedata[15] => downstream_data_in[33].IN1
slave_writedata[16] => downstream_data_in[34].IN1
slave_writedata[17] => downstream_data_in[35].IN1
slave_writedata[18] => downstream_data_in[36].IN1
slave_writedata[19] => downstream_data_in[37].IN1
slave_writedata[20] => downstream_data_in[38].IN1
slave_writedata[21] => downstream_data_in[39].IN1
slave_writedata[22] => downstream_data_in[40].IN1
slave_writedata[23] => downstream_data_in[41].IN1
slave_writedata[24] => downstream_data_in[42].IN1
slave_writedata[25] => downstream_data_in[43].IN1
slave_writedata[26] => downstream_data_in[44].IN1
slave_writedata[27] => downstream_data_in[45].IN1
slave_writedata[28] => downstream_data_in[46].IN1
slave_writedata[29] => downstream_data_in[47].IN1
slave_writedata[30] => downstream_data_in[48].IN1
slave_writedata[31] => downstream_data_in[49].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[6] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[7] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= clock_crossing_io_downstream_fifo:the_downstream_fifo.wrfull


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
q[48] <= dcfifo:downstream_fifo.q
q[49] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_ivf1:auto_generated.data[0]
data[1] => dcfifo_ivf1:auto_generated.data[1]
data[2] => dcfifo_ivf1:auto_generated.data[2]
data[3] => dcfifo_ivf1:auto_generated.data[3]
data[4] => dcfifo_ivf1:auto_generated.data[4]
data[5] => dcfifo_ivf1:auto_generated.data[5]
data[6] => dcfifo_ivf1:auto_generated.data[6]
data[7] => dcfifo_ivf1:auto_generated.data[7]
data[8] => dcfifo_ivf1:auto_generated.data[8]
data[9] => dcfifo_ivf1:auto_generated.data[9]
data[10] => dcfifo_ivf1:auto_generated.data[10]
data[11] => dcfifo_ivf1:auto_generated.data[11]
data[12] => dcfifo_ivf1:auto_generated.data[12]
data[13] => dcfifo_ivf1:auto_generated.data[13]
data[14] => dcfifo_ivf1:auto_generated.data[14]
data[15] => dcfifo_ivf1:auto_generated.data[15]
data[16] => dcfifo_ivf1:auto_generated.data[16]
data[17] => dcfifo_ivf1:auto_generated.data[17]
data[18] => dcfifo_ivf1:auto_generated.data[18]
data[19] => dcfifo_ivf1:auto_generated.data[19]
data[20] => dcfifo_ivf1:auto_generated.data[20]
data[21] => dcfifo_ivf1:auto_generated.data[21]
data[22] => dcfifo_ivf1:auto_generated.data[22]
data[23] => dcfifo_ivf1:auto_generated.data[23]
data[24] => dcfifo_ivf1:auto_generated.data[24]
data[25] => dcfifo_ivf1:auto_generated.data[25]
data[26] => dcfifo_ivf1:auto_generated.data[26]
data[27] => dcfifo_ivf1:auto_generated.data[27]
data[28] => dcfifo_ivf1:auto_generated.data[28]
data[29] => dcfifo_ivf1:auto_generated.data[29]
data[30] => dcfifo_ivf1:auto_generated.data[30]
data[31] => dcfifo_ivf1:auto_generated.data[31]
data[32] => dcfifo_ivf1:auto_generated.data[32]
data[33] => dcfifo_ivf1:auto_generated.data[33]
data[34] => dcfifo_ivf1:auto_generated.data[34]
data[35] => dcfifo_ivf1:auto_generated.data[35]
data[36] => dcfifo_ivf1:auto_generated.data[36]
data[37] => dcfifo_ivf1:auto_generated.data[37]
data[38] => dcfifo_ivf1:auto_generated.data[38]
data[39] => dcfifo_ivf1:auto_generated.data[39]
data[40] => dcfifo_ivf1:auto_generated.data[40]
data[41] => dcfifo_ivf1:auto_generated.data[41]
data[42] => dcfifo_ivf1:auto_generated.data[42]
data[43] => dcfifo_ivf1:auto_generated.data[43]
data[44] => dcfifo_ivf1:auto_generated.data[44]
data[45] => dcfifo_ivf1:auto_generated.data[45]
data[46] => dcfifo_ivf1:auto_generated.data[46]
data[47] => dcfifo_ivf1:auto_generated.data[47]
data[48] => dcfifo_ivf1:auto_generated.data[48]
data[49] => dcfifo_ivf1:auto_generated.data[49]
q[0] <= dcfifo_ivf1:auto_generated.q[0]
q[1] <= dcfifo_ivf1:auto_generated.q[1]
q[2] <= dcfifo_ivf1:auto_generated.q[2]
q[3] <= dcfifo_ivf1:auto_generated.q[3]
q[4] <= dcfifo_ivf1:auto_generated.q[4]
q[5] <= dcfifo_ivf1:auto_generated.q[5]
q[6] <= dcfifo_ivf1:auto_generated.q[6]
q[7] <= dcfifo_ivf1:auto_generated.q[7]
q[8] <= dcfifo_ivf1:auto_generated.q[8]
q[9] <= dcfifo_ivf1:auto_generated.q[9]
q[10] <= dcfifo_ivf1:auto_generated.q[10]
q[11] <= dcfifo_ivf1:auto_generated.q[11]
q[12] <= dcfifo_ivf1:auto_generated.q[12]
q[13] <= dcfifo_ivf1:auto_generated.q[13]
q[14] <= dcfifo_ivf1:auto_generated.q[14]
q[15] <= dcfifo_ivf1:auto_generated.q[15]
q[16] <= dcfifo_ivf1:auto_generated.q[16]
q[17] <= dcfifo_ivf1:auto_generated.q[17]
q[18] <= dcfifo_ivf1:auto_generated.q[18]
q[19] <= dcfifo_ivf1:auto_generated.q[19]
q[20] <= dcfifo_ivf1:auto_generated.q[20]
q[21] <= dcfifo_ivf1:auto_generated.q[21]
q[22] <= dcfifo_ivf1:auto_generated.q[22]
q[23] <= dcfifo_ivf1:auto_generated.q[23]
q[24] <= dcfifo_ivf1:auto_generated.q[24]
q[25] <= dcfifo_ivf1:auto_generated.q[25]
q[26] <= dcfifo_ivf1:auto_generated.q[26]
q[27] <= dcfifo_ivf1:auto_generated.q[27]
q[28] <= dcfifo_ivf1:auto_generated.q[28]
q[29] <= dcfifo_ivf1:auto_generated.q[29]
q[30] <= dcfifo_ivf1:auto_generated.q[30]
q[31] <= dcfifo_ivf1:auto_generated.q[31]
q[32] <= dcfifo_ivf1:auto_generated.q[32]
q[33] <= dcfifo_ivf1:auto_generated.q[33]
q[34] <= dcfifo_ivf1:auto_generated.q[34]
q[35] <= dcfifo_ivf1:auto_generated.q[35]
q[36] <= dcfifo_ivf1:auto_generated.q[36]
q[37] <= dcfifo_ivf1:auto_generated.q[37]
q[38] <= dcfifo_ivf1:auto_generated.q[38]
q[39] <= dcfifo_ivf1:auto_generated.q[39]
q[40] <= dcfifo_ivf1:auto_generated.q[40]
q[41] <= dcfifo_ivf1:auto_generated.q[41]
q[42] <= dcfifo_ivf1:auto_generated.q[42]
q[43] <= dcfifo_ivf1:auto_generated.q[43]
q[44] <= dcfifo_ivf1:auto_generated.q[44]
q[45] <= dcfifo_ivf1:auto_generated.q[45]
q[46] <= dcfifo_ivf1:auto_generated.q[46]
q[47] <= dcfifo_ivf1:auto_generated.q[47]
q[48] <= dcfifo_ivf1:auto_generated.q[48]
q[49] <= dcfifo_ivf1:auto_generated.q[49]
rdclk => dcfifo_ivf1:auto_generated.rdclk
rdreq => dcfifo_ivf1:auto_generated.rdreq
wrclk => dcfifo_ivf1:auto_generated.wrclk
wrreq => dcfifo_ivf1:auto_generated.wrreq
aclr => dcfifo_ivf1:auto_generated.aclr
rdempty <= dcfifo_ivf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ivf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_gp.aclr
aclr => altsyncram_ij31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ij31:fifo_ram.data_a[0]
data[1] => altsyncram_ij31:fifo_ram.data_a[1]
data[2] => altsyncram_ij31:fifo_ram.data_a[2]
data[3] => altsyncram_ij31:fifo_ram.data_a[3]
data[4] => altsyncram_ij31:fifo_ram.data_a[4]
data[5] => altsyncram_ij31:fifo_ram.data_a[5]
data[6] => altsyncram_ij31:fifo_ram.data_a[6]
data[7] => altsyncram_ij31:fifo_ram.data_a[7]
data[8] => altsyncram_ij31:fifo_ram.data_a[8]
data[9] => altsyncram_ij31:fifo_ram.data_a[9]
data[10] => altsyncram_ij31:fifo_ram.data_a[10]
data[11] => altsyncram_ij31:fifo_ram.data_a[11]
data[12] => altsyncram_ij31:fifo_ram.data_a[12]
data[13] => altsyncram_ij31:fifo_ram.data_a[13]
data[14] => altsyncram_ij31:fifo_ram.data_a[14]
data[15] => altsyncram_ij31:fifo_ram.data_a[15]
data[16] => altsyncram_ij31:fifo_ram.data_a[16]
data[17] => altsyncram_ij31:fifo_ram.data_a[17]
data[18] => altsyncram_ij31:fifo_ram.data_a[18]
data[19] => altsyncram_ij31:fifo_ram.data_a[19]
data[20] => altsyncram_ij31:fifo_ram.data_a[20]
data[21] => altsyncram_ij31:fifo_ram.data_a[21]
data[22] => altsyncram_ij31:fifo_ram.data_a[22]
data[23] => altsyncram_ij31:fifo_ram.data_a[23]
data[24] => altsyncram_ij31:fifo_ram.data_a[24]
data[25] => altsyncram_ij31:fifo_ram.data_a[25]
data[26] => altsyncram_ij31:fifo_ram.data_a[26]
data[27] => altsyncram_ij31:fifo_ram.data_a[27]
data[28] => altsyncram_ij31:fifo_ram.data_a[28]
data[29] => altsyncram_ij31:fifo_ram.data_a[29]
data[30] => altsyncram_ij31:fifo_ram.data_a[30]
data[31] => altsyncram_ij31:fifo_ram.data_a[31]
data[32] => altsyncram_ij31:fifo_ram.data_a[32]
data[33] => altsyncram_ij31:fifo_ram.data_a[33]
data[34] => altsyncram_ij31:fifo_ram.data_a[34]
data[35] => altsyncram_ij31:fifo_ram.data_a[35]
data[36] => altsyncram_ij31:fifo_ram.data_a[36]
data[37] => altsyncram_ij31:fifo_ram.data_a[37]
data[38] => altsyncram_ij31:fifo_ram.data_a[38]
data[39] => altsyncram_ij31:fifo_ram.data_a[39]
data[40] => altsyncram_ij31:fifo_ram.data_a[40]
data[41] => altsyncram_ij31:fifo_ram.data_a[41]
data[42] => altsyncram_ij31:fifo_ram.data_a[42]
data[43] => altsyncram_ij31:fifo_ram.data_a[43]
data[44] => altsyncram_ij31:fifo_ram.data_a[44]
data[45] => altsyncram_ij31:fifo_ram.data_a[45]
data[46] => altsyncram_ij31:fifo_ram.data_a[46]
data[47] => altsyncram_ij31:fifo_ram.data_a[47]
data[48] => altsyncram_ij31:fifo_ram.data_a[48]
data[49] => altsyncram_ij31:fifo_ram.data_a[49]
q[0] <= altsyncram_ij31:fifo_ram.q_b[0]
q[1] <= altsyncram_ij31:fifo_ram.q_b[1]
q[2] <= altsyncram_ij31:fifo_ram.q_b[2]
q[3] <= altsyncram_ij31:fifo_ram.q_b[3]
q[4] <= altsyncram_ij31:fifo_ram.q_b[4]
q[5] <= altsyncram_ij31:fifo_ram.q_b[5]
q[6] <= altsyncram_ij31:fifo_ram.q_b[6]
q[7] <= altsyncram_ij31:fifo_ram.q_b[7]
q[8] <= altsyncram_ij31:fifo_ram.q_b[8]
q[9] <= altsyncram_ij31:fifo_ram.q_b[9]
q[10] <= altsyncram_ij31:fifo_ram.q_b[10]
q[11] <= altsyncram_ij31:fifo_ram.q_b[11]
q[12] <= altsyncram_ij31:fifo_ram.q_b[12]
q[13] <= altsyncram_ij31:fifo_ram.q_b[13]
q[14] <= altsyncram_ij31:fifo_ram.q_b[14]
q[15] <= altsyncram_ij31:fifo_ram.q_b[15]
q[16] <= altsyncram_ij31:fifo_ram.q_b[16]
q[17] <= altsyncram_ij31:fifo_ram.q_b[17]
q[18] <= altsyncram_ij31:fifo_ram.q_b[18]
q[19] <= altsyncram_ij31:fifo_ram.q_b[19]
q[20] <= altsyncram_ij31:fifo_ram.q_b[20]
q[21] <= altsyncram_ij31:fifo_ram.q_b[21]
q[22] <= altsyncram_ij31:fifo_ram.q_b[22]
q[23] <= altsyncram_ij31:fifo_ram.q_b[23]
q[24] <= altsyncram_ij31:fifo_ram.q_b[24]
q[25] <= altsyncram_ij31:fifo_ram.q_b[25]
q[26] <= altsyncram_ij31:fifo_ram.q_b[26]
q[27] <= altsyncram_ij31:fifo_ram.q_b[27]
q[28] <= altsyncram_ij31:fifo_ram.q_b[28]
q[29] <= altsyncram_ij31:fifo_ram.q_b[29]
q[30] <= altsyncram_ij31:fifo_ram.q_b[30]
q[31] <= altsyncram_ij31:fifo_ram.q_b[31]
q[32] <= altsyncram_ij31:fifo_ram.q_b[32]
q[33] <= altsyncram_ij31:fifo_ram.q_b[33]
q[34] <= altsyncram_ij31:fifo_ram.q_b[34]
q[35] <= altsyncram_ij31:fifo_ram.q_b[35]
q[36] <= altsyncram_ij31:fifo_ram.q_b[36]
q[37] <= altsyncram_ij31:fifo_ram.q_b[37]
q[38] <= altsyncram_ij31:fifo_ram.q_b[38]
q[39] <= altsyncram_ij31:fifo_ram.q_b[39]
q[40] <= altsyncram_ij31:fifo_ram.q_b[40]
q[41] <= altsyncram_ij31:fifo_ram.q_b[41]
q[42] <= altsyncram_ij31:fifo_ram.q_b[42]
q[43] <= altsyncram_ij31:fifo_ram.q_b[43]
q[44] <= altsyncram_ij31:fifo_ram.q_b[44]
q[45] <= altsyncram_ij31:fifo_ram.q_b[45]
q[46] <= altsyncram_ij31:fifo_ram.q_b[46]
q[47] <= altsyncram_ij31:fifo_ram.q_b[47]
q[48] <= altsyncram_ij31:fifo_ram.q_b[48]
q[49] <= altsyncram_ij31:fifo_ram.q_b[49]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_ij31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => a_graycounter_ljc:wrptr_gp.clock
wrclk => altsyncram_ij31:fifo_ram.clock0
wrclk => alt_synch_pipe_gkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|a_graycounter_ljc:wrptr_gp
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|altsyncram_ij31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
aclr1 => ram_block14a33.CLR1
aclr1 => ram_block14a34.CLR1
aclr1 => ram_block14a35.CLR1
aclr1 => ram_block14a36.CLR1
aclr1 => ram_block14a37.CLR1
aclr1 => ram_block14a38.CLR1
aclr1 => ram_block14a39.CLR1
aclr1 => ram_block14a40.CLR1
aclr1 => ram_block14a41.CLR1
aclr1 => ram_block14a42.CLR1
aclr1 => ram_block14a43.CLR1
aclr1 => ram_block14a44.CLR1
aclr1 => ram_block14a45.CLR1
aclr1 => ram_block14a46.CLR1
aclr1 => ram_block14a47.CLR1
aclr1 => ram_block14a48.CLR1
aclr1 => ram_block14a49.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[0] => ram_block14a33.PORTAADDR
address_a[0] => ram_block14a34.PORTAADDR
address_a[0] => ram_block14a35.PORTAADDR
address_a[0] => ram_block14a36.PORTAADDR
address_a[0] => ram_block14a37.PORTAADDR
address_a[0] => ram_block14a38.PORTAADDR
address_a[0] => ram_block14a39.PORTAADDR
address_a[0] => ram_block14a40.PORTAADDR
address_a[0] => ram_block14a41.PORTAADDR
address_a[0] => ram_block14a42.PORTAADDR
address_a[0] => ram_block14a43.PORTAADDR
address_a[0] => ram_block14a44.PORTAADDR
address_a[0] => ram_block14a45.PORTAADDR
address_a[0] => ram_block14a46.PORTAADDR
address_a[0] => ram_block14a47.PORTAADDR
address_a[0] => ram_block14a48.PORTAADDR
address_a[0] => ram_block14a49.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[1] => ram_block14a33.PORTAADDR1
address_a[1] => ram_block14a34.PORTAADDR1
address_a[1] => ram_block14a35.PORTAADDR1
address_a[1] => ram_block14a36.PORTAADDR1
address_a[1] => ram_block14a37.PORTAADDR1
address_a[1] => ram_block14a38.PORTAADDR1
address_a[1] => ram_block14a39.PORTAADDR1
address_a[1] => ram_block14a40.PORTAADDR1
address_a[1] => ram_block14a41.PORTAADDR1
address_a[1] => ram_block14a42.PORTAADDR1
address_a[1] => ram_block14a43.PORTAADDR1
address_a[1] => ram_block14a44.PORTAADDR1
address_a[1] => ram_block14a45.PORTAADDR1
address_a[1] => ram_block14a46.PORTAADDR1
address_a[1] => ram_block14a47.PORTAADDR1
address_a[1] => ram_block14a48.PORTAADDR1
address_a[1] => ram_block14a49.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[2] => ram_block14a33.PORTAADDR2
address_a[2] => ram_block14a34.PORTAADDR2
address_a[2] => ram_block14a35.PORTAADDR2
address_a[2] => ram_block14a36.PORTAADDR2
address_a[2] => ram_block14a37.PORTAADDR2
address_a[2] => ram_block14a38.PORTAADDR2
address_a[2] => ram_block14a39.PORTAADDR2
address_a[2] => ram_block14a40.PORTAADDR2
address_a[2] => ram_block14a41.PORTAADDR2
address_a[2] => ram_block14a42.PORTAADDR2
address_a[2] => ram_block14a43.PORTAADDR2
address_a[2] => ram_block14a44.PORTAADDR2
address_a[2] => ram_block14a45.PORTAADDR2
address_a[2] => ram_block14a46.PORTAADDR2
address_a[2] => ram_block14a47.PORTAADDR2
address_a[2] => ram_block14a48.PORTAADDR2
address_a[2] => ram_block14a49.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[3] => ram_block14a33.PORTAADDR3
address_a[3] => ram_block14a34.PORTAADDR3
address_a[3] => ram_block14a35.PORTAADDR3
address_a[3] => ram_block14a36.PORTAADDR3
address_a[3] => ram_block14a37.PORTAADDR3
address_a[3] => ram_block14a38.PORTAADDR3
address_a[3] => ram_block14a39.PORTAADDR3
address_a[3] => ram_block14a40.PORTAADDR3
address_a[3] => ram_block14a41.PORTAADDR3
address_a[3] => ram_block14a42.PORTAADDR3
address_a[3] => ram_block14a43.PORTAADDR3
address_a[3] => ram_block14a44.PORTAADDR3
address_a[3] => ram_block14a45.PORTAADDR3
address_a[3] => ram_block14a46.PORTAADDR3
address_a[3] => ram_block14a47.PORTAADDR3
address_a[3] => ram_block14a48.PORTAADDR3
address_a[3] => ram_block14a49.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[4] => ram_block14a33.PORTAADDR4
address_a[4] => ram_block14a34.PORTAADDR4
address_a[4] => ram_block14a35.PORTAADDR4
address_a[4] => ram_block14a36.PORTAADDR4
address_a[4] => ram_block14a37.PORTAADDR4
address_a[4] => ram_block14a38.PORTAADDR4
address_a[4] => ram_block14a39.PORTAADDR4
address_a[4] => ram_block14a40.PORTAADDR4
address_a[4] => ram_block14a41.PORTAADDR4
address_a[4] => ram_block14a42.PORTAADDR4
address_a[4] => ram_block14a43.PORTAADDR4
address_a[4] => ram_block14a44.PORTAADDR4
address_a[4] => ram_block14a45.PORTAADDR4
address_a[4] => ram_block14a46.PORTAADDR4
address_a[4] => ram_block14a47.PORTAADDR4
address_a[4] => ram_block14a48.PORTAADDR4
address_a[4] => ram_block14a49.PORTAADDR4
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[0] => ram_block14a33.PORTBADDR
address_b[0] => ram_block14a34.PORTBADDR
address_b[0] => ram_block14a35.PORTBADDR
address_b[0] => ram_block14a36.PORTBADDR
address_b[0] => ram_block14a37.PORTBADDR
address_b[0] => ram_block14a38.PORTBADDR
address_b[0] => ram_block14a39.PORTBADDR
address_b[0] => ram_block14a40.PORTBADDR
address_b[0] => ram_block14a41.PORTBADDR
address_b[0] => ram_block14a42.PORTBADDR
address_b[0] => ram_block14a43.PORTBADDR
address_b[0] => ram_block14a44.PORTBADDR
address_b[0] => ram_block14a45.PORTBADDR
address_b[0] => ram_block14a46.PORTBADDR
address_b[0] => ram_block14a47.PORTBADDR
address_b[0] => ram_block14a48.PORTBADDR
address_b[0] => ram_block14a49.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[1] => ram_block14a33.PORTBADDR1
address_b[1] => ram_block14a34.PORTBADDR1
address_b[1] => ram_block14a35.PORTBADDR1
address_b[1] => ram_block14a36.PORTBADDR1
address_b[1] => ram_block14a37.PORTBADDR1
address_b[1] => ram_block14a38.PORTBADDR1
address_b[1] => ram_block14a39.PORTBADDR1
address_b[1] => ram_block14a40.PORTBADDR1
address_b[1] => ram_block14a41.PORTBADDR1
address_b[1] => ram_block14a42.PORTBADDR1
address_b[1] => ram_block14a43.PORTBADDR1
address_b[1] => ram_block14a44.PORTBADDR1
address_b[1] => ram_block14a45.PORTBADDR1
address_b[1] => ram_block14a46.PORTBADDR1
address_b[1] => ram_block14a47.PORTBADDR1
address_b[1] => ram_block14a48.PORTBADDR1
address_b[1] => ram_block14a49.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[2] => ram_block14a33.PORTBADDR2
address_b[2] => ram_block14a34.PORTBADDR2
address_b[2] => ram_block14a35.PORTBADDR2
address_b[2] => ram_block14a36.PORTBADDR2
address_b[2] => ram_block14a37.PORTBADDR2
address_b[2] => ram_block14a38.PORTBADDR2
address_b[2] => ram_block14a39.PORTBADDR2
address_b[2] => ram_block14a40.PORTBADDR2
address_b[2] => ram_block14a41.PORTBADDR2
address_b[2] => ram_block14a42.PORTBADDR2
address_b[2] => ram_block14a43.PORTBADDR2
address_b[2] => ram_block14a44.PORTBADDR2
address_b[2] => ram_block14a45.PORTBADDR2
address_b[2] => ram_block14a46.PORTBADDR2
address_b[2] => ram_block14a47.PORTBADDR2
address_b[2] => ram_block14a48.PORTBADDR2
address_b[2] => ram_block14a49.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[3] => ram_block14a33.PORTBADDR3
address_b[3] => ram_block14a34.PORTBADDR3
address_b[3] => ram_block14a35.PORTBADDR3
address_b[3] => ram_block14a36.PORTBADDR3
address_b[3] => ram_block14a37.PORTBADDR3
address_b[3] => ram_block14a38.PORTBADDR3
address_b[3] => ram_block14a39.PORTBADDR3
address_b[3] => ram_block14a40.PORTBADDR3
address_b[3] => ram_block14a41.PORTBADDR3
address_b[3] => ram_block14a42.PORTBADDR3
address_b[3] => ram_block14a43.PORTBADDR3
address_b[3] => ram_block14a44.PORTBADDR3
address_b[3] => ram_block14a45.PORTBADDR3
address_b[3] => ram_block14a46.PORTBADDR3
address_b[3] => ram_block14a47.PORTBADDR3
address_b[3] => ram_block14a48.PORTBADDR3
address_b[3] => ram_block14a49.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[4] => ram_block14a33.PORTBADDR4
address_b[4] => ram_block14a34.PORTBADDR4
address_b[4] => ram_block14a35.PORTBADDR4
address_b[4] => ram_block14a36.PORTBADDR4
address_b[4] => ram_block14a37.PORTBADDR4
address_b[4] => ram_block14a38.PORTBADDR4
address_b[4] => ram_block14a39.PORTBADDR4
address_b[4] => ram_block14a40.PORTBADDR4
address_b[4] => ram_block14a41.PORTBADDR4
address_b[4] => ram_block14a42.PORTBADDR4
address_b[4] => ram_block14a43.PORTBADDR4
address_b[4] => ram_block14a44.PORTBADDR4
address_b[4] => ram_block14a45.PORTBADDR4
address_b[4] => ram_block14a46.PORTBADDR4
address_b[4] => ram_block14a47.PORTBADDR4
address_b[4] => ram_block14a48.PORTBADDR4
address_b[4] => ram_block14a49.PORTBADDR4
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
addressstall_b => ram_block14a33.PORTBADDRSTALL
addressstall_b => ram_block14a34.PORTBADDRSTALL
addressstall_b => ram_block14a35.PORTBADDRSTALL
addressstall_b => ram_block14a36.PORTBADDRSTALL
addressstall_b => ram_block14a37.PORTBADDRSTALL
addressstall_b => ram_block14a38.PORTBADDRSTALL
addressstall_b => ram_block14a39.PORTBADDRSTALL
addressstall_b => ram_block14a40.PORTBADDRSTALL
addressstall_b => ram_block14a41.PORTBADDRSTALL
addressstall_b => ram_block14a42.PORTBADDRSTALL
addressstall_b => ram_block14a43.PORTBADDRSTALL
addressstall_b => ram_block14a44.PORTBADDRSTALL
addressstall_b => ram_block14a45.PORTBADDRSTALL
addressstall_b => ram_block14a46.PORTBADDRSTALL
addressstall_b => ram_block14a47.PORTBADDRSTALL
addressstall_b => ram_block14a48.PORTBADDRSTALL
addressstall_b => ram_block14a49.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock0 => ram_block14a33.CLK0
clock0 => ram_block14a34.CLK0
clock0 => ram_block14a35.CLK0
clock0 => ram_block14a36.CLK0
clock0 => ram_block14a37.CLK0
clock0 => ram_block14a38.CLK0
clock0 => ram_block14a39.CLK0
clock0 => ram_block14a40.CLK0
clock0 => ram_block14a41.CLK0
clock0 => ram_block14a42.CLK0
clock0 => ram_block14a43.CLK0
clock0 => ram_block14a44.CLK0
clock0 => ram_block14a45.CLK0
clock0 => ram_block14a46.CLK0
clock0 => ram_block14a47.CLK0
clock0 => ram_block14a48.CLK0
clock0 => ram_block14a49.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clock1 => ram_block14a33.CLK1
clock1 => ram_block14a34.CLK1
clock1 => ram_block14a35.CLK1
clock1 => ram_block14a36.CLK1
clock1 => ram_block14a37.CLK1
clock1 => ram_block14a38.CLK1
clock1 => ram_block14a39.CLK1
clock1 => ram_block14a40.CLK1
clock1 => ram_block14a41.CLK1
clock1 => ram_block14a42.CLK1
clock1 => ram_block14a43.CLK1
clock1 => ram_block14a44.CLK1
clock1 => ram_block14a45.CLK1
clock1 => ram_block14a46.CLK1
clock1 => ram_block14a47.CLK1
clock1 => ram_block14a48.CLK1
clock1 => ram_block14a49.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
clocken1 => ram_block14a33.ENA1
clocken1 => ram_block14a34.ENA1
clocken1 => ram_block14a35.ENA1
clocken1 => ram_block14a36.ENA1
clocken1 => ram_block14a37.ENA1
clocken1 => ram_block14a38.ENA1
clocken1 => ram_block14a39.ENA1
clocken1 => ram_block14a40.ENA1
clocken1 => ram_block14a41.ENA1
clocken1 => ram_block14a42.ENA1
clocken1 => ram_block14a43.ENA1
clocken1 => ram_block14a44.ENA1
clocken1 => ram_block14a45.ENA1
clocken1 => ram_block14a46.ENA1
clocken1 => ram_block14a47.ENA1
clocken1 => ram_block14a48.ENA1
clocken1 => ram_block14a49.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
data_a[33] => ram_block14a33.PORTADATAIN
data_a[34] => ram_block14a34.PORTADATAIN
data_a[35] => ram_block14a35.PORTADATAIN
data_a[36] => ram_block14a36.PORTADATAIN
data_a[37] => ram_block14a37.PORTADATAIN
data_a[38] => ram_block14a38.PORTADATAIN
data_a[39] => ram_block14a39.PORTADATAIN
data_a[40] => ram_block14a40.PORTADATAIN
data_a[41] => ram_block14a41.PORTADATAIN
data_a[42] => ram_block14a42.PORTADATAIN
data_a[43] => ram_block14a43.PORTADATAIN
data_a[44] => ram_block14a44.PORTADATAIN
data_a[45] => ram_block14a45.PORTADATAIN
data_a[46] => ram_block14a46.PORTADATAIN
data_a[47] => ram_block14a47.PORTADATAIN
data_a[48] => ram_block14a48.PORTADATAIN
data_a[49] => ram_block14a49.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
q_b[33] <= ram_block14a33.PORTBDATAOUT
q_b[34] <= ram_block14a34.PORTBDATAOUT
q_b[35] <= ram_block14a35.PORTBDATAOUT
q_b[36] <= ram_block14a36.PORTBDATAOUT
q_b[37] <= ram_block14a37.PORTBDATAOUT
q_b[38] <= ram_block14a38.PORTBDATAOUT
q_b[39] <= ram_block14a39.PORTBDATAOUT
q_b[40] <= ram_block14a40.PORTBDATAOUT
q_b[41] <= ram_block14a41.PORTBDATAOUT
q_b[42] <= ram_block14a42.PORTBDATAOUT
q_b[43] <= ram_block14a43.PORTBDATAOUT
q_b[44] <= ram_block14a44.PORTBDATAOUT
q_b[45] <= ram_block14a45.PORTBDATAOUT
q_b[46] <= ram_block14a46.PORTBDATAOUT
q_b[47] <= ram_block14a47.PORTBDATAOUT
q_b[48] <= ram_block14a48.PORTBDATAOUT
q_b[49] <= ram_block14a49.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a33.PORTAWE
wren_a => ram_block14a34.PORTAWE
wren_a => ram_block14a35.PORTAWE
wren_a => ram_block14a36.PORTAWE
wren_a => ram_block14a37.PORTAWE
wren_a => ram_block14a38.PORTAWE
wren_a => ram_block14a39.PORTAWE
wren_a => ram_block14a40.PORTAWE
wren_a => ram_block14a41.PORTAWE
wren_a => ram_block14a42.PORTAWE
wren_a => ram_block14a43.PORTAWE
wren_a => ram_block14a44.PORTAWE
wren_a => ram_block14a45.PORTAWE
wren_a => ram_block14a46.PORTAWE
wren_a => ram_block14a47.PORTAWE
wren_a => ram_block14a48.PORTAWE
wren_a => ram_block14a49.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]
d[5] => dffpipe_ed9:dffpipe15.d[5]
q[0] <= dffpipe_ed9:dffpipe15.q[0]
q[1] <= dffpipe_ed9:dffpipe15.q[1]
q[2] <= dffpipe_ed9:dffpipe15.q[2]
q[3] <= dffpipe_ed9:dffpipe15.q[3]
q[4] <= dffpipe_ed9:dffpipe15.q[4]
q[5] <= dffpipe_ed9:dffpipe15.q[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
clock => dffpipe_fd9:dffpipe18.clock
clrn => dffpipe_fd9:dffpipe18.clrn
d[0] => dffpipe_fd9:dffpipe18.d[0]
d[1] => dffpipe_fd9:dffpipe18.d[1]
d[2] => dffpipe_fd9:dffpipe18.d[2]
d[3] => dffpipe_fd9:dffpipe18.d[3]
d[4] => dffpipe_fd9:dffpipe18.d[4]
d[5] => dffpipe_fd9:dffpipe18.d[5]
q[0] <= dffpipe_fd9:dffpipe18.q[0]
q[1] <= dffpipe_fd9:dffpipe18.q[1]
q[2] <= dffpipe_fd9:dffpipe18.q[2]
q[3] <= dffpipe_fd9:dffpipe18.q[3]
q[4] <= dffpipe_fd9:dffpipe18.q[4]
q[5] <= dffpipe_fd9:dffpipe18.q[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_ivf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw
wrusedw[6] <= dcfifo:upstream_fifo.wrusedw
wrusedw[7] <= dcfifo:upstream_fifo.wrusedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_75g1:auto_generated.data[0]
data[1] => dcfifo_75g1:auto_generated.data[1]
data[2] => dcfifo_75g1:auto_generated.data[2]
data[3] => dcfifo_75g1:auto_generated.data[3]
data[4] => dcfifo_75g1:auto_generated.data[4]
data[5] => dcfifo_75g1:auto_generated.data[5]
data[6] => dcfifo_75g1:auto_generated.data[6]
data[7] => dcfifo_75g1:auto_generated.data[7]
data[8] => dcfifo_75g1:auto_generated.data[8]
data[9] => dcfifo_75g1:auto_generated.data[9]
data[10] => dcfifo_75g1:auto_generated.data[10]
data[11] => dcfifo_75g1:auto_generated.data[11]
data[12] => dcfifo_75g1:auto_generated.data[12]
data[13] => dcfifo_75g1:auto_generated.data[13]
data[14] => dcfifo_75g1:auto_generated.data[14]
data[15] => dcfifo_75g1:auto_generated.data[15]
data[16] => dcfifo_75g1:auto_generated.data[16]
data[17] => dcfifo_75g1:auto_generated.data[17]
data[18] => dcfifo_75g1:auto_generated.data[18]
data[19] => dcfifo_75g1:auto_generated.data[19]
data[20] => dcfifo_75g1:auto_generated.data[20]
data[21] => dcfifo_75g1:auto_generated.data[21]
data[22] => dcfifo_75g1:auto_generated.data[22]
data[23] => dcfifo_75g1:auto_generated.data[23]
data[24] => dcfifo_75g1:auto_generated.data[24]
data[25] => dcfifo_75g1:auto_generated.data[25]
data[26] => dcfifo_75g1:auto_generated.data[26]
data[27] => dcfifo_75g1:auto_generated.data[27]
data[28] => dcfifo_75g1:auto_generated.data[28]
data[29] => dcfifo_75g1:auto_generated.data[29]
data[30] => dcfifo_75g1:auto_generated.data[30]
data[31] => dcfifo_75g1:auto_generated.data[31]
data[32] => dcfifo_75g1:auto_generated.data[32]
q[0] <= dcfifo_75g1:auto_generated.q[0]
q[1] <= dcfifo_75g1:auto_generated.q[1]
q[2] <= dcfifo_75g1:auto_generated.q[2]
q[3] <= dcfifo_75g1:auto_generated.q[3]
q[4] <= dcfifo_75g1:auto_generated.q[4]
q[5] <= dcfifo_75g1:auto_generated.q[5]
q[6] <= dcfifo_75g1:auto_generated.q[6]
q[7] <= dcfifo_75g1:auto_generated.q[7]
q[8] <= dcfifo_75g1:auto_generated.q[8]
q[9] <= dcfifo_75g1:auto_generated.q[9]
q[10] <= dcfifo_75g1:auto_generated.q[10]
q[11] <= dcfifo_75g1:auto_generated.q[11]
q[12] <= dcfifo_75g1:auto_generated.q[12]
q[13] <= dcfifo_75g1:auto_generated.q[13]
q[14] <= dcfifo_75g1:auto_generated.q[14]
q[15] <= dcfifo_75g1:auto_generated.q[15]
q[16] <= dcfifo_75g1:auto_generated.q[16]
q[17] <= dcfifo_75g1:auto_generated.q[17]
q[18] <= dcfifo_75g1:auto_generated.q[18]
q[19] <= dcfifo_75g1:auto_generated.q[19]
q[20] <= dcfifo_75g1:auto_generated.q[20]
q[21] <= dcfifo_75g1:auto_generated.q[21]
q[22] <= dcfifo_75g1:auto_generated.q[22]
q[23] <= dcfifo_75g1:auto_generated.q[23]
q[24] <= dcfifo_75g1:auto_generated.q[24]
q[25] <= dcfifo_75g1:auto_generated.q[25]
q[26] <= dcfifo_75g1:auto_generated.q[26]
q[27] <= dcfifo_75g1:auto_generated.q[27]
q[28] <= dcfifo_75g1:auto_generated.q[28]
q[29] <= dcfifo_75g1:auto_generated.q[29]
q[30] <= dcfifo_75g1:auto_generated.q[30]
q[31] <= dcfifo_75g1:auto_generated.q[31]
q[32] <= dcfifo_75g1:auto_generated.q[32]
rdclk => dcfifo_75g1:auto_generated.rdclk
rdreq => dcfifo_75g1:auto_generated.rdreq
wrclk => dcfifo_75g1:auto_generated.wrclk
wrreq => dcfifo_75g1:auto_generated.wrreq
aclr => dcfifo_75g1:auto_generated.aclr
rdempty <= dcfifo_75g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= dcfifo_75g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_75g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_75g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_75g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_75g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_75g1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_75g1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_75g1:auto_generated.wrusedw[7]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_gp.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
data[9] => altsyncram_qj31:fifo_ram.data_a[9]
data[10] => altsyncram_qj31:fifo_ram.data_a[10]
data[11] => altsyncram_qj31:fifo_ram.data_a[11]
data[12] => altsyncram_qj31:fifo_ram.data_a[12]
data[13] => altsyncram_qj31:fifo_ram.data_a[13]
data[14] => altsyncram_qj31:fifo_ram.data_a[14]
data[15] => altsyncram_qj31:fifo_ram.data_a[15]
data[16] => altsyncram_qj31:fifo_ram.data_a[16]
data[17] => altsyncram_qj31:fifo_ram.data_a[17]
data[18] => altsyncram_qj31:fifo_ram.data_a[18]
data[19] => altsyncram_qj31:fifo_ram.data_a[19]
data[20] => altsyncram_qj31:fifo_ram.data_a[20]
data[21] => altsyncram_qj31:fifo_ram.data_a[21]
data[22] => altsyncram_qj31:fifo_ram.data_a[22]
data[23] => altsyncram_qj31:fifo_ram.data_a[23]
data[24] => altsyncram_qj31:fifo_ram.data_a[24]
data[25] => altsyncram_qj31:fifo_ram.data_a[25]
data[26] => altsyncram_qj31:fifo_ram.data_a[26]
data[27] => altsyncram_qj31:fifo_ram.data_a[27]
data[28] => altsyncram_qj31:fifo_ram.data_a[28]
data[29] => altsyncram_qj31:fifo_ram.data_a[29]
data[30] => altsyncram_qj31:fifo_ram.data_a[30]
data[31] => altsyncram_qj31:fifo_ram.data_a[31]
data[32] => altsyncram_qj31:fifo_ram.data_a[32]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
q[9] <= altsyncram_qj31:fifo_ram.q_b[9]
q[10] <= altsyncram_qj31:fifo_ram.q_b[10]
q[11] <= altsyncram_qj31:fifo_ram.q_b[11]
q[12] <= altsyncram_qj31:fifo_ram.q_b[12]
q[13] <= altsyncram_qj31:fifo_ram.q_b[13]
q[14] <= altsyncram_qj31:fifo_ram.q_b[14]
q[15] <= altsyncram_qj31:fifo_ram.q_b[15]
q[16] <= altsyncram_qj31:fifo_ram.q_b[16]
q[17] <= altsyncram_qj31:fifo_ram.q_b[17]
q[18] <= altsyncram_qj31:fifo_ram.q_b[18]
q[19] <= altsyncram_qj31:fifo_ram.q_b[19]
q[20] <= altsyncram_qj31:fifo_ram.q_b[20]
q[21] <= altsyncram_qj31:fifo_ram.q_b[21]
q[22] <= altsyncram_qj31:fifo_ram.q_b[22]
q[23] <= altsyncram_qj31:fifo_ram.q_b[23]
q[24] <= altsyncram_qj31:fifo_ram.q_b[24]
q[25] <= altsyncram_qj31:fifo_ram.q_b[25]
q[26] <= altsyncram_qj31:fifo_ram.q_b[26]
q[27] <= altsyncram_qj31:fifo_ram.q_b[27]
q[28] <= altsyncram_qj31:fifo_ram.q_b[28]
q[29] <= altsyncram_qj31:fifo_ram.q_b[29]
q[30] <= altsyncram_qj31:fifo_ram.q_b[30]
q[31] <= altsyncram_qj31:fifo_ram.q_b[31]
q[32] <= altsyncram_qj31:fifo_ram.q_b[32]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => a_graycounter_ojc:wrptr_gp.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_ojc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_a[6] => ram_block14a32.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[7] => ram_block14a24.PORTAADDR7
address_a[7] => ram_block14a25.PORTAADDR7
address_a[7] => ram_block14a26.PORTAADDR7
address_a[7] => ram_block14a27.PORTAADDR7
address_a[7] => ram_block14a28.PORTAADDR7
address_a[7] => ram_block14a29.PORTAADDR7
address_a[7] => ram_block14a30.PORTAADDR7
address_a[7] => ram_block14a31.PORTAADDR7
address_a[7] => ram_block14a32.PORTAADDR7
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
address_b[6] => ram_block14a32.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[7] => ram_block14a24.PORTBADDR7
address_b[7] => ram_block14a25.PORTBADDR7
address_b[7] => ram_block14a26.PORTBADDR7
address_b[7] => ram_block14a27.PORTBADDR7
address_b[7] => ram_block14a28.PORTBADDR7
address_b[7] => ram_block14a29.PORTBADDR7
address_b[7] => ram_block14a30.PORTBADDR7
address_b[7] => ram_block14a31.PORTBADDR7
address_b[7] => ram_block14a32.PORTBADDR7
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a32.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe15.clock
clrn => dffpipe_hd9:dffpipe15.clrn
d[0] => dffpipe_hd9:dffpipe15.d[0]
d[1] => dffpipe_hd9:dffpipe15.d[1]
d[2] => dffpipe_hd9:dffpipe15.d[2]
d[3] => dffpipe_hd9:dffpipe15.d[3]
d[4] => dffpipe_hd9:dffpipe15.d[4]
d[5] => dffpipe_hd9:dffpipe15.d[5]
d[6] => dffpipe_hd9:dffpipe15.d[6]
d[7] => dffpipe_hd9:dffpipe15.d[7]
d[8] => dffpipe_hd9:dffpipe15.d[8]
q[0] <= dffpipe_hd9:dffpipe15.q[0]
q[1] <= dffpipe_hd9:dffpipe15.q[1]
q[2] <= dffpipe_hd9:dffpipe15.q[2]
q[3] <= dffpipe_hd9:dffpipe15.q[3]
q[4] <= dffpipe_hd9:dffpipe15.q[4]
q[5] <= dffpipe_hd9:dffpipe15.q[5]
q[6] <= dffpipe_hd9:dffpipe15.q[6]
q[7] <= dffpipe_hd9:dffpipe15.q[7]
q[8] <= dffpipe_hd9:dffpipe15.q[8]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
d[7] => dffpipe_id9:dffpipe19.d[7]
d[8] => dffpipe_id9:dffpipe19.d[8]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]
q[7] <= dffpipe_id9:dffpipe19.q[7]
q[8] <= dffpipe_id9:dffpipe19.q[8]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1
clk => clk.IN1
clock_crossing_sdcard_s1_endofpacket => clock_crossing_sdcard_s1_endofpacket_from_sa.DATAIN
clock_crossing_sdcard_s1_readdata[0] => clock_crossing_sdcard_s1_readdata_from_sa[0].DATAIN
clock_crossing_sdcard_s1_readdata[1] => clock_crossing_sdcard_s1_readdata_from_sa[1].DATAIN
clock_crossing_sdcard_s1_readdata[2] => clock_crossing_sdcard_s1_readdata_from_sa[2].DATAIN
clock_crossing_sdcard_s1_readdata[3] => clock_crossing_sdcard_s1_readdata_from_sa[3].DATAIN
clock_crossing_sdcard_s1_readdata[4] => clock_crossing_sdcard_s1_readdata_from_sa[4].DATAIN
clock_crossing_sdcard_s1_readdata[5] => clock_crossing_sdcard_s1_readdata_from_sa[5].DATAIN
clock_crossing_sdcard_s1_readdata[6] => clock_crossing_sdcard_s1_readdata_from_sa[6].DATAIN
clock_crossing_sdcard_s1_readdata[7] => clock_crossing_sdcard_s1_readdata_from_sa[7].DATAIN
clock_crossing_sdcard_s1_readdata[8] => clock_crossing_sdcard_s1_readdata_from_sa[8].DATAIN
clock_crossing_sdcard_s1_readdata[9] => clock_crossing_sdcard_s1_readdata_from_sa[9].DATAIN
clock_crossing_sdcard_s1_readdata[10] => clock_crossing_sdcard_s1_readdata_from_sa[10].DATAIN
clock_crossing_sdcard_s1_readdata[11] => clock_crossing_sdcard_s1_readdata_from_sa[11].DATAIN
clock_crossing_sdcard_s1_readdata[12] => clock_crossing_sdcard_s1_readdata_from_sa[12].DATAIN
clock_crossing_sdcard_s1_readdata[13] => clock_crossing_sdcard_s1_readdata_from_sa[13].DATAIN
clock_crossing_sdcard_s1_readdata[14] => clock_crossing_sdcard_s1_readdata_from_sa[14].DATAIN
clock_crossing_sdcard_s1_readdata[15] => clock_crossing_sdcard_s1_readdata_from_sa[15].DATAIN
clock_crossing_sdcard_s1_readdata[16] => clock_crossing_sdcard_s1_readdata_from_sa[16].DATAIN
clock_crossing_sdcard_s1_readdata[17] => clock_crossing_sdcard_s1_readdata_from_sa[17].DATAIN
clock_crossing_sdcard_s1_readdata[18] => clock_crossing_sdcard_s1_readdata_from_sa[18].DATAIN
clock_crossing_sdcard_s1_readdata[19] => clock_crossing_sdcard_s1_readdata_from_sa[19].DATAIN
clock_crossing_sdcard_s1_readdata[20] => clock_crossing_sdcard_s1_readdata_from_sa[20].DATAIN
clock_crossing_sdcard_s1_readdata[21] => clock_crossing_sdcard_s1_readdata_from_sa[21].DATAIN
clock_crossing_sdcard_s1_readdata[22] => clock_crossing_sdcard_s1_readdata_from_sa[22].DATAIN
clock_crossing_sdcard_s1_readdata[23] => clock_crossing_sdcard_s1_readdata_from_sa[23].DATAIN
clock_crossing_sdcard_s1_readdata[24] => clock_crossing_sdcard_s1_readdata_from_sa[24].DATAIN
clock_crossing_sdcard_s1_readdata[25] => clock_crossing_sdcard_s1_readdata_from_sa[25].DATAIN
clock_crossing_sdcard_s1_readdata[26] => clock_crossing_sdcard_s1_readdata_from_sa[26].DATAIN
clock_crossing_sdcard_s1_readdata[27] => clock_crossing_sdcard_s1_readdata_from_sa[27].DATAIN
clock_crossing_sdcard_s1_readdata[28] => clock_crossing_sdcard_s1_readdata_from_sa[28].DATAIN
clock_crossing_sdcard_s1_readdata[29] => clock_crossing_sdcard_s1_readdata_from_sa[29].DATAIN
clock_crossing_sdcard_s1_readdata[30] => clock_crossing_sdcard_s1_readdata_from_sa[30].DATAIN
clock_crossing_sdcard_s1_readdata[31] => clock_crossing_sdcard_s1_readdata_from_sa[31].DATAIN
clock_crossing_sdcard_s1_readdatavalid => clock_crossing_sdcard_s1_move_on_to_next_transaction.IN1
clock_crossing_sdcard_s1_waitrequest => clock_crossing_sdcard_s1_waits_for_read.IN1
clock_crossing_sdcard_s1_waitrequest => clock_crossing_sdcard_s1_waits_for_write.IN1
clock_crossing_sdcard_s1_waitrequest => clock_crossing_sdcard_s1_waitrequest_from_sa.DATAIN
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => clock_crossing_sdcard_s1_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => clock_crossing_sdcard_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_sdcard_s1_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_sdcard_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_sdcard_s1_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_sdcard_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_sdcard_s1_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_sdcard_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_sdcard_s1_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_sdcard_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN16
cpu_data_master_address_to_slave[12] => Equal0.IN15
cpu_data_master_address_to_slave[13] => Equal0.IN14
cpu_data_master_address_to_slave[14] => Equal0.IN13
cpu_data_master_address_to_slave[15] => Equal0.IN12
cpu_data_master_address_to_slave[16] => Equal0.IN11
cpu_data_master_address_to_slave[17] => Equal0.IN10
cpu_data_master_address_to_slave[18] => Equal0.IN9
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN3
cpu_data_master_address_to_slave[26] => Equal0.IN2
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_byteenable[0] => clock_crossing_sdcard_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => clock_crossing_sdcard_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => clock_crossing_sdcard_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => clock_crossing_sdcard_s1_byteenable.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_clock_crossing_sdcard_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_clock_crossing_sdcard_s1.IN1
cpu_data_master_read => clock_crossing_sdcard_s1_read.IN0
cpu_data_master_read => in_a_read_cycle.IN0
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_clock_crossing_sdcard_s1.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_clock_crossing_sdcard_s1.IN1
cpu_data_master_write => cpu_data_master_requests_clock_crossing_sdcard_s1.IN1
cpu_data_master_write => clock_crossing_sdcard_s1_write.IN0
cpu_data_master_write => clock_crossing_sdcard_s1_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => clock_crossing_sdcard_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => clock_crossing_sdcard_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => clock_crossing_sdcard_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => clock_crossing_sdcard_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => clock_crossing_sdcard_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => clock_crossing_sdcard_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => clock_crossing_sdcard_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => clock_crossing_sdcard_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => clock_crossing_sdcard_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => clock_crossing_sdcard_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => clock_crossing_sdcard_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => clock_crossing_sdcard_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => clock_crossing_sdcard_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => clock_crossing_sdcard_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => clock_crossing_sdcard_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => clock_crossing_sdcard_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => clock_crossing_sdcard_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => clock_crossing_sdcard_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => clock_crossing_sdcard_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => clock_crossing_sdcard_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => clock_crossing_sdcard_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => clock_crossing_sdcard_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => clock_crossing_sdcard_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => clock_crossing_sdcard_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => clock_crossing_sdcard_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => clock_crossing_sdcard_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => clock_crossing_sdcard_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => clock_crossing_sdcard_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => clock_crossing_sdcard_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => clock_crossing_sdcard_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => clock_crossing_sdcard_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => clock_crossing_sdcard_s1_writedata[31].DATAIN
reset_n => reset_n.IN1
clock_crossing_sdcard_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_address[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_byteenable[0] <= clock_crossing_sdcard_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_byteenable[1] <= clock_crossing_sdcard_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_byteenable[2] <= clock_crossing_sdcard_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_byteenable[3] <= clock_crossing_sdcard_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_endofpacket_from_sa <= clock_crossing_sdcard_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_nativeaddress[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_nativeaddress[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_nativeaddress[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_read <= clock_crossing_sdcard_s1_read.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[0] <= clock_crossing_sdcard_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[1] <= clock_crossing_sdcard_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[2] <= clock_crossing_sdcard_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[3] <= clock_crossing_sdcard_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[4] <= clock_crossing_sdcard_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[5] <= clock_crossing_sdcard_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[6] <= clock_crossing_sdcard_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[7] <= clock_crossing_sdcard_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[8] <= clock_crossing_sdcard_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[9] <= clock_crossing_sdcard_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[10] <= clock_crossing_sdcard_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[11] <= clock_crossing_sdcard_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[12] <= clock_crossing_sdcard_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[13] <= clock_crossing_sdcard_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[14] <= clock_crossing_sdcard_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[15] <= clock_crossing_sdcard_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[16] <= clock_crossing_sdcard_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[17] <= clock_crossing_sdcard_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[18] <= clock_crossing_sdcard_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[19] <= clock_crossing_sdcard_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[20] <= clock_crossing_sdcard_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[21] <= clock_crossing_sdcard_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[22] <= clock_crossing_sdcard_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[23] <= clock_crossing_sdcard_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[24] <= clock_crossing_sdcard_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[25] <= clock_crossing_sdcard_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[26] <= clock_crossing_sdcard_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[27] <= clock_crossing_sdcard_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[28] <= clock_crossing_sdcard_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[29] <= clock_crossing_sdcard_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[30] <= clock_crossing_sdcard_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_readdata_from_sa[31] <= clock_crossing_sdcard_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_waitrequest_from_sa <= clock_crossing_sdcard_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_write <= clock_crossing_sdcard_s1_write.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_clock_crossing_sdcard_s1 <= cpu_data_master_granted_clock_crossing_sdcard_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_clock_crossing_sdcard_s1 <= cpu_data_master_granted_clock_crossing_sdcard_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 <= clock_crossing_sdcard_s1_move_on_to_next_transaction.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1.fifo_contains_ones_n
cpu_data_master_requests_clock_crossing_sdcard_s1 <= cpu_data_master_requests_clock_crossing_sdcard_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_clock_crossing_sdcard_s1_end_xfer <= d1_clock_crossing_sdcard_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1
clear_fifo => always1.IN1
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always126.IN0
clear_fifo => always127.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_63.DATAA
read => p63_full_63.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always126.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_63.ACLR
reset_n => stage_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always126.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always129.IN1
write => updated_one_count.IN1
write => p63_full_63.IN1
write => always127.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_63.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1
clk => clock_crossing_sdcard_m1_latency_counter~reg0.CLK
clk => clock_crossing_sdcard_m1_read_but_no_slave_selected.CLK
clock_crossing_sdcard_m1_address[0] => clock_crossing_sdcard_m1_address_to_slave[0].DATAIN
clock_crossing_sdcard_m1_address[1] => clock_crossing_sdcard_m1_address_to_slave[1].DATAIN
clock_crossing_sdcard_m1_address[2] => clock_crossing_sdcard_m1_address_to_slave[2].DATAIN
clock_crossing_sdcard_m1_address[3] => clock_crossing_sdcard_m1_address_to_slave[3].DATAIN
clock_crossing_sdcard_m1_address[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address[5] => clock_crossing_sdcard_m1_address_to_slave[5].DATAIN
clock_crossing_sdcard_m1_address[6] => clock_crossing_sdcard_m1_address_to_slave[6].DATAIN
clock_crossing_sdcard_m1_byteenable[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_granted_sd_clk_s1 => clock_crossing_sdcard_m1_is_granted_some_slave.IN0
clock_crossing_sdcard_m1_granted_sd_cmd_s1 => clock_crossing_sdcard_m1_is_granted_some_slave.IN1
clock_crossing_sdcard_m1_granted_sd_dat_s1 => clock_crossing_sdcard_m1_is_granted_some_slave.IN1
clock_crossing_sdcard_m1_granted_sd_wp_n_s1 => clock_crossing_sdcard_m1_is_granted_some_slave.IN1
clock_crossing_sdcard_m1_qualified_request_sd_clk_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_clk_s1 => clock_crossing_sdcard_m1_readdata.IN0
clock_crossing_sdcard_m1_qualified_request_sd_clk_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_clk_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1 => clock_crossing_sdcard_m1_readdata.IN0
clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_dat_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_dat_s1 => clock_crossing_sdcard_m1_readdata.IN0
clock_crossing_sdcard_m1_qualified_request_sd_dat_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_dat_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1 => clock_crossing_sdcard_m1_readdata.IN0
clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1 => r_1.IN0
clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1 => r_1.IN0
clock_crossing_sdcard_m1_read => r_1.IN0
clock_crossing_sdcard_m1_read => r_1.IN0
clock_crossing_sdcard_m1_read => r_1.IN0
clock_crossing_sdcard_m1_read => r_1.IN0
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_readdata.IN1
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_readdata.IN1
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_readdata.IN1
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_readdata.IN1
clock_crossing_sdcard_m1_read => p1_clock_crossing_sdcard_m1_latency_counter.IN1
clock_crossing_sdcard_m1_read => r_1.IN1
clock_crossing_sdcard_m1_read => r_1.IN1
clock_crossing_sdcard_m1_read => r_1.IN1
clock_crossing_sdcard_m1_read => r_1.IN1
clock_crossing_sdcard_m1_read_data_valid_sd_clk_s1 => clock_crossing_sdcard_m1_readdatavalid.IN1
clock_crossing_sdcard_m1_read_data_valid_sd_cmd_s1 => clock_crossing_sdcard_m1_readdatavalid.IN1
clock_crossing_sdcard_m1_read_data_valid_sd_dat_s1 => clock_crossing_sdcard_m1_readdatavalid.IN1
clock_crossing_sdcard_m1_read_data_valid_sd_wp_n_s1 => clock_crossing_sdcard_m1_readdatavalid.IN1
clock_crossing_sdcard_m1_requests_sd_clk_s1 => r_1.IN1
clock_crossing_sdcard_m1_requests_sd_cmd_s1 => r_1.IN1
clock_crossing_sdcard_m1_requests_sd_dat_s1 => r_1.IN1
clock_crossing_sdcard_m1_requests_sd_wp_n_s1 => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_write => r_1.IN1
clock_crossing_sdcard_m1_writedata[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[31] => ~NO_FANOUT~
d1_sd_clk_s1_end_xfer => r_1.IN1
d1_sd_cmd_s1_end_xfer => r_1.IN1
d1_sd_dat_s1_end_xfer => r_1.IN1
d1_sd_wp_n_s1_end_xfer => r_1.IN1
reset_n => clock_crossing_sdcard_m1_reset_n.DATAIN
reset_n => clock_crossing_sdcard_m1_latency_counter~reg0.ACLR
reset_n => clock_crossing_sdcard_m1_read_but_no_slave_selected.ACLR
sd_clk_s1_readdata_from_sa => clock_crossing_sdcard_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa => clock_crossing_sdcard_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[0] => clock_crossing_sdcard_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[1] => clock_crossing_sdcard_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[2] => clock_crossing_sdcard_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[3] => clock_crossing_sdcard_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa => clock_crossing_sdcard_m1_readdata.IN1
clock_crossing_sdcard_m1_address_to_slave[0] <= clock_crossing_sdcard_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_address_to_slave[1] <= clock_crossing_sdcard_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_address_to_slave[2] <= clock_crossing_sdcard_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_address_to_slave[3] <= clock_crossing_sdcard_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_address_to_slave[4] <= <GND>
clock_crossing_sdcard_m1_address_to_slave[5] <= clock_crossing_sdcard_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_address_to_slave[6] <= clock_crossing_sdcard_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_latency_counter <= clock_crossing_sdcard_m1_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[0] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[1] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[2] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[3] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[4] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[5] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[6] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[7] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[8] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[9] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[10] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[11] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[12] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[13] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[14] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[15] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[16] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[17] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[18] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[19] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[20] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[21] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[22] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[23] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[24] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[25] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[26] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[27] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[28] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[29] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[30] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdata[31] <= clock_crossing_sdcard_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_readdatavalid <= clock_crossing_sdcard_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[11].IN1
slave_address[1] => downstream_data_in[12].IN1
slave_address[2] => downstream_data_in[13].IN1
slave_address[3] => downstream_data_in[14].IN1
slave_address[4] => downstream_data_in[15].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_read => downstream_data_in[10].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[9].IN1
slave_writedata[0] => downstream_data_in[16].IN1
slave_writedata[1] => downstream_data_in[17].IN1
slave_writedata[2] => downstream_data_in[18].IN1
slave_writedata[3] => downstream_data_in[19].IN1
slave_writedata[4] => downstream_data_in[20].IN1
slave_writedata[5] => downstream_data_in[21].IN1
slave_writedata[6] => downstream_data_in[22].IN1
slave_writedata[7] => downstream_data_in[23].IN1
slave_writedata[8] => downstream_data_in[24].IN1
slave_writedata[9] => downstream_data_in[25].IN1
slave_writedata[10] => downstream_data_in[26].IN1
slave_writedata[11] => downstream_data_in[27].IN1
slave_writedata[12] => downstream_data_in[28].IN1
slave_writedata[13] => downstream_data_in[29].IN1
slave_writedata[14] => downstream_data_in[30].IN1
slave_writedata[15] => downstream_data_in[31].IN1
slave_writedata[16] => downstream_data_in[32].IN1
slave_writedata[17] => downstream_data_in[33].IN1
slave_writedata[18] => downstream_data_in[34].IN1
slave_writedata[19] => downstream_data_in[35].IN1
slave_writedata[20] => downstream_data_in[36].IN1
slave_writedata[21] => downstream_data_in[37].IN1
slave_writedata[22] => downstream_data_in[38].IN1
slave_writedata[23] => downstream_data_in[39].IN1
slave_writedata[24] => downstream_data_in[40].IN1
slave_writedata[25] => downstream_data_in[41].IN1
slave_writedata[26] => downstream_data_in[42].IN1
slave_writedata[27] => downstream_data_in[43].IN1
slave_writedata[28] => downstream_data_in[44].IN1
slave_writedata[29] => downstream_data_in[45].IN1
slave_writedata[30] => downstream_data_in[46].IN1
slave_writedata[31] => downstream_data_in[47].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_address[3] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_address[4] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_address[5] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_address[6] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= clock_crossing_sdcard_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= clock_crossing_sdcard_downstream_fifo:the_downstream_fifo.wrfull


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_00g1:auto_generated.data[0]
data[1] => dcfifo_00g1:auto_generated.data[1]
data[2] => dcfifo_00g1:auto_generated.data[2]
data[3] => dcfifo_00g1:auto_generated.data[3]
data[4] => dcfifo_00g1:auto_generated.data[4]
data[5] => dcfifo_00g1:auto_generated.data[5]
data[6] => dcfifo_00g1:auto_generated.data[6]
data[7] => dcfifo_00g1:auto_generated.data[7]
data[8] => dcfifo_00g1:auto_generated.data[8]
data[9] => dcfifo_00g1:auto_generated.data[9]
data[10] => dcfifo_00g1:auto_generated.data[10]
data[11] => dcfifo_00g1:auto_generated.data[11]
data[12] => dcfifo_00g1:auto_generated.data[12]
data[13] => dcfifo_00g1:auto_generated.data[13]
data[14] => dcfifo_00g1:auto_generated.data[14]
data[15] => dcfifo_00g1:auto_generated.data[15]
data[16] => dcfifo_00g1:auto_generated.data[16]
data[17] => dcfifo_00g1:auto_generated.data[17]
data[18] => dcfifo_00g1:auto_generated.data[18]
data[19] => dcfifo_00g1:auto_generated.data[19]
data[20] => dcfifo_00g1:auto_generated.data[20]
data[21] => dcfifo_00g1:auto_generated.data[21]
data[22] => dcfifo_00g1:auto_generated.data[22]
data[23] => dcfifo_00g1:auto_generated.data[23]
data[24] => dcfifo_00g1:auto_generated.data[24]
data[25] => dcfifo_00g1:auto_generated.data[25]
data[26] => dcfifo_00g1:auto_generated.data[26]
data[27] => dcfifo_00g1:auto_generated.data[27]
data[28] => dcfifo_00g1:auto_generated.data[28]
data[29] => dcfifo_00g1:auto_generated.data[29]
data[30] => dcfifo_00g1:auto_generated.data[30]
data[31] => dcfifo_00g1:auto_generated.data[31]
data[32] => dcfifo_00g1:auto_generated.data[32]
data[33] => dcfifo_00g1:auto_generated.data[33]
data[34] => dcfifo_00g1:auto_generated.data[34]
data[35] => dcfifo_00g1:auto_generated.data[35]
data[36] => dcfifo_00g1:auto_generated.data[36]
data[37] => dcfifo_00g1:auto_generated.data[37]
data[38] => dcfifo_00g1:auto_generated.data[38]
data[39] => dcfifo_00g1:auto_generated.data[39]
data[40] => dcfifo_00g1:auto_generated.data[40]
data[41] => dcfifo_00g1:auto_generated.data[41]
data[42] => dcfifo_00g1:auto_generated.data[42]
data[43] => dcfifo_00g1:auto_generated.data[43]
data[44] => dcfifo_00g1:auto_generated.data[44]
data[45] => dcfifo_00g1:auto_generated.data[45]
data[46] => dcfifo_00g1:auto_generated.data[46]
data[47] => dcfifo_00g1:auto_generated.data[47]
q[0] <= dcfifo_00g1:auto_generated.q[0]
q[1] <= dcfifo_00g1:auto_generated.q[1]
q[2] <= dcfifo_00g1:auto_generated.q[2]
q[3] <= dcfifo_00g1:auto_generated.q[3]
q[4] <= dcfifo_00g1:auto_generated.q[4]
q[5] <= dcfifo_00g1:auto_generated.q[5]
q[6] <= dcfifo_00g1:auto_generated.q[6]
q[7] <= dcfifo_00g1:auto_generated.q[7]
q[8] <= dcfifo_00g1:auto_generated.q[8]
q[9] <= dcfifo_00g1:auto_generated.q[9]
q[10] <= dcfifo_00g1:auto_generated.q[10]
q[11] <= dcfifo_00g1:auto_generated.q[11]
q[12] <= dcfifo_00g1:auto_generated.q[12]
q[13] <= dcfifo_00g1:auto_generated.q[13]
q[14] <= dcfifo_00g1:auto_generated.q[14]
q[15] <= dcfifo_00g1:auto_generated.q[15]
q[16] <= dcfifo_00g1:auto_generated.q[16]
q[17] <= dcfifo_00g1:auto_generated.q[17]
q[18] <= dcfifo_00g1:auto_generated.q[18]
q[19] <= dcfifo_00g1:auto_generated.q[19]
q[20] <= dcfifo_00g1:auto_generated.q[20]
q[21] <= dcfifo_00g1:auto_generated.q[21]
q[22] <= dcfifo_00g1:auto_generated.q[22]
q[23] <= dcfifo_00g1:auto_generated.q[23]
q[24] <= dcfifo_00g1:auto_generated.q[24]
q[25] <= dcfifo_00g1:auto_generated.q[25]
q[26] <= dcfifo_00g1:auto_generated.q[26]
q[27] <= dcfifo_00g1:auto_generated.q[27]
q[28] <= dcfifo_00g1:auto_generated.q[28]
q[29] <= dcfifo_00g1:auto_generated.q[29]
q[30] <= dcfifo_00g1:auto_generated.q[30]
q[31] <= dcfifo_00g1:auto_generated.q[31]
q[32] <= dcfifo_00g1:auto_generated.q[32]
q[33] <= dcfifo_00g1:auto_generated.q[33]
q[34] <= dcfifo_00g1:auto_generated.q[34]
q[35] <= dcfifo_00g1:auto_generated.q[35]
q[36] <= dcfifo_00g1:auto_generated.q[36]
q[37] <= dcfifo_00g1:auto_generated.q[37]
q[38] <= dcfifo_00g1:auto_generated.q[38]
q[39] <= dcfifo_00g1:auto_generated.q[39]
q[40] <= dcfifo_00g1:auto_generated.q[40]
q[41] <= dcfifo_00g1:auto_generated.q[41]
q[42] <= dcfifo_00g1:auto_generated.q[42]
q[43] <= dcfifo_00g1:auto_generated.q[43]
q[44] <= dcfifo_00g1:auto_generated.q[44]
q[45] <= dcfifo_00g1:auto_generated.q[45]
q[46] <= dcfifo_00g1:auto_generated.q[46]
q[47] <= dcfifo_00g1:auto_generated.q[47]
rdclk => dcfifo_00g1:auto_generated.rdclk
rdreq => dcfifo_00g1:auto_generated.rdreq
wrclk => dcfifo_00g1:auto_generated.wrclk
wrreq => dcfifo_00g1:auto_generated.wrreq
aclr => dcfifo_00g1:auto_generated.aclr
rdempty <= dcfifo_00g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_00g1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_gp.aclr
aclr => altsyncram_0k31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_0k31:fifo_ram.data_a[0]
data[1] => altsyncram_0k31:fifo_ram.data_a[1]
data[2] => altsyncram_0k31:fifo_ram.data_a[2]
data[3] => altsyncram_0k31:fifo_ram.data_a[3]
data[4] => altsyncram_0k31:fifo_ram.data_a[4]
data[5] => altsyncram_0k31:fifo_ram.data_a[5]
data[6] => altsyncram_0k31:fifo_ram.data_a[6]
data[7] => altsyncram_0k31:fifo_ram.data_a[7]
data[8] => altsyncram_0k31:fifo_ram.data_a[8]
data[9] => altsyncram_0k31:fifo_ram.data_a[9]
data[10] => altsyncram_0k31:fifo_ram.data_a[10]
data[11] => altsyncram_0k31:fifo_ram.data_a[11]
data[12] => altsyncram_0k31:fifo_ram.data_a[12]
data[13] => altsyncram_0k31:fifo_ram.data_a[13]
data[14] => altsyncram_0k31:fifo_ram.data_a[14]
data[15] => altsyncram_0k31:fifo_ram.data_a[15]
data[16] => altsyncram_0k31:fifo_ram.data_a[16]
data[17] => altsyncram_0k31:fifo_ram.data_a[17]
data[18] => altsyncram_0k31:fifo_ram.data_a[18]
data[19] => altsyncram_0k31:fifo_ram.data_a[19]
data[20] => altsyncram_0k31:fifo_ram.data_a[20]
data[21] => altsyncram_0k31:fifo_ram.data_a[21]
data[22] => altsyncram_0k31:fifo_ram.data_a[22]
data[23] => altsyncram_0k31:fifo_ram.data_a[23]
data[24] => altsyncram_0k31:fifo_ram.data_a[24]
data[25] => altsyncram_0k31:fifo_ram.data_a[25]
data[26] => altsyncram_0k31:fifo_ram.data_a[26]
data[27] => altsyncram_0k31:fifo_ram.data_a[27]
data[28] => altsyncram_0k31:fifo_ram.data_a[28]
data[29] => altsyncram_0k31:fifo_ram.data_a[29]
data[30] => altsyncram_0k31:fifo_ram.data_a[30]
data[31] => altsyncram_0k31:fifo_ram.data_a[31]
data[32] => altsyncram_0k31:fifo_ram.data_a[32]
data[33] => altsyncram_0k31:fifo_ram.data_a[33]
data[34] => altsyncram_0k31:fifo_ram.data_a[34]
data[35] => altsyncram_0k31:fifo_ram.data_a[35]
data[36] => altsyncram_0k31:fifo_ram.data_a[36]
data[37] => altsyncram_0k31:fifo_ram.data_a[37]
data[38] => altsyncram_0k31:fifo_ram.data_a[38]
data[39] => altsyncram_0k31:fifo_ram.data_a[39]
data[40] => altsyncram_0k31:fifo_ram.data_a[40]
data[41] => altsyncram_0k31:fifo_ram.data_a[41]
data[42] => altsyncram_0k31:fifo_ram.data_a[42]
data[43] => altsyncram_0k31:fifo_ram.data_a[43]
data[44] => altsyncram_0k31:fifo_ram.data_a[44]
data[45] => altsyncram_0k31:fifo_ram.data_a[45]
data[46] => altsyncram_0k31:fifo_ram.data_a[46]
data[47] => altsyncram_0k31:fifo_ram.data_a[47]
q[0] <= altsyncram_0k31:fifo_ram.q_b[0]
q[1] <= altsyncram_0k31:fifo_ram.q_b[1]
q[2] <= altsyncram_0k31:fifo_ram.q_b[2]
q[3] <= altsyncram_0k31:fifo_ram.q_b[3]
q[4] <= altsyncram_0k31:fifo_ram.q_b[4]
q[5] <= altsyncram_0k31:fifo_ram.q_b[5]
q[6] <= altsyncram_0k31:fifo_ram.q_b[6]
q[7] <= altsyncram_0k31:fifo_ram.q_b[7]
q[8] <= altsyncram_0k31:fifo_ram.q_b[8]
q[9] <= altsyncram_0k31:fifo_ram.q_b[9]
q[10] <= altsyncram_0k31:fifo_ram.q_b[10]
q[11] <= altsyncram_0k31:fifo_ram.q_b[11]
q[12] <= altsyncram_0k31:fifo_ram.q_b[12]
q[13] <= altsyncram_0k31:fifo_ram.q_b[13]
q[14] <= altsyncram_0k31:fifo_ram.q_b[14]
q[15] <= altsyncram_0k31:fifo_ram.q_b[15]
q[16] <= altsyncram_0k31:fifo_ram.q_b[16]
q[17] <= altsyncram_0k31:fifo_ram.q_b[17]
q[18] <= altsyncram_0k31:fifo_ram.q_b[18]
q[19] <= altsyncram_0k31:fifo_ram.q_b[19]
q[20] <= altsyncram_0k31:fifo_ram.q_b[20]
q[21] <= altsyncram_0k31:fifo_ram.q_b[21]
q[22] <= altsyncram_0k31:fifo_ram.q_b[22]
q[23] <= altsyncram_0k31:fifo_ram.q_b[23]
q[24] <= altsyncram_0k31:fifo_ram.q_b[24]
q[25] <= altsyncram_0k31:fifo_ram.q_b[25]
q[26] <= altsyncram_0k31:fifo_ram.q_b[26]
q[27] <= altsyncram_0k31:fifo_ram.q_b[27]
q[28] <= altsyncram_0k31:fifo_ram.q_b[28]
q[29] <= altsyncram_0k31:fifo_ram.q_b[29]
q[30] <= altsyncram_0k31:fifo_ram.q_b[30]
q[31] <= altsyncram_0k31:fifo_ram.q_b[31]
q[32] <= altsyncram_0k31:fifo_ram.q_b[32]
q[33] <= altsyncram_0k31:fifo_ram.q_b[33]
q[34] <= altsyncram_0k31:fifo_ram.q_b[34]
q[35] <= altsyncram_0k31:fifo_ram.q_b[35]
q[36] <= altsyncram_0k31:fifo_ram.q_b[36]
q[37] <= altsyncram_0k31:fifo_ram.q_b[37]
q[38] <= altsyncram_0k31:fifo_ram.q_b[38]
q[39] <= altsyncram_0k31:fifo_ram.q_b[39]
q[40] <= altsyncram_0k31:fifo_ram.q_b[40]
q[41] <= altsyncram_0k31:fifo_ram.q_b[41]
q[42] <= altsyncram_0k31:fifo_ram.q_b[42]
q[43] <= altsyncram_0k31:fifo_ram.q_b[43]
q[44] <= altsyncram_0k31:fifo_ram.q_b[44]
q[45] <= altsyncram_0k31:fifo_ram.q_b[45]
q[46] <= altsyncram_0k31:fifo_ram.q_b[46]
q[47] <= altsyncram_0k31:fifo_ram.q_b[47]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_0k31:fifo_ram.clock1
rdclk => alt_synch_pipe_hkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => a_graycounter_ljc:wrptr_gp.clock
wrclk => altsyncram_0k31:fifo_ram.clock0
wrclk => alt_synch_pipe_kkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|a_graycounter_ljc:wrptr_gp
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|altsyncram_0k31:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
aclr1 => ram_block5a32.CLR1
aclr1 => ram_block5a33.CLR1
aclr1 => ram_block5a34.CLR1
aclr1 => ram_block5a35.CLR1
aclr1 => ram_block5a36.CLR1
aclr1 => ram_block5a37.CLR1
aclr1 => ram_block5a38.CLR1
aclr1 => ram_block5a39.CLR1
aclr1 => ram_block5a40.CLR1
aclr1 => ram_block5a41.CLR1
aclr1 => ram_block5a42.CLR1
aclr1 => ram_block5a43.CLR1
aclr1 => ram_block5a44.CLR1
aclr1 => ram_block5a45.CLR1
aclr1 => ram_block5a46.CLR1
aclr1 => ram_block5a47.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[4] => ram_block5a36.PORTAADDR4
address_a[4] => ram_block5a37.PORTAADDR4
address_a[4] => ram_block5a38.PORTAADDR4
address_a[4] => ram_block5a39.PORTAADDR4
address_a[4] => ram_block5a40.PORTAADDR4
address_a[4] => ram_block5a41.PORTAADDR4
address_a[4] => ram_block5a42.PORTAADDR4
address_a[4] => ram_block5a43.PORTAADDR4
address_a[4] => ram_block5a44.PORTAADDR4
address_a[4] => ram_block5a45.PORTAADDR4
address_a[4] => ram_block5a46.PORTAADDR4
address_a[4] => ram_block5a47.PORTAADDR4
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[4] => ram_block5a36.PORTBADDR4
address_b[4] => ram_block5a37.PORTBADDR4
address_b[4] => ram_block5a38.PORTBADDR4
address_b[4] => ram_block5a39.PORTBADDR4
address_b[4] => ram_block5a40.PORTBADDR4
address_b[4] => ram_block5a41.PORTBADDR4
address_b[4] => ram_block5a42.PORTBADDR4
address_b[4] => ram_block5a43.PORTBADDR4
address_b[4] => ram_block5a44.PORTBADDR4
address_b[4] => ram_block5a45.PORTBADDR4
address_b[4] => ram_block5a46.PORTBADDR4
address_b[4] => ram_block5a47.PORTBADDR4
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
addressstall_b => ram_block5a36.PORTBADDRSTALL
addressstall_b => ram_block5a37.PORTBADDRSTALL
addressstall_b => ram_block5a38.PORTBADDRSTALL
addressstall_b => ram_block5a39.PORTBADDRSTALL
addressstall_b => ram_block5a40.PORTBADDRSTALL
addressstall_b => ram_block5a41.PORTBADDRSTALL
addressstall_b => ram_block5a42.PORTBADDRSTALL
addressstall_b => ram_block5a43.PORTBADDRSTALL
addressstall_b => ram_block5a44.PORTBADDRSTALL
addressstall_b => ram_block5a45.PORTBADDRSTALL
addressstall_b => ram_block5a46.PORTBADDRSTALL
addressstall_b => ram_block5a47.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
clock1 => ram_block5a36.CLK1
clock1 => ram_block5a37.CLK1
clock1 => ram_block5a38.CLK1
clock1 => ram_block5a39.CLK1
clock1 => ram_block5a40.CLK1
clock1 => ram_block5a41.CLK1
clock1 => ram_block5a42.CLK1
clock1 => ram_block5a43.CLK1
clock1 => ram_block5a44.CLK1
clock1 => ram_block5a45.CLK1
clock1 => ram_block5a46.CLK1
clock1 => ram_block5a47.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
clocken1 => ram_block5a28.ENA1
clocken1 => ram_block5a29.ENA1
clocken1 => ram_block5a30.ENA1
clocken1 => ram_block5a31.ENA1
clocken1 => ram_block5a32.ENA1
clocken1 => ram_block5a33.ENA1
clocken1 => ram_block5a34.ENA1
clocken1 => ram_block5a35.ENA1
clocken1 => ram_block5a36.ENA1
clocken1 => ram_block5a37.ENA1
clocken1 => ram_block5a38.ENA1
clocken1 => ram_block5a39.ENA1
clocken1 => ram_block5a40.ENA1
clocken1 => ram_block5a41.ENA1
clocken1 => ram_block5a42.ENA1
clocken1 => ram_block5a43.ENA1
clocken1 => ram_block5a44.ENA1
clocken1 => ram_block5a45.ENA1
clocken1 => ram_block5a46.ENA1
clocken1 => ram_block5a47.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a47.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
clock => dffpipe_jd9:dffpipe6.clock
clrn => dffpipe_jd9:dffpipe6.clrn
d[0] => dffpipe_jd9:dffpipe6.d[0]
d[1] => dffpipe_jd9:dffpipe6.d[1]
d[2] => dffpipe_jd9:dffpipe6.d[2]
d[3] => dffpipe_jd9:dffpipe6.d[3]
d[4] => dffpipe_jd9:dffpipe6.d[4]
d[5] => dffpipe_jd9:dffpipe6.d[5]
q[0] <= dffpipe_jd9:dffpipe6.q[0]
q[1] <= dffpipe_jd9:dffpipe6.q[1]
q[2] <= dffpipe_jd9:dffpipe6.q[2]
q[3] <= dffpipe_jd9:dffpipe6.q[3]
q[4] <= dffpipe_jd9:dffpipe6.q[4]
q[5] <= dffpipe_jd9:dffpipe6.q[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_jd9:dffpipe6
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
clock => dffpipe_kd9:dffpipe9.clock
clrn => dffpipe_kd9:dffpipe9.clrn
d[0] => dffpipe_kd9:dffpipe9.d[0]
d[1] => dffpipe_kd9:dffpipe9.d[1]
d[2] => dffpipe_kd9:dffpipe9.d[2]
d[3] => dffpipe_kd9:dffpipe9.d[3]
d[4] => dffpipe_kd9:dffpipe9.d[4]
d[5] => dffpipe_kd9:dffpipe9.d[5]
q[0] <= dffpipe_kd9:dffpipe9.q[0]
q[1] <= dffpipe_kd9:dffpipe9.q[1]
q[2] <= dffpipe_kd9:dffpipe9.q[2]
q[3] <= dffpipe_kd9:dffpipe9.q[3]
q[4] <= dffpipe_kd9:dffpipe9.q[4]
q[5] <= dffpipe_kd9:dffpipe9.q[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe9
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_00g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw
wrusedw[6] <= dcfifo:upstream_fifo.wrusedw
wrusedw[7] <= dcfifo:upstream_fifo.wrusedw
wrusedw[8] <= dcfifo:upstream_fifo.wrusedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_45g1:auto_generated.data[0]
data[1] => dcfifo_45g1:auto_generated.data[1]
data[2] => dcfifo_45g1:auto_generated.data[2]
data[3] => dcfifo_45g1:auto_generated.data[3]
data[4] => dcfifo_45g1:auto_generated.data[4]
data[5] => dcfifo_45g1:auto_generated.data[5]
data[6] => dcfifo_45g1:auto_generated.data[6]
data[7] => dcfifo_45g1:auto_generated.data[7]
data[8] => dcfifo_45g1:auto_generated.data[8]
data[9] => dcfifo_45g1:auto_generated.data[9]
data[10] => dcfifo_45g1:auto_generated.data[10]
data[11] => dcfifo_45g1:auto_generated.data[11]
data[12] => dcfifo_45g1:auto_generated.data[12]
data[13] => dcfifo_45g1:auto_generated.data[13]
data[14] => dcfifo_45g1:auto_generated.data[14]
data[15] => dcfifo_45g1:auto_generated.data[15]
data[16] => dcfifo_45g1:auto_generated.data[16]
data[17] => dcfifo_45g1:auto_generated.data[17]
data[18] => dcfifo_45g1:auto_generated.data[18]
data[19] => dcfifo_45g1:auto_generated.data[19]
data[20] => dcfifo_45g1:auto_generated.data[20]
data[21] => dcfifo_45g1:auto_generated.data[21]
data[22] => dcfifo_45g1:auto_generated.data[22]
data[23] => dcfifo_45g1:auto_generated.data[23]
data[24] => dcfifo_45g1:auto_generated.data[24]
data[25] => dcfifo_45g1:auto_generated.data[25]
data[26] => dcfifo_45g1:auto_generated.data[26]
data[27] => dcfifo_45g1:auto_generated.data[27]
data[28] => dcfifo_45g1:auto_generated.data[28]
data[29] => dcfifo_45g1:auto_generated.data[29]
data[30] => dcfifo_45g1:auto_generated.data[30]
data[31] => dcfifo_45g1:auto_generated.data[31]
data[32] => dcfifo_45g1:auto_generated.data[32]
q[0] <= dcfifo_45g1:auto_generated.q[0]
q[1] <= dcfifo_45g1:auto_generated.q[1]
q[2] <= dcfifo_45g1:auto_generated.q[2]
q[3] <= dcfifo_45g1:auto_generated.q[3]
q[4] <= dcfifo_45g1:auto_generated.q[4]
q[5] <= dcfifo_45g1:auto_generated.q[5]
q[6] <= dcfifo_45g1:auto_generated.q[6]
q[7] <= dcfifo_45g1:auto_generated.q[7]
q[8] <= dcfifo_45g1:auto_generated.q[8]
q[9] <= dcfifo_45g1:auto_generated.q[9]
q[10] <= dcfifo_45g1:auto_generated.q[10]
q[11] <= dcfifo_45g1:auto_generated.q[11]
q[12] <= dcfifo_45g1:auto_generated.q[12]
q[13] <= dcfifo_45g1:auto_generated.q[13]
q[14] <= dcfifo_45g1:auto_generated.q[14]
q[15] <= dcfifo_45g1:auto_generated.q[15]
q[16] <= dcfifo_45g1:auto_generated.q[16]
q[17] <= dcfifo_45g1:auto_generated.q[17]
q[18] <= dcfifo_45g1:auto_generated.q[18]
q[19] <= dcfifo_45g1:auto_generated.q[19]
q[20] <= dcfifo_45g1:auto_generated.q[20]
q[21] <= dcfifo_45g1:auto_generated.q[21]
q[22] <= dcfifo_45g1:auto_generated.q[22]
q[23] <= dcfifo_45g1:auto_generated.q[23]
q[24] <= dcfifo_45g1:auto_generated.q[24]
q[25] <= dcfifo_45g1:auto_generated.q[25]
q[26] <= dcfifo_45g1:auto_generated.q[26]
q[27] <= dcfifo_45g1:auto_generated.q[27]
q[28] <= dcfifo_45g1:auto_generated.q[28]
q[29] <= dcfifo_45g1:auto_generated.q[29]
q[30] <= dcfifo_45g1:auto_generated.q[30]
q[31] <= dcfifo_45g1:auto_generated.q[31]
q[32] <= dcfifo_45g1:auto_generated.q[32]
rdclk => dcfifo_45g1:auto_generated.rdclk
rdreq => dcfifo_45g1:auto_generated.rdreq
wrclk => dcfifo_45g1:auto_generated.wrclk
wrreq => dcfifo_45g1:auto_generated.wrreq
aclr => dcfifo_45g1:auto_generated.aclr
rdempty <= dcfifo_45g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_45g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_45g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_45g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_45g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_45g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_45g1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_45g1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_45g1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_45g1:auto_generated.wrusedw[8]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => a_graycounter_0lc:wrptr_gp.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
data[32] => altsyncram_sj31:fifo_ram.data_a[32]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
q[16] <= altsyncram_sj31:fifo_ram.q_b[16]
q[17] <= altsyncram_sj31:fifo_ram.q_b[17]
q[18] <= altsyncram_sj31:fifo_ram.q_b[18]
q[19] <= altsyncram_sj31:fifo_ram.q_b[19]
q[20] <= altsyncram_sj31:fifo_ram.q_b[20]
q[21] <= altsyncram_sj31:fifo_ram.q_b[21]
q[22] <= altsyncram_sj31:fifo_ram.q_b[22]
q[23] <= altsyncram_sj31:fifo_ram.q_b[23]
q[24] <= altsyncram_sj31:fifo_ram.q_b[24]
q[25] <= altsyncram_sj31:fifo_ram.q_b[25]
q[26] <= altsyncram_sj31:fifo_ram.q_b[26]
q[27] <= altsyncram_sj31:fifo_ram.q_b[27]
q[28] <= altsyncram_sj31:fifo_ram.q_b[28]
q[29] <= altsyncram_sj31:fifo_ram.q_b[29]
q[30] <= altsyncram_sj31:fifo_ram.q_b[30]
q[31] <= altsyncram_sj31:fifo_ram.q_b[31]
q[32] <= altsyncram_sj31:fifo_ram.q_b[32]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => a_graycounter_0lc:wrptr_gp.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|a_graycounter_0lc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_a[6] => ram_block14a32.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[7] => ram_block14a24.PORTAADDR7
address_a[7] => ram_block14a25.PORTAADDR7
address_a[7] => ram_block14a26.PORTAADDR7
address_a[7] => ram_block14a27.PORTAADDR7
address_a[7] => ram_block14a28.PORTAADDR7
address_a[7] => ram_block14a29.PORTAADDR7
address_a[7] => ram_block14a30.PORTAADDR7
address_a[7] => ram_block14a31.PORTAADDR7
address_a[7] => ram_block14a32.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[8] => ram_block14a24.PORTAADDR8
address_a[8] => ram_block14a25.PORTAADDR8
address_a[8] => ram_block14a26.PORTAADDR8
address_a[8] => ram_block14a27.PORTAADDR8
address_a[8] => ram_block14a28.PORTAADDR8
address_a[8] => ram_block14a29.PORTAADDR8
address_a[8] => ram_block14a30.PORTAADDR8
address_a[8] => ram_block14a31.PORTAADDR8
address_a[8] => ram_block14a32.PORTAADDR8
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
address_b[6] => ram_block14a32.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[7] => ram_block14a24.PORTBADDR7
address_b[7] => ram_block14a25.PORTBADDR7
address_b[7] => ram_block14a26.PORTBADDR7
address_b[7] => ram_block14a27.PORTBADDR7
address_b[7] => ram_block14a28.PORTBADDR7
address_b[7] => ram_block14a29.PORTBADDR7
address_b[7] => ram_block14a30.PORTBADDR7
address_b[7] => ram_block14a31.PORTBADDR7
address_b[7] => ram_block14a32.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[8] => ram_block14a24.PORTBADDR8
address_b[8] => ram_block14a25.PORTBADDR8
address_b[8] => ram_block14a26.PORTBADDR8
address_b[8] => ram_block14a27.PORTBADDR8
address_b[8] => ram_block14a28.PORTBADDR8
address_b[8] => ram_block14a29.PORTBADDR8
address_b[8] => ram_block14a30.PORTBADDR8
address_b[8] => ram_block14a31.PORTBADDR8
address_b[8] => ram_block14a32.PORTBADDR8
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a32.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe15.clock
clrn => dffpipe_pe9:dffpipe15.clrn
d[0] => dffpipe_pe9:dffpipe15.d[0]
d[1] => dffpipe_pe9:dffpipe15.d[1]
d[2] => dffpipe_pe9:dffpipe15.d[2]
d[3] => dffpipe_pe9:dffpipe15.d[3]
d[4] => dffpipe_pe9:dffpipe15.d[4]
d[5] => dffpipe_pe9:dffpipe15.d[5]
d[6] => dffpipe_pe9:dffpipe15.d[6]
d[7] => dffpipe_pe9:dffpipe15.d[7]
d[8] => dffpipe_pe9:dffpipe15.d[8]
d[9] => dffpipe_pe9:dffpipe15.d[9]
q[0] <= dffpipe_pe9:dffpipe15.q[0]
q[1] <= dffpipe_pe9:dffpipe15.q[1]
q[2] <= dffpipe_pe9:dffpipe15.q[2]
q[3] <= dffpipe_pe9:dffpipe15.q[3]
q[4] <= dffpipe_pe9:dffpipe15.q[4]
q[5] <= dffpipe_pe9:dffpipe15.q[5]
q[6] <= dffpipe_pe9:dffpipe15.q[6]
q[7] <= dffpipe_pe9:dffpipe15.q[7]
q[8] <= dffpipe_pe9:dffpipe15.q[8]
q[9] <= dffpipe_pe9:dffpipe15.q[9]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe19.clock
clrn => dffpipe_qe9:dffpipe19.clrn
d[0] => dffpipe_qe9:dffpipe19.d[0]
d[1] => dffpipe_qe9:dffpipe19.d[1]
d[2] => dffpipe_qe9:dffpipe19.d[2]
d[3] => dffpipe_qe9:dffpipe19.d[3]
d[4] => dffpipe_qe9:dffpipe19.d[4]
d[5] => dffpipe_qe9:dffpipe19.d[5]
d[6] => dffpipe_qe9:dffpipe19.d[6]
d[7] => dffpipe_qe9:dffpipe19.d[7]
d[8] => dffpipe_qe9:dffpipe19.d[8]
d[9] => dffpipe_qe9:dffpipe19.d[9]
q[0] <= dffpipe_qe9:dffpipe19.q[0]
q[1] <= dffpipe_qe9:dffpipe19.q[1]
q[2] <= dffpipe_qe9:dffpipe19.q[2]
q[3] <= dffpipe_qe9:dffpipe19.q[3]
q[4] <= dffpipe_qe9:dffpipe19.q[4]
q[5] <= dffpipe_qe9:dffpipe19.q[5]
q[6] <= dffpipe_qe9:dffpipe19.q[6]
q[7] <= dffpipe_qe9:dffpipe19.q[7]
q[8] <= dffpipe_qe9:dffpipe19.q[8]
q[9] <= dffpipe_qe9:dffpipe19.q[9]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
d[9] => dffe20a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|clock_crossing_sdcard:the_clock_crossing_sdcard|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_45g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN38
cpu_data_master_address_to_slave[12] => Equal0.IN11
cpu_data_master_address_to_slave[13] => Equal0.IN10
cpu_data_master_address_to_slave[14] => Equal0.IN9
cpu_data_master_address_to_slave[15] => Equal0.IN8
cpu_data_master_address_to_slave[16] => Equal0.IN7
cpu_data_master_address_to_slave[17] => Equal0.IN6
cpu_data_master_address_to_slave[18] => Equal0.IN5
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN4
cpu_data_master_address_to_slave[21] => Equal0.IN3
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN1
cpu_data_master_address_to_slave[24] => Equal0.IN36
cpu_data_master_address_to_slave[25] => Equal0.IN35
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_address_to_slave[27] => Equal0.IN34
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal2.IN38
cpu_instruction_master_address_to_slave[12] => Equal2.IN11
cpu_instruction_master_address_to_slave[13] => Equal2.IN10
cpu_instruction_master_address_to_slave[14] => Equal2.IN9
cpu_instruction_master_address_to_slave[15] => Equal2.IN8
cpu_instruction_master_address_to_slave[16] => Equal2.IN7
cpu_instruction_master_address_to_slave[17] => Equal2.IN6
cpu_instruction_master_address_to_slave[18] => Equal2.IN5
cpu_instruction_master_address_to_slave[19] => Equal2.IN37
cpu_instruction_master_address_to_slave[20] => Equal2.IN4
cpu_instruction_master_address_to_slave[21] => Equal2.IN3
cpu_instruction_master_address_to_slave[22] => Equal2.IN2
cpu_instruction_master_address_to_slave[23] => Equal2.IN1
cpu_instruction_master_address_to_slave[24] => Equal2.IN36
cpu_instruction_master_address_to_slave[25] => Equal2.IN35
cpu_instruction_master_address_to_slave[26] => Equal2.IN0
cpu_instruction_master_address_to_slave[27] => Equal2.IN34
cpu_instruction_master_latency_counter[0] => Equal3.IN31
cpu_instruction_master_latency_counter[1] => Equal3.IN30
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= cpu_data_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= cpu_data_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= cpu_data_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= cpu_instruction_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= cpu_instruction_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master
altpll_sys => altpll_sys.IN3
altpll_sys_reset_n => altpll_sys_reset_n.IN3
cfi_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
clk => cpu_data_master_dbs_rdv_counter[0].CLK
clk => cpu_data_master_dbs_rdv_counter[1].CLK
clk => cpu_data_master_dbs_address[0]~reg0.CLK
clk => cpu_data_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_data_master_latency_counter[0]~reg0.CLK
clk => cpu_data_master_latency_counter[1]~reg0.CLK
clk => cpu_data_master_read_but_no_slave_selected.CLK
clock_crossing_io_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_waitrequest_from_sa => r_0.IN1
clock_crossing_sdcard_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
clock_crossing_sdcard_s1_waitrequest_from_sa => r_0.IN1
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_address[26] => cpu_data_master_address_to_slave[26].DATAIN
cpu_data_master_address[27] => cpu_data_master_address_to_slave[27].DATAIN
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_byteenable_cfi_flash_s1 => pre_dbs_count_enable.IN1
cpu_data_master_byteenable_cfi_flash_s1 => r_2.IN0
cpu_data_master_granted_cfi_flash_s1 => r_2.IN0
cpu_data_master_granted_cfi_flash_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cfi_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_cfi_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_clock_crossing_io_s1 => cpu_data_master_is_granted_some_slave.IN0
cpu_data_master_granted_clock_crossing_sdcard_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_granted_cpu_jtag_debug_module => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_lcd_sgdma_csr => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_onchip_mem_s1 => r_1.IN0
cpu_data_master_granted_onchip_mem_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sdram_s1 => r_1.IN0
cpu_data_master_granted_sdram_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_tPad_Starter_SOPC_clock_0_in => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_qualified_request_cfi_flash_s1 => r_2.IN1
cpu_data_master_qualified_request_cfi_flash_s1 => r_2.IN0
cpu_data_master_qualified_request_cfi_flash_s1 => r_2.IN0
cpu_data_master_qualified_request_cfi_flash_s1 => r_2.IN1
cpu_data_master_qualified_request_clock_crossing_io_s1 => r_0.IN0
cpu_data_master_qualified_request_clock_crossing_io_s1 => r_0.IN1
cpu_data_master_qualified_request_clock_crossing_sdcard_s1 => r_0.IN0
cpu_data_master_qualified_request_clock_crossing_sdcard_s1 => r_0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0.IN1
cpu_data_master_qualified_request_lcd_sgdma_csr => r_0.IN0
cpu_data_master_qualified_request_lcd_sgdma_csr => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_lcd_sgdma_csr => r_1.IN0
cpu_data_master_qualified_request_lcd_sgdma_csr => r_0.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_data_master_qualified_request_sdram_s1 => r_1.IN0
cpu_data_master_qualified_request_sdram_s1 => r_1.IN1
cpu_data_master_qualified_request_sdram_s1 => r_1.IN1
cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in => r_1.IN0
cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in => r_1.IN1
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_2.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => p1_cpu_data_master_latency_counter.IN1
cpu_data_master_read => pre_dbs_count_enable.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => always2.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => always3.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => always4.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_dbs_rdv_counter[0].ENA
cpu_data_master_read_data_valid_cfi_flash_s1 => cpu_data_master_dbs_rdv_counter[1].ENA
cpu_data_master_read_data_valid_clock_crossing_io_s1 => pre_flush_cpu_data_master_readdatavalid.IN0
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_lcd_sgdma_csr => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_onchip_mem_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_tPad_Starter_SOPC_clock_0_in => cpu_data_master_readdatavalid.IN1
cpu_data_master_requests_cfi_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_requests_cfi_flash_s1 => p1_cpu_data_master_latency_counter[1].DATAB
cpu_data_master_requests_cfi_flash_s1 => r_2.IN1
cpu_data_master_requests_cfi_flash_s1 => Add1.IN4
cpu_data_master_requests_clock_crossing_io_s1 => r_0.IN1
cpu_data_master_requests_clock_crossing_sdcard_s1 => r_0.IN1
cpu_data_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_0.IN1
cpu_data_master_requests_lcd_sgdma_csr => r_0.IN1
cpu_data_master_requests_onchip_mem_s1 => p1_cpu_data_master_latency_counter[0].DATAB
cpu_data_master_requests_onchip_mem_s1 => r_1.IN1
cpu_data_master_requests_sdram_s1 => r_1.IN1
cpu_data_master_requests_tPad_Starter_SOPC_clock_0_in => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_8.DATAA
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_clock_crossing_io_s1_end_xfer => ~NO_FANOUT~
d1_clock_crossing_sdcard_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_sgdma_csr_end_xfer => r_0.IN1
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
d1_tPad_Starter_SOPC_clock_0_in_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[0] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[1] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[2] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[3] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[4] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[5] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[6] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[7] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_2[7].DATAIN
irm_avalon_slave_irq_from_sa => irm_avalon_slave_irq_from_sa.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
lcd_sgdma_csr_irq_from_sa => cpu_data_master_irq[2].DATAIN
lcd_sgdma_csr_readdata_from_sa[0] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[1] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[2] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[3] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[4] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[5] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[6] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[7] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[8] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[9] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[10] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[11] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[12] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[13] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[14] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[15] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[16] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[17] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[18] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[19] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[20] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[21] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[22] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[23] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[24] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[25] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[26] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[27] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[28] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[29] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[30] => cpu_data_master_readdata.IN1
lcd_sgdma_csr_readdata_from_sa[31] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => cpu_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
reset_n => cpu_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_data_master_dbs_rdv_counter[1].ACLR
sdram_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sdram_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
sdram_s1_waitrequest_from_sa => r_1.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[0] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[1] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[2] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[3] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[4] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[5] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[6] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[7] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[8] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[9] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[10] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[11] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[12] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[13] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[14] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[15] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[16] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[17] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[18] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[19] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[20] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[21] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[22] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[23] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[24] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[25] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[26] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[27] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[28] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[29] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[30] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[31] => cpu_data_master_readdata.IN1
tPad_Starter_SOPC_clock_0_in_waitrequest_from_sa => r_1.IN1
timer_s1_irq_from_sa => cpu_data_master_irq[1].DATAIN
touch_panel_penirq_n_s1_irq_from_sa => touch_panel_penirq_n_s1_irq_from_sa.IN1
touch_panel_spi_spi_control_port_irq_from_sa => touch_panel_spi_spi_control_port_irq_from_sa.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[25] <= cpu_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[26] <= cpu_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[27] <= cpu_data_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= cpu_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= cpu_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[0] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[1] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[2] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[3] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[4] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[5] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[6] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[7] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[2] <= lcd_sgdma_csr_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[4] <= touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[5] <= irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_latency_counter[0] <= cpu_data_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_latency_counter[1] <= cpu_data_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdatavalid <= cpu_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= cpu_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
cfi_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
clk => cpu_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_instruction_master_latency_counter[0]~reg0.CLK
clk => cpu_instruction_master_latency_counter[1]~reg0.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => ~NO_FANOUT~
cpu_instruction_master_address[26] => ~NO_FANOUT~
cpu_instruction_master_address[27] => ~NO_FANOUT~
cpu_instruction_master_granted_cfi_flash_s1 => r_2.IN0
cpu_instruction_master_granted_cfi_flash_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_cfi_flash_s1 => pre_dbs_count_enable.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_granted_onchip_mem_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_2.IN0
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_2.IN0
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_2.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1.IN1
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_2.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => r_2.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => always2.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => always3.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => always4.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_dbs_rdv_counter[0].ENA
cpu_instruction_master_read_data_valid_cfi_flash_s1 => cpu_instruction_master_dbs_rdv_counter[1].ENA
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => p1_cpu_instruction_master_latency_counter[1].DATAB
cpu_instruction_master_requests_cfi_flash_s1 => r_2.IN1
cpu_instruction_master_requests_cfi_flash_s1 => Add1.IN4
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_requests_onchip_mem_s1 => p1_cpu_instruction_master_latency_counter[0].DATAB
cpu_instruction_master_requests_onchip_mem_s1 => r_1.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
incoming_tri_state_bridge_data[0] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_data[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_data[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_data[1] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_data[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_data[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_data[2] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_data[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_data[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_data[3] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_data[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_data[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_data[4] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_data[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_data[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_data[5] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_data[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_data[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_data[6] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_data[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_data[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_data[7] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_data[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_data[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_data[7] => dbs_latent_8_reg_segment_2[7].DATAIN
onchip_mem_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => cpu_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[1].ACLR
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[25] <= <VCC>
cpu_instruction_master_address_to_slave[26] <= <GND>
cpu_instruction_master_address_to_slave[27] <= <VCC>
cpu_instruction_master_dbs_address[0] <= cpu_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= cpu_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[0] <= cpu_instruction_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[1] <= cpu_instruction_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => A_ipending_reg_irq5_nxt.IN0
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
d_address[27] <= d_address[27].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_address[27] <= i_address[27].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_mem_baddr[27] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_target_pcb[27] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_pcb[27] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_address[27] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_cjd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_cjd1:auto_generated.rden_b
data_a[0] => altsyncram_cjd1:auto_generated.data_a[0]
data_a[1] => altsyncram_cjd1:auto_generated.data_a[1]
data_a[2] => altsyncram_cjd1:auto_generated.data_a[2]
data_a[3] => altsyncram_cjd1:auto_generated.data_a[3]
data_a[4] => altsyncram_cjd1:auto_generated.data_a[4]
data_a[5] => altsyncram_cjd1:auto_generated.data_a[5]
data_a[6] => altsyncram_cjd1:auto_generated.data_a[6]
data_a[7] => altsyncram_cjd1:auto_generated.data_a[7]
data_a[8] => altsyncram_cjd1:auto_generated.data_a[8]
data_a[9] => altsyncram_cjd1:auto_generated.data_a[9]
data_a[10] => altsyncram_cjd1:auto_generated.data_a[10]
data_a[11] => altsyncram_cjd1:auto_generated.data_a[11]
data_a[12] => altsyncram_cjd1:auto_generated.data_a[12]
data_a[13] => altsyncram_cjd1:auto_generated.data_a[13]
data_a[14] => altsyncram_cjd1:auto_generated.data_a[14]
data_a[15] => altsyncram_cjd1:auto_generated.data_a[15]
data_a[16] => altsyncram_cjd1:auto_generated.data_a[16]
data_a[17] => altsyncram_cjd1:auto_generated.data_a[17]
data_a[18] => altsyncram_cjd1:auto_generated.data_a[18]
data_a[19] => altsyncram_cjd1:auto_generated.data_a[19]
data_a[20] => altsyncram_cjd1:auto_generated.data_a[20]
data_a[21] => altsyncram_cjd1:auto_generated.data_a[21]
data_a[22] => altsyncram_cjd1:auto_generated.data_a[22]
data_a[23] => altsyncram_cjd1:auto_generated.data_a[23]
data_a[24] => altsyncram_cjd1:auto_generated.data_a[24]
data_a[25] => altsyncram_cjd1:auto_generated.data_a[25]
data_a[26] => altsyncram_cjd1:auto_generated.data_a[26]
data_a[27] => altsyncram_cjd1:auto_generated.data_a[27]
data_a[28] => altsyncram_cjd1:auto_generated.data_a[28]
data_a[29] => altsyncram_cjd1:auto_generated.data_a[29]
data_a[30] => altsyncram_cjd1:auto_generated.data_a[30]
data_a[31] => altsyncram_cjd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_cjd1:auto_generated.address_a[0]
address_a[1] => altsyncram_cjd1:auto_generated.address_a[1]
address_a[2] => altsyncram_cjd1:auto_generated.address_a[2]
address_a[3] => altsyncram_cjd1:auto_generated.address_a[3]
address_a[4] => altsyncram_cjd1:auto_generated.address_a[4]
address_a[5] => altsyncram_cjd1:auto_generated.address_a[5]
address_a[6] => altsyncram_cjd1:auto_generated.address_a[6]
address_a[7] => altsyncram_cjd1:auto_generated.address_a[7]
address_a[8] => altsyncram_cjd1:auto_generated.address_a[8]
address_a[9] => altsyncram_cjd1:auto_generated.address_a[9]
address_b[0] => altsyncram_cjd1:auto_generated.address_b[0]
address_b[1] => altsyncram_cjd1:auto_generated.address_b[1]
address_b[2] => altsyncram_cjd1:auto_generated.address_b[2]
address_b[3] => altsyncram_cjd1:auto_generated.address_b[3]
address_b[4] => altsyncram_cjd1:auto_generated.address_b[4]
address_b[5] => altsyncram_cjd1:auto_generated.address_b[5]
address_b[6] => altsyncram_cjd1:auto_generated.address_b[6]
address_b[7] => altsyncram_cjd1:auto_generated.address_b[7]
address_b[8] => altsyncram_cjd1:auto_generated.address_b[8]
address_b[9] => altsyncram_cjd1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cjd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_cjd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cjd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cjd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cjd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cjd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cjd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cjd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cjd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cjd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cjd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cjd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cjd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cjd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_cjd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_cjd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_cjd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_cjd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_cjd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_cjd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_cjd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_cjd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_cjd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_cjd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_cjd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_cjd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_cjd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_cjd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_cjd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_cjd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_cjd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_cjd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_cjd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_m5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_m5g1:auto_generated.rden_b
data_a[0] => altsyncram_m5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_m5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_m5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_m5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_m5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_m5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_m5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_m5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_m5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_m5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_m5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_m5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_m5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_m5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_m5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_m5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_m5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_m5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_m5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_m5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_m5g1:auto_generated.data_a[20]
data_a[21] => altsyncram_m5g1:auto_generated.data_a[21]
data_a[22] => altsyncram_m5g1:auto_generated.data_a[22]
data_a[23] => altsyncram_m5g1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_m5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_m5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_m5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_m5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_m5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_m5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_m5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_m5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_m5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_m5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_m5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_m5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_m5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_m5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_m5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_m5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_m5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_m5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_m5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_m5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_m5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_m5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_m5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_m5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_m5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_m5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_m5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_m5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_m5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_m5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_m5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_m5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_m5g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_m5g1:auto_generated.q_b[21]
q_b[22] <= altsyncram_m5g1:auto_generated.q_b[22]
q_b[23] <= altsyncram_m5g1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_m5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_bpf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_bpf1:auto_generated.rden_b
data_a[0] => altsyncram_bpf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bpf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_bpf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bpf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bpf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bpf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bpf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bpf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bpf1:auto_generated.address_a[6]
address_a[7] => altsyncram_bpf1:auto_generated.address_a[7]
address_b[0] => altsyncram_bpf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bpf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bpf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bpf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bpf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bpf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bpf1:auto_generated.address_b[6]
address_b[7] => altsyncram_bpf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bpf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_bpf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bpf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_b7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_b7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_b7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_b7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_b7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_b7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_b7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_b7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_b7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_b7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_b7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_b7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_b7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_b7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_b7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_b7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_b7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_b7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_b7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_b7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_b7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_b7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_b7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_b7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_b7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_b7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_b7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_b7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_b7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_b7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_b7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_b7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_b7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_b7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_b7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_b7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_b7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_b7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_b7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_b7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_b7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_c7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_c7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_c7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_c7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_c7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_c7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_c7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_c7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_c7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_c7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_c7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_c7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_c7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_c7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_c7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_c7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_c7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_c7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_c7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_c7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_c7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_c7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_c7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_c7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_c7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_c7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_c7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_c7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_c7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_c7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_c7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_bef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bef1:auto_generated.data_a[0]
data_a[1] => altsyncram_bef1:auto_generated.data_a[1]
data_a[2] => altsyncram_bef1:auto_generated.data_a[2]
data_a[3] => altsyncram_bef1:auto_generated.data_a[3]
data_a[4] => altsyncram_bef1:auto_generated.data_a[4]
data_a[5] => altsyncram_bef1:auto_generated.data_a[5]
data_a[6] => altsyncram_bef1:auto_generated.data_a[6]
data_a[7] => altsyncram_bef1:auto_generated.data_a[7]
data_a[8] => altsyncram_bef1:auto_generated.data_a[8]
data_a[9] => altsyncram_bef1:auto_generated.data_a[9]
data_a[10] => altsyncram_bef1:auto_generated.data_a[10]
data_a[11] => altsyncram_bef1:auto_generated.data_a[11]
data_a[12] => altsyncram_bef1:auto_generated.data_a[12]
data_a[13] => altsyncram_bef1:auto_generated.data_a[13]
data_a[14] => altsyncram_bef1:auto_generated.data_a[14]
data_a[15] => altsyncram_bef1:auto_generated.data_a[15]
data_a[16] => altsyncram_bef1:auto_generated.data_a[16]
data_a[17] => altsyncram_bef1:auto_generated.data_a[17]
data_a[18] => altsyncram_bef1:auto_generated.data_a[18]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
address_a[0] => altsyncram_bef1:auto_generated.address_a[0]
address_a[1] => altsyncram_bef1:auto_generated.address_a[1]
address_a[2] => altsyncram_bef1:auto_generated.address_a[2]
address_a[3] => altsyncram_bef1:auto_generated.address_a[3]
address_a[4] => altsyncram_bef1:auto_generated.address_a[4]
address_a[5] => altsyncram_bef1:auto_generated.address_a[5]
address_b[0] => altsyncram_bef1:auto_generated.address_b[0]
address_b[1] => altsyncram_bef1:auto_generated.address_b[1]
address_b[2] => altsyncram_bef1:auto_generated.address_b[2]
address_b[3] => altsyncram_bef1:auto_generated.address_b[3]
address_b[4] => altsyncram_bef1:auto_generated.address_b[4]
address_b[5] => altsyncram_bef1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_b[0] <= altsyncram_bef1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bef1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bef1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bef1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bef1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bef1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bef1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bef1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bef1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bef1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bef1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bef1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bef1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bef1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bef1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bef1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bef1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bef1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bef1:auto_generated.q_b[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_kdf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kdf1:auto_generated.data_a[0]
data_a[1] => altsyncram_kdf1:auto_generated.data_a[1]
data_a[2] => altsyncram_kdf1:auto_generated.data_a[2]
data_a[3] => altsyncram_kdf1:auto_generated.data_a[3]
data_a[4] => altsyncram_kdf1:auto_generated.data_a[4]
data_a[5] => altsyncram_kdf1:auto_generated.data_a[5]
data_a[6] => altsyncram_kdf1:auto_generated.data_a[6]
data_a[7] => altsyncram_kdf1:auto_generated.data_a[7]
data_a[8] => altsyncram_kdf1:auto_generated.data_a[8]
data_a[9] => altsyncram_kdf1:auto_generated.data_a[9]
data_a[10] => altsyncram_kdf1:auto_generated.data_a[10]
data_a[11] => altsyncram_kdf1:auto_generated.data_a[11]
data_a[12] => altsyncram_kdf1:auto_generated.data_a[12]
data_a[13] => altsyncram_kdf1:auto_generated.data_a[13]
data_a[14] => altsyncram_kdf1:auto_generated.data_a[14]
data_a[15] => altsyncram_kdf1:auto_generated.data_a[15]
data_a[16] => altsyncram_kdf1:auto_generated.data_a[16]
data_a[17] => altsyncram_kdf1:auto_generated.data_a[17]
data_a[18] => altsyncram_kdf1:auto_generated.data_a[18]
data_a[19] => altsyncram_kdf1:auto_generated.data_a[19]
data_a[20] => altsyncram_kdf1:auto_generated.data_a[20]
data_a[21] => altsyncram_kdf1:auto_generated.data_a[21]
data_a[22] => altsyncram_kdf1:auto_generated.data_a[22]
data_a[23] => altsyncram_kdf1:auto_generated.data_a[23]
data_a[24] => altsyncram_kdf1:auto_generated.data_a[24]
data_a[25] => altsyncram_kdf1:auto_generated.data_a[25]
data_a[26] => altsyncram_kdf1:auto_generated.data_a[26]
data_a[27] => altsyncram_kdf1:auto_generated.data_a[27]
data_a[28] => altsyncram_kdf1:auto_generated.data_a[28]
data_a[29] => altsyncram_kdf1:auto_generated.data_a[29]
data_a[30] => altsyncram_kdf1:auto_generated.data_a[30]
data_a[31] => altsyncram_kdf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_kdf1:auto_generated.address_a[0]
address_a[1] => altsyncram_kdf1:auto_generated.address_a[1]
address_a[2] => altsyncram_kdf1:auto_generated.address_a[2]
address_a[3] => altsyncram_kdf1:auto_generated.address_a[3]
address_a[4] => altsyncram_kdf1:auto_generated.address_a[4]
address_a[5] => altsyncram_kdf1:auto_generated.address_a[5]
address_a[6] => altsyncram_kdf1:auto_generated.address_a[6]
address_a[7] => altsyncram_kdf1:auto_generated.address_a[7]
address_a[8] => altsyncram_kdf1:auto_generated.address_a[8]
address_b[0] => altsyncram_kdf1:auto_generated.address_b[0]
address_b[1] => altsyncram_kdf1:auto_generated.address_b[1]
address_b[2] => altsyncram_kdf1:auto_generated.address_b[2]
address_b[3] => altsyncram_kdf1:auto_generated.address_b[3]
address_b[4] => altsyncram_kdf1:auto_generated.address_b[4]
address_b[5] => altsyncram_kdf1:auto_generated.address_b[5]
address_b[6] => altsyncram_kdf1:auto_generated.address_b[6]
address_b[7] => altsyncram_kdf1:auto_generated.address_b[7]
address_b[8] => altsyncram_kdf1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kdf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_kdf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_kdf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_kdf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_kdf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_kdf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_kdf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_kdf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_kdf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_kdf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_kdf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_kdf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_kdf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_kdf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_kdf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_kdf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_kdf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_kdf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_kdf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_kdf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_kdf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_kdf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_kdf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_kdf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_kdf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_kdf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_kdf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_kdf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_kdf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_kdf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_kdf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_kdf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_kdf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_kdf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_kdf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_kdf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_kdf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_r3d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_r3d1:auto_generated.rden_b
data_a[0] => altsyncram_r3d1:auto_generated.data_a[0]
data_a[1] => altsyncram_r3d1:auto_generated.data_a[1]
data_a[2] => altsyncram_r3d1:auto_generated.data_a[2]
data_a[3] => altsyncram_r3d1:auto_generated.data_a[3]
data_a[4] => altsyncram_r3d1:auto_generated.data_a[4]
data_a[5] => altsyncram_r3d1:auto_generated.data_a[5]
data_a[6] => altsyncram_r3d1:auto_generated.data_a[6]
data_a[7] => altsyncram_r3d1:auto_generated.data_a[7]
data_a[8] => altsyncram_r3d1:auto_generated.data_a[8]
data_a[9] => altsyncram_r3d1:auto_generated.data_a[9]
data_a[10] => altsyncram_r3d1:auto_generated.data_a[10]
data_a[11] => altsyncram_r3d1:auto_generated.data_a[11]
data_a[12] => altsyncram_r3d1:auto_generated.data_a[12]
data_a[13] => altsyncram_r3d1:auto_generated.data_a[13]
data_a[14] => altsyncram_r3d1:auto_generated.data_a[14]
data_a[15] => altsyncram_r3d1:auto_generated.data_a[15]
data_a[16] => altsyncram_r3d1:auto_generated.data_a[16]
data_a[17] => altsyncram_r3d1:auto_generated.data_a[17]
data_a[18] => altsyncram_r3d1:auto_generated.data_a[18]
data_a[19] => altsyncram_r3d1:auto_generated.data_a[19]
data_a[20] => altsyncram_r3d1:auto_generated.data_a[20]
data_a[21] => altsyncram_r3d1:auto_generated.data_a[21]
data_a[22] => altsyncram_r3d1:auto_generated.data_a[22]
data_a[23] => altsyncram_r3d1:auto_generated.data_a[23]
data_a[24] => altsyncram_r3d1:auto_generated.data_a[24]
data_a[25] => altsyncram_r3d1:auto_generated.data_a[25]
data_a[26] => altsyncram_r3d1:auto_generated.data_a[26]
data_a[27] => altsyncram_r3d1:auto_generated.data_a[27]
data_a[28] => altsyncram_r3d1:auto_generated.data_a[28]
data_a[29] => altsyncram_r3d1:auto_generated.data_a[29]
data_a[30] => altsyncram_r3d1:auto_generated.data_a[30]
data_a[31] => altsyncram_r3d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_r3d1:auto_generated.address_a[0]
address_a[1] => altsyncram_r3d1:auto_generated.address_a[1]
address_a[2] => altsyncram_r3d1:auto_generated.address_a[2]
address_b[0] => altsyncram_r3d1:auto_generated.address_b[0]
address_b[1] => altsyncram_r3d1:auto_generated.address_b[1]
address_b[2] => altsyncram_r3d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r3d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_r3d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r3d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r3d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r3d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r3d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r3d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r3d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r3d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r3d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r3d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r3d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r3d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_r3d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_r3d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_r3d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_r3d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_r3d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_r3d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_r3d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_r3d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_r3d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_r3d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_r3d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_r3d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_r3d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_r3d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_r3d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_r3d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_r3d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_r3d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_r3d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_r3d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mgr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mgr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mgr2:auto_generated.dataa[0]
dataa[1] => mult_add_mgr2:auto_generated.dataa[1]
dataa[2] => mult_add_mgr2:auto_generated.dataa[2]
dataa[3] => mult_add_mgr2:auto_generated.dataa[3]
dataa[4] => mult_add_mgr2:auto_generated.dataa[4]
dataa[5] => mult_add_mgr2:auto_generated.dataa[5]
dataa[6] => mult_add_mgr2:auto_generated.dataa[6]
dataa[7] => mult_add_mgr2:auto_generated.dataa[7]
dataa[8] => mult_add_mgr2:auto_generated.dataa[8]
dataa[9] => mult_add_mgr2:auto_generated.dataa[9]
dataa[10] => mult_add_mgr2:auto_generated.dataa[10]
dataa[11] => mult_add_mgr2:auto_generated.dataa[11]
dataa[12] => mult_add_mgr2:auto_generated.dataa[12]
dataa[13] => mult_add_mgr2:auto_generated.dataa[13]
dataa[14] => mult_add_mgr2:auto_generated.dataa[14]
dataa[15] => mult_add_mgr2:auto_generated.dataa[15]
datab[0] => mult_add_mgr2:auto_generated.datab[0]
datab[1] => mult_add_mgr2:auto_generated.datab[1]
datab[2] => mult_add_mgr2:auto_generated.datab[2]
datab[3] => mult_add_mgr2:auto_generated.datab[3]
datab[4] => mult_add_mgr2:auto_generated.datab[4]
datab[5] => mult_add_mgr2:auto_generated.datab[5]
datab[6] => mult_add_mgr2:auto_generated.datab[6]
datab[7] => mult_add_mgr2:auto_generated.datab[7]
datab[8] => mult_add_mgr2:auto_generated.datab[8]
datab[9] => mult_add_mgr2:auto_generated.datab[9]
datab[10] => mult_add_mgr2:auto_generated.datab[10]
datab[11] => mult_add_mgr2:auto_generated.datab[11]
datab[12] => mult_add_mgr2:auto_generated.datab[12]
datab[13] => mult_add_mgr2:auto_generated.datab[13]
datab[14] => mult_add_mgr2:auto_generated.datab[14]
datab[15] => mult_add_mgr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mgr2:auto_generated.result[0]
result[1] <= mult_add_mgr2:auto_generated.result[1]
result[2] <= mult_add_mgr2:auto_generated.result[2]
result[3] <= mult_add_mgr2:auto_generated.result[3]
result[4] <= mult_add_mgr2:auto_generated.result[4]
result[5] <= mult_add_mgr2:auto_generated.result[5]
result[6] <= mult_add_mgr2:auto_generated.result[6]
result[7] <= mult_add_mgr2:auto_generated.result[7]
result[8] <= mult_add_mgr2:auto_generated.result[8]
result[9] <= mult_add_mgr2:auto_generated.result[9]
result[10] <= mult_add_mgr2:auto_generated.result[10]
result[11] <= mult_add_mgr2:auto_generated.result[11]
result[12] <= mult_add_mgr2:auto_generated.result[12]
result[13] <= mult_add_mgr2:auto_generated.result[13]
result[14] <= mult_add_mgr2:auto_generated.result[14]
result[15] <= mult_add_mgr2:auto_generated.result[15]
result[16] <= mult_add_mgr2:auto_generated.result[16]
result[17] <= mult_add_mgr2:auto_generated.result[17]
result[18] <= mult_add_mgr2:auto_generated.result[18]
result[19] <= mult_add_mgr2:auto_generated.result[19]
result[20] <= mult_add_mgr2:auto_generated.result[20]
result[21] <= mult_add_mgr2:auto_generated.result[21]
result[22] <= mult_add_mgr2:auto_generated.result[22]
result[23] <= mult_add_mgr2:auto_generated.result[23]
result[24] <= mult_add_mgr2:auto_generated.result[24]
result[25] <= mult_add_mgr2:auto_generated.result[25]
result[26] <= mult_add_mgr2:auto_generated.result[26]
result[27] <= mult_add_mgr2:auto_generated.result[27]
result[28] <= mult_add_mgr2:auto_generated.result[28]
result[29] <= mult_add_mgr2:auto_generated.result[29]
result[30] <= mult_add_mgr2:auto_generated.result[30]
result[31] <= mult_add_mgr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ogr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ogr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ogr2:auto_generated.dataa[0]
dataa[1] => mult_add_ogr2:auto_generated.dataa[1]
dataa[2] => mult_add_ogr2:auto_generated.dataa[2]
dataa[3] => mult_add_ogr2:auto_generated.dataa[3]
dataa[4] => mult_add_ogr2:auto_generated.dataa[4]
dataa[5] => mult_add_ogr2:auto_generated.dataa[5]
dataa[6] => mult_add_ogr2:auto_generated.dataa[6]
dataa[7] => mult_add_ogr2:auto_generated.dataa[7]
dataa[8] => mult_add_ogr2:auto_generated.dataa[8]
dataa[9] => mult_add_ogr2:auto_generated.dataa[9]
dataa[10] => mult_add_ogr2:auto_generated.dataa[10]
dataa[11] => mult_add_ogr2:auto_generated.dataa[11]
dataa[12] => mult_add_ogr2:auto_generated.dataa[12]
dataa[13] => mult_add_ogr2:auto_generated.dataa[13]
dataa[14] => mult_add_ogr2:auto_generated.dataa[14]
dataa[15] => mult_add_ogr2:auto_generated.dataa[15]
datab[0] => mult_add_ogr2:auto_generated.datab[0]
datab[1] => mult_add_ogr2:auto_generated.datab[1]
datab[2] => mult_add_ogr2:auto_generated.datab[2]
datab[3] => mult_add_ogr2:auto_generated.datab[3]
datab[4] => mult_add_ogr2:auto_generated.datab[4]
datab[5] => mult_add_ogr2:auto_generated.datab[5]
datab[6] => mult_add_ogr2:auto_generated.datab[6]
datab[7] => mult_add_ogr2:auto_generated.datab[7]
datab[8] => mult_add_ogr2:auto_generated.datab[8]
datab[9] => mult_add_ogr2:auto_generated.datab[9]
datab[10] => mult_add_ogr2:auto_generated.datab[10]
datab[11] => mult_add_ogr2:auto_generated.datab[11]
datab[12] => mult_add_ogr2:auto_generated.datab[12]
datab[13] => mult_add_ogr2:auto_generated.datab[13]
datab[14] => mult_add_ogr2:auto_generated.datab[14]
datab[15] => mult_add_ogr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_ogr2:auto_generated.result[0]
result[1] <= mult_add_ogr2:auto_generated.result[1]
result[2] <= mult_add_ogr2:auto_generated.result[2]
result[3] <= mult_add_ogr2:auto_generated.result[3]
result[4] <= mult_add_ogr2:auto_generated.result[4]
result[5] <= mult_add_ogr2:auto_generated.result[5]
result[6] <= mult_add_ogr2:auto_generated.result[6]
result[7] <= mult_add_ogr2:auto_generated.result[7]
result[8] <= mult_add_ogr2:auto_generated.result[8]
result[9] <= mult_add_ogr2:auto_generated.result[9]
result[10] <= mult_add_ogr2:auto_generated.result[10]
result[11] <= mult_add_ogr2:auto_generated.result[11]
result[12] <= mult_add_ogr2:auto_generated.result[12]
result[13] <= mult_add_ogr2:auto_generated.result[13]
result[14] <= mult_add_ogr2:auto_generated.result[14]
result[15] <= mult_add_ogr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_mem_baddr[27] => A_mem_baddr[27].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_pcb[27] => A_pcb[27].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
F_pc[25] => F_pc[25].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_f572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f572:auto_generated.data_a[0]
data_a[1] => altsyncram_f572:auto_generated.data_a[1]
data_a[2] => altsyncram_f572:auto_generated.data_a[2]
data_a[3] => altsyncram_f572:auto_generated.data_a[3]
data_a[4] => altsyncram_f572:auto_generated.data_a[4]
data_a[5] => altsyncram_f572:auto_generated.data_a[5]
data_a[6] => altsyncram_f572:auto_generated.data_a[6]
data_a[7] => altsyncram_f572:auto_generated.data_a[7]
data_a[8] => altsyncram_f572:auto_generated.data_a[8]
data_a[9] => altsyncram_f572:auto_generated.data_a[9]
data_a[10] => altsyncram_f572:auto_generated.data_a[10]
data_a[11] => altsyncram_f572:auto_generated.data_a[11]
data_a[12] => altsyncram_f572:auto_generated.data_a[12]
data_a[13] => altsyncram_f572:auto_generated.data_a[13]
data_a[14] => altsyncram_f572:auto_generated.data_a[14]
data_a[15] => altsyncram_f572:auto_generated.data_a[15]
data_a[16] => altsyncram_f572:auto_generated.data_a[16]
data_a[17] => altsyncram_f572:auto_generated.data_a[17]
data_a[18] => altsyncram_f572:auto_generated.data_a[18]
data_a[19] => altsyncram_f572:auto_generated.data_a[19]
data_a[20] => altsyncram_f572:auto_generated.data_a[20]
data_a[21] => altsyncram_f572:auto_generated.data_a[21]
data_a[22] => altsyncram_f572:auto_generated.data_a[22]
data_a[23] => altsyncram_f572:auto_generated.data_a[23]
data_a[24] => altsyncram_f572:auto_generated.data_a[24]
data_a[25] => altsyncram_f572:auto_generated.data_a[25]
data_a[26] => altsyncram_f572:auto_generated.data_a[26]
data_a[27] => altsyncram_f572:auto_generated.data_a[27]
data_a[28] => altsyncram_f572:auto_generated.data_a[28]
data_a[29] => altsyncram_f572:auto_generated.data_a[29]
data_a[30] => altsyncram_f572:auto_generated.data_a[30]
data_a[31] => altsyncram_f572:auto_generated.data_a[31]
data_b[0] => altsyncram_f572:auto_generated.data_b[0]
data_b[1] => altsyncram_f572:auto_generated.data_b[1]
data_b[2] => altsyncram_f572:auto_generated.data_b[2]
data_b[3] => altsyncram_f572:auto_generated.data_b[3]
data_b[4] => altsyncram_f572:auto_generated.data_b[4]
data_b[5] => altsyncram_f572:auto_generated.data_b[5]
data_b[6] => altsyncram_f572:auto_generated.data_b[6]
data_b[7] => altsyncram_f572:auto_generated.data_b[7]
data_b[8] => altsyncram_f572:auto_generated.data_b[8]
data_b[9] => altsyncram_f572:auto_generated.data_b[9]
data_b[10] => altsyncram_f572:auto_generated.data_b[10]
data_b[11] => altsyncram_f572:auto_generated.data_b[11]
data_b[12] => altsyncram_f572:auto_generated.data_b[12]
data_b[13] => altsyncram_f572:auto_generated.data_b[13]
data_b[14] => altsyncram_f572:auto_generated.data_b[14]
data_b[15] => altsyncram_f572:auto_generated.data_b[15]
data_b[16] => altsyncram_f572:auto_generated.data_b[16]
data_b[17] => altsyncram_f572:auto_generated.data_b[17]
data_b[18] => altsyncram_f572:auto_generated.data_b[18]
data_b[19] => altsyncram_f572:auto_generated.data_b[19]
data_b[20] => altsyncram_f572:auto_generated.data_b[20]
data_b[21] => altsyncram_f572:auto_generated.data_b[21]
data_b[22] => altsyncram_f572:auto_generated.data_b[22]
data_b[23] => altsyncram_f572:auto_generated.data_b[23]
data_b[24] => altsyncram_f572:auto_generated.data_b[24]
data_b[25] => altsyncram_f572:auto_generated.data_b[25]
data_b[26] => altsyncram_f572:auto_generated.data_b[26]
data_b[27] => altsyncram_f572:auto_generated.data_b[27]
data_b[28] => altsyncram_f572:auto_generated.data_b[28]
data_b[29] => altsyncram_f572:auto_generated.data_b[29]
data_b[30] => altsyncram_f572:auto_generated.data_b[30]
data_b[31] => altsyncram_f572:auto_generated.data_b[31]
address_a[0] => altsyncram_f572:auto_generated.address_a[0]
address_a[1] => altsyncram_f572:auto_generated.address_a[1]
address_a[2] => altsyncram_f572:auto_generated.address_a[2]
address_a[3] => altsyncram_f572:auto_generated.address_a[3]
address_a[4] => altsyncram_f572:auto_generated.address_a[4]
address_a[5] => altsyncram_f572:auto_generated.address_a[5]
address_a[6] => altsyncram_f572:auto_generated.address_a[6]
address_a[7] => altsyncram_f572:auto_generated.address_a[7]
address_b[0] => altsyncram_f572:auto_generated.address_b[0]
address_b[1] => altsyncram_f572:auto_generated.address_b[1]
address_b[2] => altsyncram_f572:auto_generated.address_b[2]
address_b[3] => altsyncram_f572:auto_generated.address_b[3]
address_b[4] => altsyncram_f572:auto_generated.address_b[4]
address_b[5] => altsyncram_f572:auto_generated.address_b[5]
address_b[6] => altsyncram_f572:auto_generated.address_b[6]
address_b[7] => altsyncram_f572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f572:auto_generated.clock0
clock1 => altsyncram_f572:auto_generated.clock1
clocken0 => altsyncram_f572:auto_generated.clocken0
clocken1 => altsyncram_f572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_f572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_f572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_f572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_f572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f572:auto_generated.q_a[0]
q_a[1] <= altsyncram_f572:auto_generated.q_a[1]
q_a[2] <= altsyncram_f572:auto_generated.q_a[2]
q_a[3] <= altsyncram_f572:auto_generated.q_a[3]
q_a[4] <= altsyncram_f572:auto_generated.q_a[4]
q_a[5] <= altsyncram_f572:auto_generated.q_a[5]
q_a[6] <= altsyncram_f572:auto_generated.q_a[6]
q_a[7] <= altsyncram_f572:auto_generated.q_a[7]
q_a[8] <= altsyncram_f572:auto_generated.q_a[8]
q_a[9] <= altsyncram_f572:auto_generated.q_a[9]
q_a[10] <= altsyncram_f572:auto_generated.q_a[10]
q_a[11] <= altsyncram_f572:auto_generated.q_a[11]
q_a[12] <= altsyncram_f572:auto_generated.q_a[12]
q_a[13] <= altsyncram_f572:auto_generated.q_a[13]
q_a[14] <= altsyncram_f572:auto_generated.q_a[14]
q_a[15] <= altsyncram_f572:auto_generated.q_a[15]
q_a[16] <= altsyncram_f572:auto_generated.q_a[16]
q_a[17] <= altsyncram_f572:auto_generated.q_a[17]
q_a[18] <= altsyncram_f572:auto_generated.q_a[18]
q_a[19] <= altsyncram_f572:auto_generated.q_a[19]
q_a[20] <= altsyncram_f572:auto_generated.q_a[20]
q_a[21] <= altsyncram_f572:auto_generated.q_a[21]
q_a[22] <= altsyncram_f572:auto_generated.q_a[22]
q_a[23] <= altsyncram_f572:auto_generated.q_a[23]
q_a[24] <= altsyncram_f572:auto_generated.q_a[24]
q_a[25] <= altsyncram_f572:auto_generated.q_a[25]
q_a[26] <= altsyncram_f572:auto_generated.q_a[26]
q_a[27] <= altsyncram_f572:auto_generated.q_a[27]
q_a[28] <= altsyncram_f572:auto_generated.q_a[28]
q_a[29] <= altsyncram_f572:auto_generated.q_a[29]
q_a[30] <= altsyncram_f572:auto_generated.q_a[30]
q_a[31] <= altsyncram_f572:auto_generated.q_a[31]
q_b[0] <= altsyncram_f572:auto_generated.q_b[0]
q_b[1] <= altsyncram_f572:auto_generated.q_b[1]
q_b[2] <= altsyncram_f572:auto_generated.q_b[2]
q_b[3] <= altsyncram_f572:auto_generated.q_b[3]
q_b[4] <= altsyncram_f572:auto_generated.q_b[4]
q_b[5] <= altsyncram_f572:auto_generated.q_b[5]
q_b[6] <= altsyncram_f572:auto_generated.q_b[6]
q_b[7] <= altsyncram_f572:auto_generated.q_b[7]
q_b[8] <= altsyncram_f572:auto_generated.q_b[8]
q_b[9] <= altsyncram_f572:auto_generated.q_b[9]
q_b[10] <= altsyncram_f572:auto_generated.q_b[10]
q_b[11] <= altsyncram_f572:auto_generated.q_b[11]
q_b[12] <= altsyncram_f572:auto_generated.q_b[12]
q_b[13] <= altsyncram_f572:auto_generated.q_b[13]
q_b[14] <= altsyncram_f572:auto_generated.q_b[14]
q_b[15] <= altsyncram_f572:auto_generated.q_b[15]
q_b[16] <= altsyncram_f572:auto_generated.q_b[16]
q_b[17] <= altsyncram_f572:auto_generated.q_b[17]
q_b[18] <= altsyncram_f572:auto_generated.q_b[18]
q_b[19] <= altsyncram_f572:auto_generated.q_b[19]
q_b[20] <= altsyncram_f572:auto_generated.q_b[20]
q_b[21] <= altsyncram_f572:auto_generated.q_b[21]
q_b[22] <= altsyncram_f572:auto_generated.q_b[22]
q_b[23] <= altsyncram_f572:auto_generated.q_b[23]
q_b[24] <= altsyncram_f572:auto_generated.q_b[24]
q_b[25] <= altsyncram_f572:auto_generated.q_b[25]
q_b[26] <= altsyncram_f572:auto_generated.q_b[26]
q_b[27] <= altsyncram_f572:auto_generated.q_b[27]
q_b[28] <= altsyncram_f572:auto_generated.q_b[28]
q_b[29] <= altsyncram_f572:auto_generated.q_b[29]
q_b[30] <= altsyncram_f572:auto_generated.q_b[30]
q_b[31] <= altsyncram_f572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
F_pc[25] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_mem_baddr[27] => cpu_d_address[27].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[27] <= A_mem_baddr[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0a02:auto_generated.q_a[0]
q_a[1] <= altsyncram_0a02:auto_generated.q_a[1]
q_a[2] <= altsyncram_0a02:auto_generated.q_a[2]
q_a[3] <= altsyncram_0a02:auto_generated.q_a[3]
q_a[4] <= altsyncram_0a02:auto_generated.q_a[4]
q_a[5] <= altsyncram_0a02:auto_generated.q_a[5]
q_a[6] <= altsyncram_0a02:auto_generated.q_a[6]
q_a[7] <= altsyncram_0a02:auto_generated.q_a[7]
q_a[8] <= altsyncram_0a02:auto_generated.q_a[8]
q_a[9] <= altsyncram_0a02:auto_generated.q_a[9]
q_a[10] <= altsyncram_0a02:auto_generated.q_a[10]
q_a[11] <= altsyncram_0a02:auto_generated.q_a[11]
q_a[12] <= altsyncram_0a02:auto_generated.q_a[12]
q_a[13] <= altsyncram_0a02:auto_generated.q_a[13]
q_a[14] <= altsyncram_0a02:auto_generated.q_a[14]
q_a[15] <= altsyncram_0a02:auto_generated.q_a[15]
q_a[16] <= altsyncram_0a02:auto_generated.q_a[16]
q_a[17] <= altsyncram_0a02:auto_generated.q_a[17]
q_a[18] <= altsyncram_0a02:auto_generated.q_a[18]
q_a[19] <= altsyncram_0a02:auto_generated.q_a[19]
q_a[20] <= altsyncram_0a02:auto_generated.q_a[20]
q_a[21] <= altsyncram_0a02:auto_generated.q_a[21]
q_a[22] <= altsyncram_0a02:auto_generated.q_a[22]
q_a[23] <= altsyncram_0a02:auto_generated.q_a[23]
q_a[24] <= altsyncram_0a02:auto_generated.q_a[24]
q_a[25] <= altsyncram_0a02:auto_generated.q_a[25]
q_a[26] <= altsyncram_0a02:auto_generated.q_a[26]
q_a[27] <= altsyncram_0a02:auto_generated.q_a[27]
q_a[28] <= altsyncram_0a02:auto_generated.q_a[28]
q_a[29] <= altsyncram_0a02:auto_generated.q_a[29]
q_a[30] <= altsyncram_0a02:auto_generated.q_a[30]
q_a[31] <= altsyncram_0a02:auto_generated.q_a[31]
q_a[32] <= altsyncram_0a02:auto_generated.q_a[32]
q_a[33] <= altsyncram_0a02:auto_generated.q_a[33]
q_a[34] <= altsyncram_0a02:auto_generated.q_a[34]
q_a[35] <= altsyncram_0a02:auto_generated.q_a[35]
q_b[0] <= altsyncram_0a02:auto_generated.q_b[0]
q_b[1] <= altsyncram_0a02:auto_generated.q_b[1]
q_b[2] <= altsyncram_0a02:auto_generated.q_b[2]
q_b[3] <= altsyncram_0a02:auto_generated.q_b[3]
q_b[4] <= altsyncram_0a02:auto_generated.q_b[4]
q_b[5] <= altsyncram_0a02:auto_generated.q_b[5]
q_b[6] <= altsyncram_0a02:auto_generated.q_b[6]
q_b[7] <= altsyncram_0a02:auto_generated.q_b[7]
q_b[8] <= altsyncram_0a02:auto_generated.q_b[8]
q_b[9] <= altsyncram_0a02:auto_generated.q_b[9]
q_b[10] <= altsyncram_0a02:auto_generated.q_b[10]
q_b[11] <= altsyncram_0a02:auto_generated.q_b[11]
q_b[12] <= altsyncram_0a02:auto_generated.q_b[12]
q_b[13] <= altsyncram_0a02:auto_generated.q_b[13]
q_b[14] <= altsyncram_0a02:auto_generated.q_b[14]
q_b[15] <= altsyncram_0a02:auto_generated.q_b[15]
q_b[16] <= altsyncram_0a02:auto_generated.q_b[16]
q_b[17] <= altsyncram_0a02:auto_generated.q_b[17]
q_b[18] <= altsyncram_0a02:auto_generated.q_b[18]
q_b[19] <= altsyncram_0a02:auto_generated.q_b[19]
q_b[20] <= altsyncram_0a02:auto_generated.q_b[20]
q_b[21] <= altsyncram_0a02:auto_generated.q_b[21]
q_b[22] <= altsyncram_0a02:auto_generated.q_b[22]
q_b[23] <= altsyncram_0a02:auto_generated.q_b[23]
q_b[24] <= altsyncram_0a02:auto_generated.q_b[24]
q_b[25] <= altsyncram_0a02:auto_generated.q_b[25]
q_b[26] <= altsyncram_0a02:auto_generated.q_b[26]
q_b[27] <= altsyncram_0a02:auto_generated.q_b[27]
q_b[28] <= altsyncram_0a02:auto_generated.q_b[28]
q_b[29] <= altsyncram_0a02:auto_generated.q_b[29]
q_b[30] <= altsyncram_0a02:auto_generated.q_b[30]
q_b[31] <= altsyncram_0a02:auto_generated.q_b[31]
q_b[32] <= altsyncram_0a02:auto_generated.q_b[32]
q_b[33] <= altsyncram_0a02:auto_generated.q_b[33]
q_b[34] <= altsyncram_0a02:auto_generated.q_b[34]
q_b[35] <= altsyncram_0a02:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm_avalon_slave_arbitrator:the_irm_avalon_slave
clk => irm_avalon_slave_wait_counter.CLK
clk => d1_irm_avalon_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => Equal0.IN5
clock_crossing_io_m1_address_to_slave[3] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_irm_avalon_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_irm_avalon_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_irm_avalon_slave.IN1
clock_crossing_io_m1_read => irm_avalon_slave_read.IN1
clock_crossing_io_m1_read => irm_avalon_slave_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_irm_avalon_slave.IN1
clock_crossing_io_m1_write => irm_avalon_slave_write.IN1
clock_crossing_io_m1_writedata[0] => irm_avalon_slave_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => irm_avalon_slave_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => irm_avalon_slave_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => irm_avalon_slave_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => irm_avalon_slave_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => irm_avalon_slave_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => irm_avalon_slave_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => irm_avalon_slave_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => irm_avalon_slave_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => irm_avalon_slave_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => irm_avalon_slave_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => irm_avalon_slave_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => irm_avalon_slave_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => irm_avalon_slave_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => irm_avalon_slave_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => irm_avalon_slave_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => irm_avalon_slave_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => irm_avalon_slave_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => irm_avalon_slave_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => irm_avalon_slave_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => irm_avalon_slave_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => irm_avalon_slave_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => irm_avalon_slave_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => irm_avalon_slave_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => irm_avalon_slave_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => irm_avalon_slave_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => irm_avalon_slave_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => irm_avalon_slave_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => irm_avalon_slave_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => irm_avalon_slave_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => irm_avalon_slave_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => irm_avalon_slave_writedata[31].DATAIN
irm_avalon_slave_irq => irm_avalon_slave_irq_from_sa.DATAIN
irm_avalon_slave_readdata[0] => irm_avalon_slave_readdata_from_sa[0].DATAIN
irm_avalon_slave_readdata[1] => irm_avalon_slave_readdata_from_sa[1].DATAIN
irm_avalon_slave_readdata[2] => irm_avalon_slave_readdata_from_sa[2].DATAIN
irm_avalon_slave_readdata[3] => irm_avalon_slave_readdata_from_sa[3].DATAIN
irm_avalon_slave_readdata[4] => irm_avalon_slave_readdata_from_sa[4].DATAIN
irm_avalon_slave_readdata[5] => irm_avalon_slave_readdata_from_sa[5].DATAIN
irm_avalon_slave_readdata[6] => irm_avalon_slave_readdata_from_sa[6].DATAIN
irm_avalon_slave_readdata[7] => irm_avalon_slave_readdata_from_sa[7].DATAIN
irm_avalon_slave_readdata[8] => irm_avalon_slave_readdata_from_sa[8].DATAIN
irm_avalon_slave_readdata[9] => irm_avalon_slave_readdata_from_sa[9].DATAIN
irm_avalon_slave_readdata[10] => irm_avalon_slave_readdata_from_sa[10].DATAIN
irm_avalon_slave_readdata[11] => irm_avalon_slave_readdata_from_sa[11].DATAIN
irm_avalon_slave_readdata[12] => irm_avalon_slave_readdata_from_sa[12].DATAIN
irm_avalon_slave_readdata[13] => irm_avalon_slave_readdata_from_sa[13].DATAIN
irm_avalon_slave_readdata[14] => irm_avalon_slave_readdata_from_sa[14].DATAIN
irm_avalon_slave_readdata[15] => irm_avalon_slave_readdata_from_sa[15].DATAIN
irm_avalon_slave_readdata[16] => irm_avalon_slave_readdata_from_sa[16].DATAIN
irm_avalon_slave_readdata[17] => irm_avalon_slave_readdata_from_sa[17].DATAIN
irm_avalon_slave_readdata[18] => irm_avalon_slave_readdata_from_sa[18].DATAIN
irm_avalon_slave_readdata[19] => irm_avalon_slave_readdata_from_sa[19].DATAIN
irm_avalon_slave_readdata[20] => irm_avalon_slave_readdata_from_sa[20].DATAIN
irm_avalon_slave_readdata[21] => irm_avalon_slave_readdata_from_sa[21].DATAIN
irm_avalon_slave_readdata[22] => irm_avalon_slave_readdata_from_sa[22].DATAIN
irm_avalon_slave_readdata[23] => irm_avalon_slave_readdata_from_sa[23].DATAIN
irm_avalon_slave_readdata[24] => irm_avalon_slave_readdata_from_sa[24].DATAIN
irm_avalon_slave_readdata[25] => irm_avalon_slave_readdata_from_sa[25].DATAIN
irm_avalon_slave_readdata[26] => irm_avalon_slave_readdata_from_sa[26].DATAIN
irm_avalon_slave_readdata[27] => irm_avalon_slave_readdata_from_sa[27].DATAIN
irm_avalon_slave_readdata[28] => irm_avalon_slave_readdata_from_sa[28].DATAIN
irm_avalon_slave_readdata[29] => irm_avalon_slave_readdata_from_sa[29].DATAIN
irm_avalon_slave_readdata[30] => irm_avalon_slave_readdata_from_sa[30].DATAIN
irm_avalon_slave_readdata[31] => irm_avalon_slave_readdata_from_sa[31].DATAIN
reset_n => irm_avalon_slave_reset_n.DATAIN
reset_n => d1_irm_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => irm_avalon_slave_wait_counter.ACLR
clock_crossing_io_m1_granted_irm_avalon_slave <= clock_crossing_io_m1_qualified_request_irm_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_irm_avalon_slave <= clock_crossing_io_m1_qualified_request_irm_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_irm_avalon_slave <= clock_crossing_io_m1_read_data_valid_irm_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_irm_avalon_slave <= clock_crossing_io_m1_requests_irm_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_irm_avalon_slave_end_xfer <= d1_irm_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_chipselect_n <= clock_crossing_io_m1_qualified_request_irm_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_irq_from_sa <= irm_avalon_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_read <= irm_avalon_slave_read.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[0] <= irm_avalon_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[1] <= irm_avalon_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[2] <= irm_avalon_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[3] <= irm_avalon_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[4] <= irm_avalon_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[5] <= irm_avalon_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[6] <= irm_avalon_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[7] <= irm_avalon_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[8] <= irm_avalon_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[9] <= irm_avalon_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[10] <= irm_avalon_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[11] <= irm_avalon_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[12] <= irm_avalon_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[13] <= irm_avalon_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[14] <= irm_avalon_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[15] <= irm_avalon_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[16] <= irm_avalon_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[17] <= irm_avalon_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[18] <= irm_avalon_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[19] <= irm_avalon_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[20] <= irm_avalon_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[21] <= irm_avalon_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[22] <= irm_avalon_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[23] <= irm_avalon_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[24] <= irm_avalon_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[25] <= irm_avalon_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[26] <= irm_avalon_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[27] <= irm_avalon_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[28] <= irm_avalon_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[29] <= irm_avalon_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[30] <= irm_avalon_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_readdata_from_sa[31] <= irm_avalon_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_wait_counter_eq_0 <= irm_avalon_slave_wait_counter.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_write <= irm_avalon_slave_write.DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
irm_avalon_slave_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm
s_read => s_read.IN1
s_cs_n => s_cs_n.IN1
s_readdata[0] <= TERASIC_IRM:irm.s_readdata
s_readdata[1] <= TERASIC_IRM:irm.s_readdata
s_readdata[2] <= TERASIC_IRM:irm.s_readdata
s_readdata[3] <= TERASIC_IRM:irm.s_readdata
s_readdata[4] <= TERASIC_IRM:irm.s_readdata
s_readdata[5] <= TERASIC_IRM:irm.s_readdata
s_readdata[6] <= TERASIC_IRM:irm.s_readdata
s_readdata[7] <= TERASIC_IRM:irm.s_readdata
s_readdata[8] <= TERASIC_IRM:irm.s_readdata
s_readdata[9] <= TERASIC_IRM:irm.s_readdata
s_readdata[10] <= TERASIC_IRM:irm.s_readdata
s_readdata[11] <= TERASIC_IRM:irm.s_readdata
s_readdata[12] <= TERASIC_IRM:irm.s_readdata
s_readdata[13] <= TERASIC_IRM:irm.s_readdata
s_readdata[14] <= TERASIC_IRM:irm.s_readdata
s_readdata[15] <= TERASIC_IRM:irm.s_readdata
s_readdata[16] <= TERASIC_IRM:irm.s_readdata
s_readdata[17] <= TERASIC_IRM:irm.s_readdata
s_readdata[18] <= TERASIC_IRM:irm.s_readdata
s_readdata[19] <= TERASIC_IRM:irm.s_readdata
s_readdata[20] <= TERASIC_IRM:irm.s_readdata
s_readdata[21] <= TERASIC_IRM:irm.s_readdata
s_readdata[22] <= TERASIC_IRM:irm.s_readdata
s_readdata[23] <= TERASIC_IRM:irm.s_readdata
s_readdata[24] <= TERASIC_IRM:irm.s_readdata
s_readdata[25] <= TERASIC_IRM:irm.s_readdata
s_readdata[26] <= TERASIC_IRM:irm.s_readdata
s_readdata[27] <= TERASIC_IRM:irm.s_readdata
s_readdata[28] <= TERASIC_IRM:irm.s_readdata
s_readdata[29] <= TERASIC_IRM:irm.s_readdata
s_readdata[30] <= TERASIC_IRM:irm.s_readdata
s_readdata[31] <= TERASIC_IRM:irm.s_readdata
s_write => s_write.IN1
s_writedata[0] => s_writedata[0].IN1
s_writedata[1] => s_writedata[1].IN1
s_writedata[2] => s_writedata[2].IN1
s_writedata[3] => s_writedata[3].IN1
s_writedata[4] => s_writedata[4].IN1
s_writedata[5] => s_writedata[5].IN1
s_writedata[6] => s_writedata[6].IN1
s_writedata[7] => s_writedata[7].IN1
s_writedata[8] => s_writedata[8].IN1
s_writedata[9] => s_writedata[9].IN1
s_writedata[10] => s_writedata[10].IN1
s_writedata[11] => s_writedata[11].IN1
s_writedata[12] => s_writedata[12].IN1
s_writedata[13] => s_writedata[13].IN1
s_writedata[14] => s_writedata[14].IN1
s_writedata[15] => s_writedata[15].IN1
s_writedata[16] => s_writedata[16].IN1
s_writedata[17] => s_writedata[17].IN1
s_writedata[18] => s_writedata[18].IN1
s_writedata[19] => s_writedata[19].IN1
s_writedata[20] => s_writedata[20].IN1
s_writedata[21] => s_writedata[21].IN1
s_writedata[22] => s_writedata[22].IN1
s_writedata[23] => s_writedata[23].IN1
s_writedata[24] => s_writedata[24].IN1
s_writedata[25] => s_writedata[25].IN1
s_writedata[26] => s_writedata[26].IN1
s_writedata[27] => s_writedata[27].IN1
s_writedata[28] => s_writedata[28].IN1
s_writedata[29] => s_writedata[29].IN1
s_writedata[30] => s_writedata[30].IN1
s_writedata[31] => s_writedata[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
ir => ir.IN1
irq <= TERASIC_IRM:irm.irq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm
clk => clk.IN1
reset_n => reset_n.IN1
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_cs_n => always1.IN0
s_cs_n => comb.IN0
s_read => comb.IN1
s_readdata[0] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[1] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[2] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[3] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[4] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[5] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[6] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[7] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[8] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[9] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[10] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[11] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[12] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[13] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[14] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[15] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[16] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[17] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[18] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[19] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[20] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[21] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[22] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[23] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[24] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[25] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[26] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[27] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[28] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[29] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[30] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_readdata[31] <= IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst.oDATA
s_write => always1.IN1
s_writedata[0] => ~NO_FANOUT~
s_writedata[1] => ~NO_FANOUT~
s_writedata[2] => ~NO_FANOUT~
s_writedata[3] => ~NO_FANOUT~
s_writedata[4] => ~NO_FANOUT~
s_writedata[5] => ~NO_FANOUT~
s_writedata[6] => ~NO_FANOUT~
s_writedata[7] => ~NO_FANOUT~
s_writedata[8] => ~NO_FANOUT~
s_writedata[9] => ~NO_FANOUT~
s_writedata[10] => ~NO_FANOUT~
s_writedata[11] => ~NO_FANOUT~
s_writedata[12] => ~NO_FANOUT~
s_writedata[13] => ~NO_FANOUT~
s_writedata[14] => ~NO_FANOUT~
s_writedata[15] => ~NO_FANOUT~
s_writedata[16] => ~NO_FANOUT~
s_writedata[17] => ~NO_FANOUT~
s_writedata[18] => ~NO_FANOUT~
s_writedata[19] => ~NO_FANOUT~
s_writedata[20] => ~NO_FANOUT~
s_writedata[21] => ~NO_FANOUT~
s_writedata[22] => ~NO_FANOUT~
s_writedata[23] => ~NO_FANOUT~
s_writedata[24] => ~NO_FANOUT~
s_writedata[25] => ~NO_FANOUT~
s_writedata[26] => ~NO_FANOUT~
s_writedata[27] => ~NO_FANOUT~
s_writedata[28] => ~NO_FANOUT~
s_writedata[29] => ~NO_FANOUT~
s_writedata[30] => ~NO_FANOUT~
s_writedata[31] => ~NO_FANOUT~
ir => ir.IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => oDATA[16]~reg0.CLK
iCLK => oDATA[17]~reg0.CLK
iCLK => oDATA[18]~reg0.CLK
iCLK => oDATA[19]~reg0.CLK
iCLK => oDATA[20]~reg0.CLK
iCLK => oDATA[21]~reg0.CLK
iCLK => oDATA[22]~reg0.CLK
iCLK => oDATA[23]~reg0.CLK
iCLK => oDATA[24]~reg0.CLK
iCLK => oDATA[25]~reg0.CLK
iCLK => oDATA[26]~reg0.CLK
iCLK => oDATA[27]~reg0.CLK
iCLK => oDATA[28]~reg0.CLK
iCLK => oDATA[29]~reg0.CLK
iCLK => oDATA[30]~reg0.CLK
iCLK => oDATA[31]~reg0.CLK
iCLK => DATA_BUF[0].CLK
iCLK => DATA_BUF[1].CLK
iCLK => DATA_BUF[2].CLK
iCLK => DATA_BUF[3].CLK
iCLK => DATA_BUF[4].CLK
iCLK => DATA_BUF[5].CLK
iCLK => DATA_BUF[6].CLK
iCLK => DATA_BUF[7].CLK
iCLK => DATA_BUF[8].CLK
iCLK => DATA_BUF[9].CLK
iCLK => DATA_BUF[10].CLK
iCLK => DATA_BUF[11].CLK
iCLK => DATA_BUF[12].CLK
iCLK => DATA_BUF[13].CLK
iCLK => DATA_BUF[14].CLK
iCLK => DATA_BUF[15].CLK
iCLK => DATA_BUF[16].CLK
iCLK => DATA_BUF[17].CLK
iCLK => DATA_BUF[18].CLK
iCLK => DATA_BUF[19].CLK
iCLK => DATA_BUF[20].CLK
iCLK => DATA_BUF[21].CLK
iCLK => DATA_BUF[22].CLK
iCLK => DATA_BUF[23].CLK
iCLK => DATA_BUF[24].CLK
iCLK => DATA_BUF[25].CLK
iCLK => DATA_BUF[26].CLK
iCLK => DATA_BUF[27].CLK
iCLK => DATA_BUF[28].CLK
iCLK => DATA_BUF[29].CLK
iCLK => DATA_BUF[30].CLK
iCLK => DATA_BUF[31].CLK
iCLK => DATA_REAY.CLK
iCLK => bitcount[0].CLK
iCLK => bitcount[1].CLK
iCLK => bitcount[2].CLK
iCLK => bitcount[3].CLK
iCLK => bitcount[4].CLK
iCLK => bitcount[5].CLK
iCLK => DATA[0].CLK
iCLK => DATA[1].CLK
iCLK => DATA[2].CLK
iCLK => DATA[3].CLK
iCLK => DATA[4].CLK
iCLK => DATA[5].CLK
iCLK => DATA[6].CLK
iCLK => DATA[7].CLK
iCLK => DATA[8].CLK
iCLK => DATA[9].CLK
iCLK => DATA[10].CLK
iCLK => DATA[11].CLK
iCLK => DATA[12].CLK
iCLK => DATA[13].CLK
iCLK => DATA[14].CLK
iCLK => DATA[15].CLK
iCLK => DATA[16].CLK
iCLK => DATA[17].CLK
iCLK => DATA[18].CLK
iCLK => DATA[19].CLK
iCLK => DATA[20].CLK
iCLK => DATA[21].CLK
iCLK => DATA[22].CLK
iCLK => DATA[23].CLK
iCLK => DATA[24].CLK
iCLK => DATA[25].CLK
iCLK => DATA[26].CLK
iCLK => DATA[27].CLK
iCLK => DATA[28].CLK
iCLK => DATA[29].CLK
iCLK => DATA[30].CLK
iCLK => DATA[31].CLK
iCLK => data_count_flag.CLK
iCLK => data_count[0].CLK
iCLK => data_count[1].CLK
iCLK => data_count[2].CLK
iCLK => data_count[3].CLK
iCLK => data_count[4].CLK
iCLK => data_count[5].CLK
iCLK => data_count[6].CLK
iCLK => data_count[7].CLK
iCLK => data_count[8].CLK
iCLK => data_count[9].CLK
iCLK => data_count[10].CLK
iCLK => data_count[11].CLK
iCLK => data_count[12].CLK
iCLK => data_count[13].CLK
iCLK => data_count[14].CLK
iCLK => data_count[15].CLK
iCLK => data_count[16].CLK
iCLK => data_count[17].CLK
iCLK => state_count_flag.CLK
iCLK => state_count[0].CLK
iCLK => state_count[1].CLK
iCLK => state_count[2].CLK
iCLK => state_count[3].CLK
iCLK => state_count[4].CLK
iCLK => state_count[5].CLK
iCLK => state_count[6].CLK
iCLK => state_count[7].CLK
iCLK => state_count[8].CLK
iCLK => state_count[9].CLK
iCLK => state_count[10].CLK
iCLK => state_count[11].CLK
iCLK => state_count[12].CLK
iCLK => state_count[13].CLK
iCLK => state_count[14].CLK
iCLK => state_count[15].CLK
iCLK => state_count[16].CLK
iCLK => state_count[17].CLK
iCLK => idle_count_flag.CLK
iCLK => idle_count[0].CLK
iCLK => idle_count[1].CLK
iCLK => idle_count[2].CLK
iCLK => idle_count[3].CLK
iCLK => idle_count[4].CLK
iCLK => idle_count[5].CLK
iCLK => idle_count[6].CLK
iCLK => idle_count[7].CLK
iCLK => idle_count[8].CLK
iCLK => idle_count[9].CLK
iCLK => idle_count[10].CLK
iCLK => idle_count[11].CLK
iCLK => idle_count[12].CLK
iCLK => idle_count[13].CLK
iCLK => idle_count[14].CLK
iCLK => idle_count[15].CLK
iCLK => idle_count[16].CLK
iCLK => idle_count[17].CLK
iCLK => state~2.DATAIN
iRST_n => DATA_REAY.ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => oDATA[8]~reg0.ACLR
iRST_n => oDATA[9]~reg0.ACLR
iRST_n => oDATA[10]~reg0.ACLR
iRST_n => oDATA[11]~reg0.ACLR
iRST_n => oDATA[12]~reg0.ACLR
iRST_n => oDATA[13]~reg0.ACLR
iRST_n => oDATA[14]~reg0.ACLR
iRST_n => oDATA[15]~reg0.ACLR
iRST_n => oDATA[16]~reg0.ACLR
iRST_n => oDATA[17]~reg0.ACLR
iRST_n => oDATA[18]~reg0.ACLR
iRST_n => oDATA[19]~reg0.ACLR
iRST_n => oDATA[20]~reg0.ACLR
iRST_n => oDATA[21]~reg0.ACLR
iRST_n => oDATA[22]~reg0.ACLR
iRST_n => oDATA[23]~reg0.ACLR
iRST_n => oDATA[24]~reg0.ACLR
iRST_n => oDATA[25]~reg0.ACLR
iRST_n => oDATA[26]~reg0.ACLR
iRST_n => oDATA[27]~reg0.ACLR
iRST_n => oDATA[28]~reg0.ACLR
iRST_n => oDATA[29]~reg0.ACLR
iRST_n => oDATA[30]~reg0.ACLR
iRST_n => oDATA[31]~reg0.ACLR
iRST_n => idle_count[0].ACLR
iRST_n => idle_count[1].ACLR
iRST_n => idle_count[2].ACLR
iRST_n => idle_count[3].ACLR
iRST_n => idle_count[4].ACLR
iRST_n => idle_count[5].ACLR
iRST_n => idle_count[6].ACLR
iRST_n => idle_count[7].ACLR
iRST_n => idle_count[8].ACLR
iRST_n => idle_count[9].ACLR
iRST_n => idle_count[10].ACLR
iRST_n => idle_count[11].ACLR
iRST_n => idle_count[12].ACLR
iRST_n => idle_count[13].ACLR
iRST_n => idle_count[14].ACLR
iRST_n => idle_count[15].ACLR
iRST_n => idle_count[16].ACLR
iRST_n => idle_count[17].ACLR
iRST_n => idle_count_flag.ACLR
iRST_n => state_count[0].ACLR
iRST_n => state_count[1].ACLR
iRST_n => state_count[2].ACLR
iRST_n => state_count[3].ACLR
iRST_n => state_count[4].ACLR
iRST_n => state_count[5].ACLR
iRST_n => state_count[6].ACLR
iRST_n => state_count[7].ACLR
iRST_n => state_count[8].ACLR
iRST_n => state_count[9].ACLR
iRST_n => state_count[10].ACLR
iRST_n => state_count[11].ACLR
iRST_n => state_count[12].ACLR
iRST_n => state_count[13].ACLR
iRST_n => state_count[14].ACLR
iRST_n => state_count[15].ACLR
iRST_n => state_count[16].ACLR
iRST_n => state_count[17].ACLR
iRST_n => state_count_flag.ACLR
iRST_n => data_count[0].ACLR
iRST_n => data_count[1].ACLR
iRST_n => data_count[2].ACLR
iRST_n => data_count[3].ACLR
iRST_n => data_count[4].ACLR
iRST_n => data_count[5].ACLR
iRST_n => data_count[6].ACLR
iRST_n => data_count[7].ACLR
iRST_n => data_count[8].ACLR
iRST_n => data_count[9].ACLR
iRST_n => data_count[10].ACLR
iRST_n => data_count[11].ACLR
iRST_n => data_count[12].ACLR
iRST_n => data_count[13].ACLR
iRST_n => data_count[14].ACLR
iRST_n => data_count[15].ACLR
iRST_n => data_count[16].ACLR
iRST_n => data_count[17].ACLR
iRST_n => data_count_flag.ACLR
iRST_n => DATA[0].ACLR
iRST_n => DATA[1].ACLR
iRST_n => DATA[2].ACLR
iRST_n => DATA[3].ACLR
iRST_n => DATA[4].ACLR
iRST_n => DATA[5].ACLR
iRST_n => DATA[6].ACLR
iRST_n => DATA[7].ACLR
iRST_n => DATA[8].ACLR
iRST_n => DATA[9].ACLR
iRST_n => DATA[10].ACLR
iRST_n => DATA[11].ACLR
iRST_n => DATA[12].ACLR
iRST_n => DATA[13].ACLR
iRST_n => DATA[14].ACLR
iRST_n => DATA[15].ACLR
iRST_n => DATA[16].ACLR
iRST_n => DATA[17].ACLR
iRST_n => DATA[18].ACLR
iRST_n => DATA[19].ACLR
iRST_n => DATA[20].ACLR
iRST_n => DATA[21].ACLR
iRST_n => DATA[22].ACLR
iRST_n => DATA[23].ACLR
iRST_n => DATA[24].ACLR
iRST_n => DATA[25].ACLR
iRST_n => DATA[26].ACLR
iRST_n => DATA[27].ACLR
iRST_n => DATA[28].ACLR
iRST_n => DATA[29].ACLR
iRST_n => DATA[30].ACLR
iRST_n => DATA[31].ACLR
iRST_n => bitcount[0].ACLR
iRST_n => bitcount[1].ACLR
iRST_n => bitcount[2].ACLR
iRST_n => bitcount[3].ACLR
iRST_n => bitcount[4].ACLR
iRST_n => bitcount[5].ACLR
iRST_n => state~4.DATAIN
iRST_n => DATA_BUF[31].ENA
iRST_n => DATA_BUF[30].ENA
iRST_n => DATA_BUF[29].ENA
iRST_n => DATA_BUF[28].ENA
iRST_n => DATA_BUF[27].ENA
iRST_n => DATA_BUF[26].ENA
iRST_n => DATA_BUF[25].ENA
iRST_n => DATA_BUF[24].ENA
iRST_n => DATA_BUF[23].ENA
iRST_n => DATA_BUF[22].ENA
iRST_n => DATA_BUF[21].ENA
iRST_n => DATA_BUF[20].ENA
iRST_n => DATA_BUF[19].ENA
iRST_n => DATA_BUF[18].ENA
iRST_n => DATA_BUF[17].ENA
iRST_n => DATA_BUF[16].ENA
iRST_n => DATA_BUF[15].ENA
iRST_n => DATA_BUF[14].ENA
iRST_n => DATA_BUF[13].ENA
iRST_n => DATA_BUF[12].ENA
iRST_n => DATA_BUF[11].ENA
iRST_n => DATA_BUF[10].ENA
iRST_n => DATA_BUF[9].ENA
iRST_n => DATA_BUF[8].ENA
iRST_n => DATA_BUF[7].ENA
iRST_n => DATA_BUF[6].ENA
iRST_n => DATA_BUF[5].ENA
iRST_n => DATA_BUF[4].ENA
iRST_n => DATA_BUF[3].ENA
iRST_n => DATA_BUF[2].ENA
iRST_n => DATA_BUF[1].ENA
iRST_n => DATA_BUF[0].ENA
iIRDA => always3.IN0
iIRDA => data_count_flag.DATAB
iIRDA => always1.IN0
iREAD => always10.IN1
oDATA_REAY <= DATA_REAY.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN24
cpu_data_master_address_to_slave[4] => Equal0.IN6
cpu_data_master_address_to_slave[5] => Equal0.IN23
cpu_data_master_address_to_slave[6] => Equal0.IN5
cpu_data_master_address_to_slave[7] => Equal0.IN22
cpu_data_master_address_to_slave[8] => Equal0.IN21
cpu_data_master_address_to_slave[9] => Equal0.IN20
cpu_data_master_address_to_slave[10] => Equal0.IN19
cpu_data_master_address_to_slave[11] => Equal0.IN18
cpu_data_master_address_to_slave[12] => Equal0.IN4
cpu_data_master_address_to_slave[13] => Equal0.IN17
cpu_data_master_address_to_slave[14] => Equal0.IN16
cpu_data_master_address_to_slave[15] => Equal0.IN15
cpu_data_master_address_to_slave[16] => Equal0.IN14
cpu_data_master_address_to_slave[17] => Equal0.IN13
cpu_data_master_address_to_slave[18] => Equal0.IN12
cpu_data_master_address_to_slave[19] => Equal0.IN3
cpu_data_master_address_to_slave[20] => Equal0.IN11
cpu_data_master_address_to_slave[21] => Equal0.IN10
cpu_data_master_address_to_slave[22] => Equal0.IN9
cpu_data_master_address_to_slave[23] => Equal0.IN8
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN7
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= cpu_data_master_requests_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_control_slave_arbitrator:the_lcd_control_slave
clk => lcd_control_slave_wait_counter[0].CLK
clk => lcd_control_slave_wait_counter[1].CLK
clk => lcd_control_slave_wait_counter[2].CLK
clk => d1_lcd_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_byteenable[0] => lcd_control_slave_pretend_byte_enable.DATAB
clock_crossing_io_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_lcd_control_slave.IN0
clock_crossing_io_m1_nativeaddress[0] => lcd_control_slave_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => lcd_control_slave_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_lcd_control_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_lcd_control_slave.IN1
clock_crossing_io_m1_read => lcd_control_slave_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_lcd_control_slave.IN1
clock_crossing_io_m1_write => lcd_control_slave_in_a_write_cycle.IN1
clock_crossing_io_m1_writedata[0] => lcd_control_slave_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => lcd_control_slave_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => lcd_control_slave_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => lcd_control_slave_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => lcd_control_slave_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => lcd_control_slave_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => lcd_control_slave_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => lcd_control_slave_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
lcd_control_slave_readdata[0] => lcd_control_slave_readdata_from_sa[0].DATAIN
lcd_control_slave_readdata[1] => lcd_control_slave_readdata_from_sa[1].DATAIN
lcd_control_slave_readdata[2] => lcd_control_slave_readdata_from_sa[2].DATAIN
lcd_control_slave_readdata[3] => lcd_control_slave_readdata_from_sa[3].DATAIN
lcd_control_slave_readdata[4] => lcd_control_slave_readdata_from_sa[4].DATAIN
lcd_control_slave_readdata[5] => lcd_control_slave_readdata_from_sa[5].DATAIN
lcd_control_slave_readdata[6] => lcd_control_slave_readdata_from_sa[6].DATAIN
lcd_control_slave_readdata[7] => lcd_control_slave_readdata_from_sa[7].DATAIN
reset_n => d1_lcd_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_control_slave_wait_counter[0].ACLR
reset_n => lcd_control_slave_wait_counter[1].ACLR
reset_n => lcd_control_slave_wait_counter[2].ACLR
clock_crossing_io_m1_granted_lcd_control_slave <= clock_crossing_io_m1_qualified_request_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_lcd_control_slave <= clock_crossing_io_m1_qualified_request_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_lcd_control_slave <= clock_crossing_io_m1_read_data_valid_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_lcd_control_slave <= clock_crossing_io_m1_requests_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_control_slave_end_xfer <= d1_lcd_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_begintransfer <= lcd_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_read <= lcd_control_slave_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[0] <= lcd_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[1] <= lcd_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[2] <= lcd_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[3] <= lcd_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[4] <= lcd_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[5] <= lcd_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[6] <= lcd_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[7] <= lcd_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_wait_counter_eq_0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_write <= lcd_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd:the_lcd
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E.IN0
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_E <= LCD_E.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa_in_arbitrator:the_lcd_64_to_32_bits_dfa_in
clk => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_in_ready => lcd_64_to_32_bits_dfa_in_ready_from_sa.DATAIN
lcd_ta_fifo_to_dfa_out_data[0] => lcd_64_to_32_bits_dfa_in_data[0].DATAIN
lcd_ta_fifo_to_dfa_out_data[1] => lcd_64_to_32_bits_dfa_in_data[1].DATAIN
lcd_ta_fifo_to_dfa_out_data[2] => lcd_64_to_32_bits_dfa_in_data[2].DATAIN
lcd_ta_fifo_to_dfa_out_data[3] => lcd_64_to_32_bits_dfa_in_data[3].DATAIN
lcd_ta_fifo_to_dfa_out_data[4] => lcd_64_to_32_bits_dfa_in_data[4].DATAIN
lcd_ta_fifo_to_dfa_out_data[5] => lcd_64_to_32_bits_dfa_in_data[5].DATAIN
lcd_ta_fifo_to_dfa_out_data[6] => lcd_64_to_32_bits_dfa_in_data[6].DATAIN
lcd_ta_fifo_to_dfa_out_data[7] => lcd_64_to_32_bits_dfa_in_data[7].DATAIN
lcd_ta_fifo_to_dfa_out_data[8] => lcd_64_to_32_bits_dfa_in_data[8].DATAIN
lcd_ta_fifo_to_dfa_out_data[9] => lcd_64_to_32_bits_dfa_in_data[9].DATAIN
lcd_ta_fifo_to_dfa_out_data[10] => lcd_64_to_32_bits_dfa_in_data[10].DATAIN
lcd_ta_fifo_to_dfa_out_data[11] => lcd_64_to_32_bits_dfa_in_data[11].DATAIN
lcd_ta_fifo_to_dfa_out_data[12] => lcd_64_to_32_bits_dfa_in_data[12].DATAIN
lcd_ta_fifo_to_dfa_out_data[13] => lcd_64_to_32_bits_dfa_in_data[13].DATAIN
lcd_ta_fifo_to_dfa_out_data[14] => lcd_64_to_32_bits_dfa_in_data[14].DATAIN
lcd_ta_fifo_to_dfa_out_data[15] => lcd_64_to_32_bits_dfa_in_data[15].DATAIN
lcd_ta_fifo_to_dfa_out_data[16] => lcd_64_to_32_bits_dfa_in_data[16].DATAIN
lcd_ta_fifo_to_dfa_out_data[17] => lcd_64_to_32_bits_dfa_in_data[17].DATAIN
lcd_ta_fifo_to_dfa_out_data[18] => lcd_64_to_32_bits_dfa_in_data[18].DATAIN
lcd_ta_fifo_to_dfa_out_data[19] => lcd_64_to_32_bits_dfa_in_data[19].DATAIN
lcd_ta_fifo_to_dfa_out_data[20] => lcd_64_to_32_bits_dfa_in_data[20].DATAIN
lcd_ta_fifo_to_dfa_out_data[21] => lcd_64_to_32_bits_dfa_in_data[21].DATAIN
lcd_ta_fifo_to_dfa_out_data[22] => lcd_64_to_32_bits_dfa_in_data[22].DATAIN
lcd_ta_fifo_to_dfa_out_data[23] => lcd_64_to_32_bits_dfa_in_data[23].DATAIN
lcd_ta_fifo_to_dfa_out_data[24] => lcd_64_to_32_bits_dfa_in_data[24].DATAIN
lcd_ta_fifo_to_dfa_out_data[25] => lcd_64_to_32_bits_dfa_in_data[25].DATAIN
lcd_ta_fifo_to_dfa_out_data[26] => lcd_64_to_32_bits_dfa_in_data[26].DATAIN
lcd_ta_fifo_to_dfa_out_data[27] => lcd_64_to_32_bits_dfa_in_data[27].DATAIN
lcd_ta_fifo_to_dfa_out_data[28] => lcd_64_to_32_bits_dfa_in_data[28].DATAIN
lcd_ta_fifo_to_dfa_out_data[29] => lcd_64_to_32_bits_dfa_in_data[29].DATAIN
lcd_ta_fifo_to_dfa_out_data[30] => lcd_64_to_32_bits_dfa_in_data[30].DATAIN
lcd_ta_fifo_to_dfa_out_data[31] => lcd_64_to_32_bits_dfa_in_data[31].DATAIN
lcd_ta_fifo_to_dfa_out_data[32] => lcd_64_to_32_bits_dfa_in_data[32].DATAIN
lcd_ta_fifo_to_dfa_out_data[33] => lcd_64_to_32_bits_dfa_in_data[33].DATAIN
lcd_ta_fifo_to_dfa_out_data[34] => lcd_64_to_32_bits_dfa_in_data[34].DATAIN
lcd_ta_fifo_to_dfa_out_data[35] => lcd_64_to_32_bits_dfa_in_data[35].DATAIN
lcd_ta_fifo_to_dfa_out_data[36] => lcd_64_to_32_bits_dfa_in_data[36].DATAIN
lcd_ta_fifo_to_dfa_out_data[37] => lcd_64_to_32_bits_dfa_in_data[37].DATAIN
lcd_ta_fifo_to_dfa_out_data[38] => lcd_64_to_32_bits_dfa_in_data[38].DATAIN
lcd_ta_fifo_to_dfa_out_data[39] => lcd_64_to_32_bits_dfa_in_data[39].DATAIN
lcd_ta_fifo_to_dfa_out_data[40] => lcd_64_to_32_bits_dfa_in_data[40].DATAIN
lcd_ta_fifo_to_dfa_out_data[41] => lcd_64_to_32_bits_dfa_in_data[41].DATAIN
lcd_ta_fifo_to_dfa_out_data[42] => lcd_64_to_32_bits_dfa_in_data[42].DATAIN
lcd_ta_fifo_to_dfa_out_data[43] => lcd_64_to_32_bits_dfa_in_data[43].DATAIN
lcd_ta_fifo_to_dfa_out_data[44] => lcd_64_to_32_bits_dfa_in_data[44].DATAIN
lcd_ta_fifo_to_dfa_out_data[45] => lcd_64_to_32_bits_dfa_in_data[45].DATAIN
lcd_ta_fifo_to_dfa_out_data[46] => lcd_64_to_32_bits_dfa_in_data[46].DATAIN
lcd_ta_fifo_to_dfa_out_data[47] => lcd_64_to_32_bits_dfa_in_data[47].DATAIN
lcd_ta_fifo_to_dfa_out_data[48] => lcd_64_to_32_bits_dfa_in_data[48].DATAIN
lcd_ta_fifo_to_dfa_out_data[49] => lcd_64_to_32_bits_dfa_in_data[49].DATAIN
lcd_ta_fifo_to_dfa_out_data[50] => lcd_64_to_32_bits_dfa_in_data[50].DATAIN
lcd_ta_fifo_to_dfa_out_data[51] => lcd_64_to_32_bits_dfa_in_data[51].DATAIN
lcd_ta_fifo_to_dfa_out_data[52] => lcd_64_to_32_bits_dfa_in_data[52].DATAIN
lcd_ta_fifo_to_dfa_out_data[53] => lcd_64_to_32_bits_dfa_in_data[53].DATAIN
lcd_ta_fifo_to_dfa_out_data[54] => lcd_64_to_32_bits_dfa_in_data[54].DATAIN
lcd_ta_fifo_to_dfa_out_data[55] => lcd_64_to_32_bits_dfa_in_data[55].DATAIN
lcd_ta_fifo_to_dfa_out_data[56] => lcd_64_to_32_bits_dfa_in_data[56].DATAIN
lcd_ta_fifo_to_dfa_out_data[57] => lcd_64_to_32_bits_dfa_in_data[57].DATAIN
lcd_ta_fifo_to_dfa_out_data[58] => lcd_64_to_32_bits_dfa_in_data[58].DATAIN
lcd_ta_fifo_to_dfa_out_data[59] => lcd_64_to_32_bits_dfa_in_data[59].DATAIN
lcd_ta_fifo_to_dfa_out_data[60] => lcd_64_to_32_bits_dfa_in_data[60].DATAIN
lcd_ta_fifo_to_dfa_out_data[61] => lcd_64_to_32_bits_dfa_in_data[61].DATAIN
lcd_ta_fifo_to_dfa_out_data[62] => lcd_64_to_32_bits_dfa_in_data[62].DATAIN
lcd_ta_fifo_to_dfa_out_data[63] => lcd_64_to_32_bits_dfa_in_data[63].DATAIN
lcd_ta_fifo_to_dfa_out_empty[0] => lcd_64_to_32_bits_dfa_in_empty[0].DATAIN
lcd_ta_fifo_to_dfa_out_empty[1] => lcd_64_to_32_bits_dfa_in_empty[1].DATAIN
lcd_ta_fifo_to_dfa_out_empty[2] => lcd_64_to_32_bits_dfa_in_empty[2].DATAIN
lcd_ta_fifo_to_dfa_out_endofpacket => lcd_64_to_32_bits_dfa_in_endofpacket.DATAIN
lcd_ta_fifo_to_dfa_out_startofpacket => lcd_64_to_32_bits_dfa_in_startofpacket.DATAIN
lcd_ta_fifo_to_dfa_out_valid => lcd_64_to_32_bits_dfa_in_valid.DATAIN
reset_n => lcd_64_to_32_bits_dfa_in_reset_n.DATAIN
lcd_64_to_32_bits_dfa_in_data[0] <= lcd_ta_fifo_to_dfa_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[1] <= lcd_ta_fifo_to_dfa_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[2] <= lcd_ta_fifo_to_dfa_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[3] <= lcd_ta_fifo_to_dfa_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[4] <= lcd_ta_fifo_to_dfa_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[5] <= lcd_ta_fifo_to_dfa_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[6] <= lcd_ta_fifo_to_dfa_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[7] <= lcd_ta_fifo_to_dfa_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[8] <= lcd_ta_fifo_to_dfa_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[9] <= lcd_ta_fifo_to_dfa_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[10] <= lcd_ta_fifo_to_dfa_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[11] <= lcd_ta_fifo_to_dfa_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[12] <= lcd_ta_fifo_to_dfa_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[13] <= lcd_ta_fifo_to_dfa_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[14] <= lcd_ta_fifo_to_dfa_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[15] <= lcd_ta_fifo_to_dfa_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[16] <= lcd_ta_fifo_to_dfa_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[17] <= lcd_ta_fifo_to_dfa_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[18] <= lcd_ta_fifo_to_dfa_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[19] <= lcd_ta_fifo_to_dfa_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[20] <= lcd_ta_fifo_to_dfa_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[21] <= lcd_ta_fifo_to_dfa_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[22] <= lcd_ta_fifo_to_dfa_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[23] <= lcd_ta_fifo_to_dfa_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[24] <= lcd_ta_fifo_to_dfa_out_data[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[25] <= lcd_ta_fifo_to_dfa_out_data[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[26] <= lcd_ta_fifo_to_dfa_out_data[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[27] <= lcd_ta_fifo_to_dfa_out_data[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[28] <= lcd_ta_fifo_to_dfa_out_data[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[29] <= lcd_ta_fifo_to_dfa_out_data[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[30] <= lcd_ta_fifo_to_dfa_out_data[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[31] <= lcd_ta_fifo_to_dfa_out_data[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[32] <= lcd_ta_fifo_to_dfa_out_data[32].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[33] <= lcd_ta_fifo_to_dfa_out_data[33].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[34] <= lcd_ta_fifo_to_dfa_out_data[34].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[35] <= lcd_ta_fifo_to_dfa_out_data[35].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[36] <= lcd_ta_fifo_to_dfa_out_data[36].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[37] <= lcd_ta_fifo_to_dfa_out_data[37].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[38] <= lcd_ta_fifo_to_dfa_out_data[38].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[39] <= lcd_ta_fifo_to_dfa_out_data[39].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[40] <= lcd_ta_fifo_to_dfa_out_data[40].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[41] <= lcd_ta_fifo_to_dfa_out_data[41].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[42] <= lcd_ta_fifo_to_dfa_out_data[42].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[43] <= lcd_ta_fifo_to_dfa_out_data[43].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[44] <= lcd_ta_fifo_to_dfa_out_data[44].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[45] <= lcd_ta_fifo_to_dfa_out_data[45].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[46] <= lcd_ta_fifo_to_dfa_out_data[46].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[47] <= lcd_ta_fifo_to_dfa_out_data[47].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[48] <= lcd_ta_fifo_to_dfa_out_data[48].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[49] <= lcd_ta_fifo_to_dfa_out_data[49].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[50] <= lcd_ta_fifo_to_dfa_out_data[50].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[51] <= lcd_ta_fifo_to_dfa_out_data[51].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[52] <= lcd_ta_fifo_to_dfa_out_data[52].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[53] <= lcd_ta_fifo_to_dfa_out_data[53].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[54] <= lcd_ta_fifo_to_dfa_out_data[54].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[55] <= lcd_ta_fifo_to_dfa_out_data[55].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[56] <= lcd_ta_fifo_to_dfa_out_data[56].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[57] <= lcd_ta_fifo_to_dfa_out_data[57].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[58] <= lcd_ta_fifo_to_dfa_out_data[58].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[59] <= lcd_ta_fifo_to_dfa_out_data[59].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[60] <= lcd_ta_fifo_to_dfa_out_data[60].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[61] <= lcd_ta_fifo_to_dfa_out_data[61].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[62] <= lcd_ta_fifo_to_dfa_out_data[62].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_data[63] <= lcd_ta_fifo_to_dfa_out_data[63].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_empty[0] <= lcd_ta_fifo_to_dfa_out_empty[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_empty[1] <= lcd_ta_fifo_to_dfa_out_empty[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_empty[2] <= lcd_ta_fifo_to_dfa_out_empty[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_endofpacket <= lcd_ta_fifo_to_dfa_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_ready_from_sa <= lcd_64_to_32_bits_dfa_in_ready.DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_startofpacket <= lcd_ta_fifo_to_dfa_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_64_to_32_bits_dfa_in_valid <= lcd_ta_fifo_to_dfa_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa_out_arbitrator:the_lcd_64_to_32_bits_dfa_out
clk => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[0] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[1] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[2] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[3] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[4] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[5] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[6] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[7] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[8] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[9] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[10] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[11] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[12] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[13] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[14] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[15] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[16] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[17] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[18] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[19] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[20] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[21] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[22] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[23] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[24] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[25] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[26] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[27] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[28] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[29] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[30] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[31] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_empty[0] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_empty[1] => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_endofpacket => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_startofpacket => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_valid => ~NO_FANOUT~
lcd_pixel_converter_in_ready_from_sa => lcd_64_to_32_bits_dfa_out_ready.DATAIN
reset_n => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_ready <= lcd_pixel_converter_in_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa
clk => out_empty[0]~reg0.CLK
clk => out_empty[1]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_valid~reg0.CLK
clk => state_register[0].CLK
clk => state_register[1].CLK
clk => state_register[2].CLK
clk => a_empty[0].CLK
clk => a_empty[1].CLK
clk => a_empty[2].CLK
clk => a_endofpacket.CLK
clk => a_startofpacket.CLK
clk => a_data7[0].CLK
clk => a_data7[1].CLK
clk => a_data7[2].CLK
clk => a_data7[3].CLK
clk => a_data7[4].CLK
clk => a_data7[5].CLK
clk => a_data7[6].CLK
clk => a_data7[7].CLK
clk => a_data6[0].CLK
clk => a_data6[1].CLK
clk => a_data6[2].CLK
clk => a_data6[3].CLK
clk => a_data6[4].CLK
clk => a_data6[5].CLK
clk => a_data6[6].CLK
clk => a_data6[7].CLK
clk => a_data5[0].CLK
clk => a_data5[1].CLK
clk => a_data5[2].CLK
clk => a_data5[3].CLK
clk => a_data5[4].CLK
clk => a_data5[5].CLK
clk => a_data5[6].CLK
clk => a_data5[7].CLK
clk => a_data4[0].CLK
clk => a_data4[1].CLK
clk => a_data4[2].CLK
clk => a_data4[3].CLK
clk => a_data4[4].CLK
clk => a_data4[5].CLK
clk => a_data4[6].CLK
clk => a_data4[7].CLK
clk => a_data3[0].CLK
clk => a_data3[1].CLK
clk => a_data3[2].CLK
clk => a_data3[3].CLK
clk => a_data3[4].CLK
clk => a_data3[5].CLK
clk => a_data3[6].CLK
clk => a_data3[7].CLK
clk => a_data2[0].CLK
clk => a_data2[1].CLK
clk => a_data2[2].CLK
clk => a_data2[3].CLK
clk => a_data2[4].CLK
clk => a_data2[5].CLK
clk => a_data2[6].CLK
clk => a_data2[7].CLK
clk => a_data1[0].CLK
clk => a_data1[1].CLK
clk => a_data1[2].CLK
clk => a_data1[3].CLK
clk => a_data1[4].CLK
clk => a_data1[5].CLK
clk => a_data1[6].CLK
clk => a_data1[7].CLK
clk => a_data0[0].CLK
clk => a_data0[1].CLK
clk => a_data0[2].CLK
clk => a_data0[3].CLK
clk => a_data0[4].CLK
clk => a_data0[5].CLK
clk => a_data0[6].CLK
clk => a_data0[7].CLK
clk => a_valid.CLK
reset_n => a_empty[0].ACLR
reset_n => a_empty[1].ACLR
reset_n => a_empty[2].ACLR
reset_n => a_endofpacket.ACLR
reset_n => a_startofpacket.ACLR
reset_n => a_data7[0].ACLR
reset_n => a_data7[1].ACLR
reset_n => a_data7[2].ACLR
reset_n => a_data7[3].ACLR
reset_n => a_data7[4].ACLR
reset_n => a_data7[5].ACLR
reset_n => a_data7[6].ACLR
reset_n => a_data7[7].ACLR
reset_n => a_data6[0].ACLR
reset_n => a_data6[1].ACLR
reset_n => a_data6[2].ACLR
reset_n => a_data6[3].ACLR
reset_n => a_data6[4].ACLR
reset_n => a_data6[5].ACLR
reset_n => a_data6[6].ACLR
reset_n => a_data6[7].ACLR
reset_n => a_data5[0].ACLR
reset_n => a_data5[1].ACLR
reset_n => a_data5[2].ACLR
reset_n => a_data5[3].ACLR
reset_n => a_data5[4].ACLR
reset_n => a_data5[5].ACLR
reset_n => a_data5[6].ACLR
reset_n => a_data5[7].ACLR
reset_n => a_data4[0].ACLR
reset_n => a_data4[1].ACLR
reset_n => a_data4[2].ACLR
reset_n => a_data4[3].ACLR
reset_n => a_data4[4].ACLR
reset_n => a_data4[5].ACLR
reset_n => a_data4[6].ACLR
reset_n => a_data4[7].ACLR
reset_n => a_data3[0].ACLR
reset_n => a_data3[1].ACLR
reset_n => a_data3[2].ACLR
reset_n => a_data3[3].ACLR
reset_n => a_data3[4].ACLR
reset_n => a_data3[5].ACLR
reset_n => a_data3[6].ACLR
reset_n => a_data3[7].ACLR
reset_n => a_data2[0].ACLR
reset_n => a_data2[1].ACLR
reset_n => a_data2[2].ACLR
reset_n => a_data2[3].ACLR
reset_n => a_data2[4].ACLR
reset_n => a_data2[5].ACLR
reset_n => a_data2[6].ACLR
reset_n => a_data2[7].ACLR
reset_n => a_data1[0].ACLR
reset_n => a_data1[1].ACLR
reset_n => a_data1[2].ACLR
reset_n => a_data1[3].ACLR
reset_n => a_data1[4].ACLR
reset_n => a_data1[5].ACLR
reset_n => a_data1[6].ACLR
reset_n => a_data1[7].ACLR
reset_n => a_data0[0].ACLR
reset_n => a_data0[1].ACLR
reset_n => a_data0[2].ACLR
reset_n => a_data0[3].ACLR
reset_n => a_data0[4].ACLR
reset_n => a_data0[5].ACLR
reset_n => a_data0[6].ACLR
reset_n => a_data0[7].ACLR
reset_n => a_valid.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_data[8]~reg0.ACLR
reset_n => out_data[9]~reg0.ACLR
reset_n => out_data[10]~reg0.ACLR
reset_n => out_data[11]~reg0.ACLR
reset_n => out_data[12]~reg0.ACLR
reset_n => out_data[13]~reg0.ACLR
reset_n => out_data[14]~reg0.ACLR
reset_n => out_data[15]~reg0.ACLR
reset_n => out_data[16]~reg0.ACLR
reset_n => out_data[17]~reg0.ACLR
reset_n => out_data[18]~reg0.ACLR
reset_n => out_data[19]~reg0.ACLR
reset_n => out_data[20]~reg0.ACLR
reset_n => out_data[21]~reg0.ACLR
reset_n => out_data[22]~reg0.ACLR
reset_n => out_data[23]~reg0.ACLR
reset_n => out_data[24]~reg0.ACLR
reset_n => out_data[25]~reg0.ACLR
reset_n => out_data[26]~reg0.ACLR
reset_n => out_data[27]~reg0.ACLR
reset_n => out_data[28]~reg0.ACLR
reset_n => out_data[29]~reg0.ACLR
reset_n => out_data[30]~reg0.ACLR
reset_n => out_data[31]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => state_register[0].ACLR
reset_n => state_register[1].ACLR
reset_n => state_register[2].ACLR
reset_n => out_empty[0]~reg0.ENA
reset_n => out_startofpacket~reg0.ENA
reset_n => out_endofpacket~reg0.ENA
reset_n => out_empty[1]~reg0.ENA
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => a_valid.DATAIN
in_data[0] => a_data7[0].DATAIN
in_data[1] => a_data7[1].DATAIN
in_data[2] => a_data7[2].DATAIN
in_data[3] => a_data7[3].DATAIN
in_data[4] => a_data7[4].DATAIN
in_data[5] => a_data7[5].DATAIN
in_data[6] => a_data7[6].DATAIN
in_data[7] => a_data7[7].DATAIN
in_data[8] => a_data6[0].DATAIN
in_data[9] => a_data6[1].DATAIN
in_data[10] => a_data6[2].DATAIN
in_data[11] => a_data6[3].DATAIN
in_data[12] => a_data6[4].DATAIN
in_data[13] => a_data6[5].DATAIN
in_data[14] => a_data6[6].DATAIN
in_data[15] => a_data6[7].DATAIN
in_data[16] => a_data5[0].DATAIN
in_data[17] => a_data5[1].DATAIN
in_data[18] => a_data5[2].DATAIN
in_data[19] => a_data5[3].DATAIN
in_data[20] => a_data5[4].DATAIN
in_data[21] => a_data5[5].DATAIN
in_data[22] => a_data5[6].DATAIN
in_data[23] => a_data5[7].DATAIN
in_data[24] => a_data4[0].DATAIN
in_data[25] => a_data4[1].DATAIN
in_data[26] => a_data4[2].DATAIN
in_data[27] => a_data4[3].DATAIN
in_data[28] => a_data4[4].DATAIN
in_data[29] => a_data4[5].DATAIN
in_data[30] => a_data4[6].DATAIN
in_data[31] => a_data4[7].DATAIN
in_data[32] => a_data3[0].DATAIN
in_data[33] => a_data3[1].DATAIN
in_data[34] => a_data3[2].DATAIN
in_data[35] => a_data3[3].DATAIN
in_data[36] => a_data3[4].DATAIN
in_data[37] => a_data3[5].DATAIN
in_data[38] => a_data3[6].DATAIN
in_data[39] => a_data3[7].DATAIN
in_data[40] => a_data2[0].DATAIN
in_data[41] => a_data2[1].DATAIN
in_data[42] => a_data2[2].DATAIN
in_data[43] => a_data2[3].DATAIN
in_data[44] => a_data2[4].DATAIN
in_data[45] => a_data2[5].DATAIN
in_data[46] => a_data2[6].DATAIN
in_data[47] => a_data2[7].DATAIN
in_data[48] => a_data1[0].DATAIN
in_data[49] => a_data1[1].DATAIN
in_data[50] => a_data1[2].DATAIN
in_data[51] => a_data1[3].DATAIN
in_data[52] => a_data1[4].DATAIN
in_data[53] => a_data1[5].DATAIN
in_data[54] => a_data1[6].DATAIN
in_data[55] => a_data1[7].DATAIN
in_data[56] => a_data0[0].DATAIN
in_data[57] => a_data0[1].DATAIN
in_data[58] => a_data0[2].DATAIN
in_data[59] => a_data0[3].DATAIN
in_data[60] => a_data0[4].DATAIN
in_data[61] => a_data0[5].DATAIN
in_data[62] => a_data0[6].DATAIN
in_data[63] => a_data0[7].DATAIN
in_startofpacket => a_startofpacket.DATAIN
in_endofpacket => a_empty.OUTPUTSELECT
in_endofpacket => a_empty.OUTPUTSELECT
in_endofpacket => a_empty.OUTPUTSELECT
in_endofpacket => a_endofpacket.DATAIN
in_empty[0] => a_empty.DATAB
in_empty[1] => a_empty.DATAB
in_empty[2] => a_empty.DATAB
out_ready => always4.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_empty[1] <= out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter_in_arbitrator:the_lcd_pixel_converter_in
clk => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_out_data[0] => lcd_pixel_converter_in_data[0].DATAIN
lcd_64_to_32_bits_dfa_out_data[1] => lcd_pixel_converter_in_data[1].DATAIN
lcd_64_to_32_bits_dfa_out_data[2] => lcd_pixel_converter_in_data[2].DATAIN
lcd_64_to_32_bits_dfa_out_data[3] => lcd_pixel_converter_in_data[3].DATAIN
lcd_64_to_32_bits_dfa_out_data[4] => lcd_pixel_converter_in_data[4].DATAIN
lcd_64_to_32_bits_dfa_out_data[5] => lcd_pixel_converter_in_data[5].DATAIN
lcd_64_to_32_bits_dfa_out_data[6] => lcd_pixel_converter_in_data[6].DATAIN
lcd_64_to_32_bits_dfa_out_data[7] => lcd_pixel_converter_in_data[7].DATAIN
lcd_64_to_32_bits_dfa_out_data[8] => lcd_pixel_converter_in_data[8].DATAIN
lcd_64_to_32_bits_dfa_out_data[9] => lcd_pixel_converter_in_data[9].DATAIN
lcd_64_to_32_bits_dfa_out_data[10] => lcd_pixel_converter_in_data[10].DATAIN
lcd_64_to_32_bits_dfa_out_data[11] => lcd_pixel_converter_in_data[11].DATAIN
lcd_64_to_32_bits_dfa_out_data[12] => lcd_pixel_converter_in_data[12].DATAIN
lcd_64_to_32_bits_dfa_out_data[13] => lcd_pixel_converter_in_data[13].DATAIN
lcd_64_to_32_bits_dfa_out_data[14] => lcd_pixel_converter_in_data[14].DATAIN
lcd_64_to_32_bits_dfa_out_data[15] => lcd_pixel_converter_in_data[15].DATAIN
lcd_64_to_32_bits_dfa_out_data[16] => lcd_pixel_converter_in_data[16].DATAIN
lcd_64_to_32_bits_dfa_out_data[17] => lcd_pixel_converter_in_data[17].DATAIN
lcd_64_to_32_bits_dfa_out_data[18] => lcd_pixel_converter_in_data[18].DATAIN
lcd_64_to_32_bits_dfa_out_data[19] => lcd_pixel_converter_in_data[19].DATAIN
lcd_64_to_32_bits_dfa_out_data[20] => lcd_pixel_converter_in_data[20].DATAIN
lcd_64_to_32_bits_dfa_out_data[21] => lcd_pixel_converter_in_data[21].DATAIN
lcd_64_to_32_bits_dfa_out_data[22] => lcd_pixel_converter_in_data[22].DATAIN
lcd_64_to_32_bits_dfa_out_data[23] => lcd_pixel_converter_in_data[23].DATAIN
lcd_64_to_32_bits_dfa_out_data[24] => lcd_pixel_converter_in_data[24].DATAIN
lcd_64_to_32_bits_dfa_out_data[25] => lcd_pixel_converter_in_data[25].DATAIN
lcd_64_to_32_bits_dfa_out_data[26] => lcd_pixel_converter_in_data[26].DATAIN
lcd_64_to_32_bits_dfa_out_data[27] => lcd_pixel_converter_in_data[27].DATAIN
lcd_64_to_32_bits_dfa_out_data[28] => lcd_pixel_converter_in_data[28].DATAIN
lcd_64_to_32_bits_dfa_out_data[29] => lcd_pixel_converter_in_data[29].DATAIN
lcd_64_to_32_bits_dfa_out_data[30] => lcd_pixel_converter_in_data[30].DATAIN
lcd_64_to_32_bits_dfa_out_data[31] => lcd_pixel_converter_in_data[31].DATAIN
lcd_64_to_32_bits_dfa_out_empty[0] => lcd_pixel_converter_in_empty[0].DATAIN
lcd_64_to_32_bits_dfa_out_empty[1] => lcd_pixel_converter_in_empty[1].DATAIN
lcd_64_to_32_bits_dfa_out_endofpacket => lcd_pixel_converter_in_endofpacket.DATAIN
lcd_64_to_32_bits_dfa_out_startofpacket => lcd_pixel_converter_in_startofpacket.DATAIN
lcd_64_to_32_bits_dfa_out_valid => lcd_pixel_converter_in_valid.DATAIN
lcd_pixel_converter_in_ready => lcd_pixel_converter_in_ready_from_sa.DATAIN
reset_n => lcd_pixel_converter_in_reset_n.DATAIN
lcd_pixel_converter_in_data[0] <= lcd_64_to_32_bits_dfa_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[1] <= lcd_64_to_32_bits_dfa_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[2] <= lcd_64_to_32_bits_dfa_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[3] <= lcd_64_to_32_bits_dfa_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[4] <= lcd_64_to_32_bits_dfa_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[5] <= lcd_64_to_32_bits_dfa_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[6] <= lcd_64_to_32_bits_dfa_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[7] <= lcd_64_to_32_bits_dfa_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[8] <= lcd_64_to_32_bits_dfa_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[9] <= lcd_64_to_32_bits_dfa_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[10] <= lcd_64_to_32_bits_dfa_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[11] <= lcd_64_to_32_bits_dfa_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[12] <= lcd_64_to_32_bits_dfa_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[13] <= lcd_64_to_32_bits_dfa_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[14] <= lcd_64_to_32_bits_dfa_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[15] <= lcd_64_to_32_bits_dfa_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[16] <= lcd_64_to_32_bits_dfa_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[17] <= lcd_64_to_32_bits_dfa_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[18] <= lcd_64_to_32_bits_dfa_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[19] <= lcd_64_to_32_bits_dfa_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[20] <= lcd_64_to_32_bits_dfa_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[21] <= lcd_64_to_32_bits_dfa_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[22] <= lcd_64_to_32_bits_dfa_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[23] <= lcd_64_to_32_bits_dfa_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[24] <= lcd_64_to_32_bits_dfa_out_data[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[25] <= lcd_64_to_32_bits_dfa_out_data[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[26] <= lcd_64_to_32_bits_dfa_out_data[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[27] <= lcd_64_to_32_bits_dfa_out_data[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[28] <= lcd_64_to_32_bits_dfa_out_data[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[29] <= lcd_64_to_32_bits_dfa_out_data[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[30] <= lcd_64_to_32_bits_dfa_out_data[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_data[31] <= lcd_64_to_32_bits_dfa_out_data[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_empty[0] <= lcd_64_to_32_bits_dfa_out_empty[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_empty[1] <= lcd_64_to_32_bits_dfa_out_empty[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_endofpacket <= lcd_64_to_32_bits_dfa_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_ready_from_sa <= lcd_pixel_converter_in_ready.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_startofpacket <= lcd_64_to_32_bits_dfa_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_converter_in_valid <= lcd_64_to_32_bits_dfa_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter_out_arbitrator:the_lcd_pixel_converter_out
clk => ~NO_FANOUT~
lcd_pixel_converter_out_data[0] => ~NO_FANOUT~
lcd_pixel_converter_out_data[1] => ~NO_FANOUT~
lcd_pixel_converter_out_data[2] => ~NO_FANOUT~
lcd_pixel_converter_out_data[3] => ~NO_FANOUT~
lcd_pixel_converter_out_data[4] => ~NO_FANOUT~
lcd_pixel_converter_out_data[5] => ~NO_FANOUT~
lcd_pixel_converter_out_data[6] => ~NO_FANOUT~
lcd_pixel_converter_out_data[7] => ~NO_FANOUT~
lcd_pixel_converter_out_data[8] => ~NO_FANOUT~
lcd_pixel_converter_out_data[9] => ~NO_FANOUT~
lcd_pixel_converter_out_data[10] => ~NO_FANOUT~
lcd_pixel_converter_out_data[11] => ~NO_FANOUT~
lcd_pixel_converter_out_data[12] => ~NO_FANOUT~
lcd_pixel_converter_out_data[13] => ~NO_FANOUT~
lcd_pixel_converter_out_data[14] => ~NO_FANOUT~
lcd_pixel_converter_out_data[15] => ~NO_FANOUT~
lcd_pixel_converter_out_data[16] => ~NO_FANOUT~
lcd_pixel_converter_out_data[17] => ~NO_FANOUT~
lcd_pixel_converter_out_data[18] => ~NO_FANOUT~
lcd_pixel_converter_out_data[19] => ~NO_FANOUT~
lcd_pixel_converter_out_data[20] => ~NO_FANOUT~
lcd_pixel_converter_out_data[21] => ~NO_FANOUT~
lcd_pixel_converter_out_data[22] => ~NO_FANOUT~
lcd_pixel_converter_out_data[23] => ~NO_FANOUT~
lcd_pixel_converter_out_empty => ~NO_FANOUT~
lcd_pixel_converter_out_endofpacket => ~NO_FANOUT~
lcd_pixel_converter_out_startofpacket => ~NO_FANOUT~
lcd_pixel_converter_out_valid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
vga_avalon_streaming_sink_ready_from_sa => lcd_pixel_converter_out_ready.DATAIN
lcd_pixel_converter_out_ready <= vga_avalon_streaming_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter
clk => clk.IN1
reset_n => reset_n.IN1
ready_out <= altera_avalon_pixel_converter:lcd_pixel_converter.ready_out
valid_in => valid_in.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
eop_in => eop_in.IN1
sop_in => sop_in.IN1
empty_in[0] => empty_in[0].IN1
empty_in[1] => empty_in[1].IN1
ready_in => ready_in.IN1
valid_out <= altera_avalon_pixel_converter:lcd_pixel_converter.valid_out
data_out[0] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[1] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[2] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[3] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[4] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[5] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[6] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[7] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[8] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[9] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[10] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[11] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[12] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[13] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[14] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[15] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[16] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[17] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[18] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[19] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[20] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[21] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[22] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
data_out[23] <= altera_avalon_pixel_converter:lcd_pixel_converter.data_out
eop_out <= altera_avalon_pixel_converter:lcd_pixel_converter.eop_out
sop_out <= altera_avalon_pixel_converter:lcd_pixel_converter.sop_out
empty_out <= altera_avalon_pixel_converter:lcd_pixel_converter.empty_out


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_converter:the_lcd_pixel_converter|altera_avalon_pixel_converter:lcd_pixel_converter
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
ready_out <= ready_in.DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => data_out[0].DATAIN
data_in[9] => data_out[1].DATAIN
data_in[10] => data_out[2].DATAIN
data_in[11] => data_out[3].DATAIN
data_in[12] => data_out[4].DATAIN
data_in[13] => data_out[5].DATAIN
data_in[14] => data_out[6].DATAIN
data_in[15] => data_out[7].DATAIN
data_in[16] => data_out[8].DATAIN
data_in[17] => data_out[9].DATAIN
data_in[18] => data_out[10].DATAIN
data_in[19] => data_out[11].DATAIN
data_in[20] => data_out[12].DATAIN
data_in[21] => data_out[13].DATAIN
data_in[22] => data_out[14].DATAIN
data_in[23] => data_out[15].DATAIN
data_in[24] => data_out[16].DATAIN
data_in[25] => data_out[17].DATAIN
data_in[26] => data_out[18].DATAIN
data_in[27] => data_out[19].DATAIN
data_in[28] => data_out[20].DATAIN
data_in[29] => data_out[21].DATAIN
data_in[30] => data_out[22].DATAIN
data_in[31] => data_out[23].DATAIN
sop_in => sop_out.DATAIN
eop_in => eop_out.DATAIN
empty_in[0] => empty_out[0].DATAIN
empty_in[1] => ~NO_FANOUT~
ready_in => ready_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_in.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_in.DB_MAX_OUTPUT_PORT_TYPE
empty_out[0] <= empty_in[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo_in_arbitrator:the_lcd_pixel_fifo_in
clk => ~NO_FANOUT~
lcd_pixel_fifo_in_ready => lcd_pixel_fifo_in_ready_from_sa.DATAIN
lcd_ta_sgdma_to_fifo_out_data[0] => lcd_pixel_fifo_in_data[0].DATAIN
lcd_ta_sgdma_to_fifo_out_data[1] => lcd_pixel_fifo_in_data[1].DATAIN
lcd_ta_sgdma_to_fifo_out_data[2] => lcd_pixel_fifo_in_data[2].DATAIN
lcd_ta_sgdma_to_fifo_out_data[3] => lcd_pixel_fifo_in_data[3].DATAIN
lcd_ta_sgdma_to_fifo_out_data[4] => lcd_pixel_fifo_in_data[4].DATAIN
lcd_ta_sgdma_to_fifo_out_data[5] => lcd_pixel_fifo_in_data[5].DATAIN
lcd_ta_sgdma_to_fifo_out_data[6] => lcd_pixel_fifo_in_data[6].DATAIN
lcd_ta_sgdma_to_fifo_out_data[7] => lcd_pixel_fifo_in_data[7].DATAIN
lcd_ta_sgdma_to_fifo_out_data[8] => lcd_pixel_fifo_in_data[8].DATAIN
lcd_ta_sgdma_to_fifo_out_data[9] => lcd_pixel_fifo_in_data[9].DATAIN
lcd_ta_sgdma_to_fifo_out_data[10] => lcd_pixel_fifo_in_data[10].DATAIN
lcd_ta_sgdma_to_fifo_out_data[11] => lcd_pixel_fifo_in_data[11].DATAIN
lcd_ta_sgdma_to_fifo_out_data[12] => lcd_pixel_fifo_in_data[12].DATAIN
lcd_ta_sgdma_to_fifo_out_data[13] => lcd_pixel_fifo_in_data[13].DATAIN
lcd_ta_sgdma_to_fifo_out_data[14] => lcd_pixel_fifo_in_data[14].DATAIN
lcd_ta_sgdma_to_fifo_out_data[15] => lcd_pixel_fifo_in_data[15].DATAIN
lcd_ta_sgdma_to_fifo_out_data[16] => lcd_pixel_fifo_in_data[16].DATAIN
lcd_ta_sgdma_to_fifo_out_data[17] => lcd_pixel_fifo_in_data[17].DATAIN
lcd_ta_sgdma_to_fifo_out_data[18] => lcd_pixel_fifo_in_data[18].DATAIN
lcd_ta_sgdma_to_fifo_out_data[19] => lcd_pixel_fifo_in_data[19].DATAIN
lcd_ta_sgdma_to_fifo_out_data[20] => lcd_pixel_fifo_in_data[20].DATAIN
lcd_ta_sgdma_to_fifo_out_data[21] => lcd_pixel_fifo_in_data[21].DATAIN
lcd_ta_sgdma_to_fifo_out_data[22] => lcd_pixel_fifo_in_data[22].DATAIN
lcd_ta_sgdma_to_fifo_out_data[23] => lcd_pixel_fifo_in_data[23].DATAIN
lcd_ta_sgdma_to_fifo_out_data[24] => lcd_pixel_fifo_in_data[24].DATAIN
lcd_ta_sgdma_to_fifo_out_data[25] => lcd_pixel_fifo_in_data[25].DATAIN
lcd_ta_sgdma_to_fifo_out_data[26] => lcd_pixel_fifo_in_data[26].DATAIN
lcd_ta_sgdma_to_fifo_out_data[27] => lcd_pixel_fifo_in_data[27].DATAIN
lcd_ta_sgdma_to_fifo_out_data[28] => lcd_pixel_fifo_in_data[28].DATAIN
lcd_ta_sgdma_to_fifo_out_data[29] => lcd_pixel_fifo_in_data[29].DATAIN
lcd_ta_sgdma_to_fifo_out_data[30] => lcd_pixel_fifo_in_data[30].DATAIN
lcd_ta_sgdma_to_fifo_out_data[31] => lcd_pixel_fifo_in_data[31].DATAIN
lcd_ta_sgdma_to_fifo_out_data[32] => lcd_pixel_fifo_in_data[32].DATAIN
lcd_ta_sgdma_to_fifo_out_data[33] => lcd_pixel_fifo_in_data[33].DATAIN
lcd_ta_sgdma_to_fifo_out_data[34] => lcd_pixel_fifo_in_data[34].DATAIN
lcd_ta_sgdma_to_fifo_out_data[35] => lcd_pixel_fifo_in_data[35].DATAIN
lcd_ta_sgdma_to_fifo_out_data[36] => lcd_pixel_fifo_in_data[36].DATAIN
lcd_ta_sgdma_to_fifo_out_data[37] => lcd_pixel_fifo_in_data[37].DATAIN
lcd_ta_sgdma_to_fifo_out_data[38] => lcd_pixel_fifo_in_data[38].DATAIN
lcd_ta_sgdma_to_fifo_out_data[39] => lcd_pixel_fifo_in_data[39].DATAIN
lcd_ta_sgdma_to_fifo_out_data[40] => lcd_pixel_fifo_in_data[40].DATAIN
lcd_ta_sgdma_to_fifo_out_data[41] => lcd_pixel_fifo_in_data[41].DATAIN
lcd_ta_sgdma_to_fifo_out_data[42] => lcd_pixel_fifo_in_data[42].DATAIN
lcd_ta_sgdma_to_fifo_out_data[43] => lcd_pixel_fifo_in_data[43].DATAIN
lcd_ta_sgdma_to_fifo_out_data[44] => lcd_pixel_fifo_in_data[44].DATAIN
lcd_ta_sgdma_to_fifo_out_data[45] => lcd_pixel_fifo_in_data[45].DATAIN
lcd_ta_sgdma_to_fifo_out_data[46] => lcd_pixel_fifo_in_data[46].DATAIN
lcd_ta_sgdma_to_fifo_out_data[47] => lcd_pixel_fifo_in_data[47].DATAIN
lcd_ta_sgdma_to_fifo_out_data[48] => lcd_pixel_fifo_in_data[48].DATAIN
lcd_ta_sgdma_to_fifo_out_data[49] => lcd_pixel_fifo_in_data[49].DATAIN
lcd_ta_sgdma_to_fifo_out_data[50] => lcd_pixel_fifo_in_data[50].DATAIN
lcd_ta_sgdma_to_fifo_out_data[51] => lcd_pixel_fifo_in_data[51].DATAIN
lcd_ta_sgdma_to_fifo_out_data[52] => lcd_pixel_fifo_in_data[52].DATAIN
lcd_ta_sgdma_to_fifo_out_data[53] => lcd_pixel_fifo_in_data[53].DATAIN
lcd_ta_sgdma_to_fifo_out_data[54] => lcd_pixel_fifo_in_data[54].DATAIN
lcd_ta_sgdma_to_fifo_out_data[55] => lcd_pixel_fifo_in_data[55].DATAIN
lcd_ta_sgdma_to_fifo_out_data[56] => lcd_pixel_fifo_in_data[56].DATAIN
lcd_ta_sgdma_to_fifo_out_data[57] => lcd_pixel_fifo_in_data[57].DATAIN
lcd_ta_sgdma_to_fifo_out_data[58] => lcd_pixel_fifo_in_data[58].DATAIN
lcd_ta_sgdma_to_fifo_out_data[59] => lcd_pixel_fifo_in_data[59].DATAIN
lcd_ta_sgdma_to_fifo_out_data[60] => lcd_pixel_fifo_in_data[60].DATAIN
lcd_ta_sgdma_to_fifo_out_data[61] => lcd_pixel_fifo_in_data[61].DATAIN
lcd_ta_sgdma_to_fifo_out_data[62] => lcd_pixel_fifo_in_data[62].DATAIN
lcd_ta_sgdma_to_fifo_out_data[63] => lcd_pixel_fifo_in_data[63].DATAIN
lcd_ta_sgdma_to_fifo_out_empty[0] => lcd_pixel_fifo_in_empty[0].DATAIN
lcd_ta_sgdma_to_fifo_out_empty[1] => lcd_pixel_fifo_in_empty[1].DATAIN
lcd_ta_sgdma_to_fifo_out_empty[2] => lcd_pixel_fifo_in_empty[2].DATAIN
lcd_ta_sgdma_to_fifo_out_endofpacket => lcd_pixel_fifo_in_endofpacket.DATAIN
lcd_ta_sgdma_to_fifo_out_startofpacket => lcd_pixel_fifo_in_startofpacket.DATAIN
lcd_ta_sgdma_to_fifo_out_valid => lcd_pixel_fifo_in_valid.DATAIN
reset_n => lcd_pixel_fifo_in_reset_n.DATAIN
lcd_pixel_fifo_in_data[0] <= lcd_ta_sgdma_to_fifo_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[1] <= lcd_ta_sgdma_to_fifo_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[2] <= lcd_ta_sgdma_to_fifo_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[3] <= lcd_ta_sgdma_to_fifo_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[4] <= lcd_ta_sgdma_to_fifo_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[5] <= lcd_ta_sgdma_to_fifo_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[6] <= lcd_ta_sgdma_to_fifo_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[7] <= lcd_ta_sgdma_to_fifo_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[8] <= lcd_ta_sgdma_to_fifo_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[9] <= lcd_ta_sgdma_to_fifo_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[10] <= lcd_ta_sgdma_to_fifo_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[11] <= lcd_ta_sgdma_to_fifo_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[12] <= lcd_ta_sgdma_to_fifo_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[13] <= lcd_ta_sgdma_to_fifo_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[14] <= lcd_ta_sgdma_to_fifo_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[15] <= lcd_ta_sgdma_to_fifo_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[16] <= lcd_ta_sgdma_to_fifo_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[17] <= lcd_ta_sgdma_to_fifo_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[18] <= lcd_ta_sgdma_to_fifo_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[19] <= lcd_ta_sgdma_to_fifo_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[20] <= lcd_ta_sgdma_to_fifo_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[21] <= lcd_ta_sgdma_to_fifo_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[22] <= lcd_ta_sgdma_to_fifo_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[23] <= lcd_ta_sgdma_to_fifo_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[24] <= lcd_ta_sgdma_to_fifo_out_data[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[25] <= lcd_ta_sgdma_to_fifo_out_data[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[26] <= lcd_ta_sgdma_to_fifo_out_data[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[27] <= lcd_ta_sgdma_to_fifo_out_data[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[28] <= lcd_ta_sgdma_to_fifo_out_data[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[29] <= lcd_ta_sgdma_to_fifo_out_data[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[30] <= lcd_ta_sgdma_to_fifo_out_data[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[31] <= lcd_ta_sgdma_to_fifo_out_data[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[32] <= lcd_ta_sgdma_to_fifo_out_data[32].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[33] <= lcd_ta_sgdma_to_fifo_out_data[33].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[34] <= lcd_ta_sgdma_to_fifo_out_data[34].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[35] <= lcd_ta_sgdma_to_fifo_out_data[35].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[36] <= lcd_ta_sgdma_to_fifo_out_data[36].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[37] <= lcd_ta_sgdma_to_fifo_out_data[37].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[38] <= lcd_ta_sgdma_to_fifo_out_data[38].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[39] <= lcd_ta_sgdma_to_fifo_out_data[39].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[40] <= lcd_ta_sgdma_to_fifo_out_data[40].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[41] <= lcd_ta_sgdma_to_fifo_out_data[41].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[42] <= lcd_ta_sgdma_to_fifo_out_data[42].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[43] <= lcd_ta_sgdma_to_fifo_out_data[43].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[44] <= lcd_ta_sgdma_to_fifo_out_data[44].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[45] <= lcd_ta_sgdma_to_fifo_out_data[45].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[46] <= lcd_ta_sgdma_to_fifo_out_data[46].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[47] <= lcd_ta_sgdma_to_fifo_out_data[47].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[48] <= lcd_ta_sgdma_to_fifo_out_data[48].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[49] <= lcd_ta_sgdma_to_fifo_out_data[49].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[50] <= lcd_ta_sgdma_to_fifo_out_data[50].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[51] <= lcd_ta_sgdma_to_fifo_out_data[51].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[52] <= lcd_ta_sgdma_to_fifo_out_data[52].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[53] <= lcd_ta_sgdma_to_fifo_out_data[53].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[54] <= lcd_ta_sgdma_to_fifo_out_data[54].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[55] <= lcd_ta_sgdma_to_fifo_out_data[55].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[56] <= lcd_ta_sgdma_to_fifo_out_data[56].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[57] <= lcd_ta_sgdma_to_fifo_out_data[57].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[58] <= lcd_ta_sgdma_to_fifo_out_data[58].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[59] <= lcd_ta_sgdma_to_fifo_out_data[59].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[60] <= lcd_ta_sgdma_to_fifo_out_data[60].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[61] <= lcd_ta_sgdma_to_fifo_out_data[61].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[62] <= lcd_ta_sgdma_to_fifo_out_data[62].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_data[63] <= lcd_ta_sgdma_to_fifo_out_data[63].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_empty[0] <= lcd_ta_sgdma_to_fifo_out_empty[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_empty[1] <= lcd_ta_sgdma_to_fifo_out_empty[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_empty[2] <= lcd_ta_sgdma_to_fifo_out_empty[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_endofpacket <= lcd_ta_sgdma_to_fifo_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_ready_from_sa <= lcd_pixel_fifo_in_ready.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_startofpacket <= lcd_ta_sgdma_to_fifo_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_in_valid <= lcd_ta_sgdma_to_fifo_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo_out_arbitrator:the_lcd_pixel_fifo_out
clk => ~NO_FANOUT~
lcd_pixel_fifo_out_data[0] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[1] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[2] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[3] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[4] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[5] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[6] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[7] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[8] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[9] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[10] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[11] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[12] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[13] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[14] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[15] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[16] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[17] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[18] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[19] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[20] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[21] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[22] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[23] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[24] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[25] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[26] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[27] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[28] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[29] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[30] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[31] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[32] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[33] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[34] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[35] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[36] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[37] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[38] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[39] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[40] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[41] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[42] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[43] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[44] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[45] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[46] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[47] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[48] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[49] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[50] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[51] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[52] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[53] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[54] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[55] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[56] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[57] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[58] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[59] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[60] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[61] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[62] => ~NO_FANOUT~
lcd_pixel_fifo_out_data[63] => ~NO_FANOUT~
lcd_pixel_fifo_out_empty[0] => ~NO_FANOUT~
lcd_pixel_fifo_out_empty[1] => ~NO_FANOUT~
lcd_pixel_fifo_out_empty[2] => ~NO_FANOUT~
lcd_pixel_fifo_out_endofpacket => ~NO_FANOUT~
lcd_pixel_fifo_out_startofpacket => ~NO_FANOUT~
lcd_pixel_fifo_out_valid => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_in_ready_from_sa => lcd_pixel_fifo_out_ready.DATAIN
reset_n => lcd_pixel_fifo_out_reset_n.DATAIN
lcd_pixel_fifo_out_ready <= lcd_ta_fifo_to_dfa_in_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE
lcd_pixel_fifo_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo
avalonst_sink_data[0] => data[0].IN1
avalonst_sink_data[1] => data[1].IN1
avalonst_sink_data[2] => data[2].IN1
avalonst_sink_data[3] => data[3].IN1
avalonst_sink_data[4] => data[4].IN1
avalonst_sink_data[5] => data[5].IN1
avalonst_sink_data[6] => data[6].IN1
avalonst_sink_data[7] => data[7].IN1
avalonst_sink_data[8] => data[8].IN1
avalonst_sink_data[9] => data[9].IN1
avalonst_sink_data[10] => data[10].IN1
avalonst_sink_data[11] => data[11].IN1
avalonst_sink_data[12] => data[12].IN1
avalonst_sink_data[13] => data[13].IN1
avalonst_sink_data[14] => data[14].IN1
avalonst_sink_data[15] => data[15].IN1
avalonst_sink_data[16] => data[16].IN1
avalonst_sink_data[17] => data[17].IN1
avalonst_sink_data[18] => data[18].IN1
avalonst_sink_data[19] => data[19].IN1
avalonst_sink_data[20] => data[20].IN1
avalonst_sink_data[21] => data[21].IN1
avalonst_sink_data[22] => data[22].IN1
avalonst_sink_data[23] => data[23].IN1
avalonst_sink_data[24] => data[24].IN1
avalonst_sink_data[25] => data[25].IN1
avalonst_sink_data[26] => data[26].IN1
avalonst_sink_data[27] => data[27].IN1
avalonst_sink_data[28] => data[28].IN1
avalonst_sink_data[29] => data[29].IN1
avalonst_sink_data[30] => data[30].IN1
avalonst_sink_data[31] => data[31].IN1
avalonst_sink_data[32] => data[32].IN1
avalonst_sink_data[33] => data[33].IN1
avalonst_sink_data[34] => data[34].IN1
avalonst_sink_data[35] => data[35].IN1
avalonst_sink_data[36] => data[36].IN1
avalonst_sink_data[37] => data[37].IN1
avalonst_sink_data[38] => data[38].IN1
avalonst_sink_data[39] => data[39].IN1
avalonst_sink_data[40] => data[40].IN1
avalonst_sink_data[41] => data[41].IN1
avalonst_sink_data[42] => data[42].IN1
avalonst_sink_data[43] => data[43].IN1
avalonst_sink_data[44] => data[44].IN1
avalonst_sink_data[45] => data[45].IN1
avalonst_sink_data[46] => data[46].IN1
avalonst_sink_data[47] => data[47].IN1
avalonst_sink_data[48] => data[48].IN1
avalonst_sink_data[49] => data[49].IN1
avalonst_sink_data[50] => data[50].IN1
avalonst_sink_data[51] => data[51].IN1
avalonst_sink_data[52] => data[52].IN1
avalonst_sink_data[53] => data[53].IN1
avalonst_sink_data[54] => data[54].IN1
avalonst_sink_data[55] => data[55].IN1
avalonst_sink_data[56] => data[56].IN1
avalonst_sink_data[57] => data[57].IN1
avalonst_sink_data[58] => data[58].IN1
avalonst_sink_data[59] => data[59].IN1
avalonst_sink_data[60] => data[60].IN1
avalonst_sink_data[61] => data[61].IN1
avalonst_sink_data[62] => data[62].IN1
avalonst_sink_data[63] => data[63].IN1
avalonst_sink_empty[0] => data[64].IN1
avalonst_sink_empty[1] => data[65].IN1
avalonst_sink_empty[2] => data[66].IN1
avalonst_sink_endofpacket => data[67].IN1
avalonst_sink_startofpacket => data[68].IN1
avalonst_sink_valid => wrreq.IN1
avalonst_sink_valid => ready_0.IN1
avalonst_source_ready => avalonst_source_valid.IN1
avalonst_source_ready => rdreq.IN1
rdclock => rdclk.IN1
rdreset_n => avalonst_source_valid~reg0.ACLR
wrclock => wrclk.IN1
wrreset_n => wrreset_n.IN1
avalonst_sink_ready <= avalonst_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
avalonst_source_data[0] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[1] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[2] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[3] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[4] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[5] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[6] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[7] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[8] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[9] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[10] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[11] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[12] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[13] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[14] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[15] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[16] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[17] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[18] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[19] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[20] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[21] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[22] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[23] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[24] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[25] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[26] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[27] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[28] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[29] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[30] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[31] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[32] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[33] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[34] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[35] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[36] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[37] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[38] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[39] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[40] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[41] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[42] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[43] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[44] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[45] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[46] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[47] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[48] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[49] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[50] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[51] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[52] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[53] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[54] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[55] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[56] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[57] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[58] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[59] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[60] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[61] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[62] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_data[63] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_empty[0] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_empty[1] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_empty[2] <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_endofpacket <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_startofpacket <= lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls.q
avalonst_source_valid <= avalonst_source_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq_valid.IN1
wrreset_n => _.IN1
q[0] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[1] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[2] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[3] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[4] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[5] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[6] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[7] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[8] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[9] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[10] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[11] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[12] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[13] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[14] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[15] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[16] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[17] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[18] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[19] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[20] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[21] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[22] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[23] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[24] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[25] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[26] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[27] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[28] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[29] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[30] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[31] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[32] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[33] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[34] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[35] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[36] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[37] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[38] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[39] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[40] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[41] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[42] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[43] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[44] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[45] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[46] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[47] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[48] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[49] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[50] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[51] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[52] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[53] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[54] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[55] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[56] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[57] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[58] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[59] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[60] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[61] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[62] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[63] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[64] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[65] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[66] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[67] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
q[68] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.q
rdempty <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.rdempty
wrfull <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrfull
wrlevel[0] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[1] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[2] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[3] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[4] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[5] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[6] <= lcd_pixel_fifo_dual_clock_fifo:the_dcfifo.wrusedw
wrlevel[7] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dual_clock_fifo.q
q[1] <= dcfifo:dual_clock_fifo.q
q[2] <= dcfifo:dual_clock_fifo.q
q[3] <= dcfifo:dual_clock_fifo.q
q[4] <= dcfifo:dual_clock_fifo.q
q[5] <= dcfifo:dual_clock_fifo.q
q[6] <= dcfifo:dual_clock_fifo.q
q[7] <= dcfifo:dual_clock_fifo.q
q[8] <= dcfifo:dual_clock_fifo.q
q[9] <= dcfifo:dual_clock_fifo.q
q[10] <= dcfifo:dual_clock_fifo.q
q[11] <= dcfifo:dual_clock_fifo.q
q[12] <= dcfifo:dual_clock_fifo.q
q[13] <= dcfifo:dual_clock_fifo.q
q[14] <= dcfifo:dual_clock_fifo.q
q[15] <= dcfifo:dual_clock_fifo.q
q[16] <= dcfifo:dual_clock_fifo.q
q[17] <= dcfifo:dual_clock_fifo.q
q[18] <= dcfifo:dual_clock_fifo.q
q[19] <= dcfifo:dual_clock_fifo.q
q[20] <= dcfifo:dual_clock_fifo.q
q[21] <= dcfifo:dual_clock_fifo.q
q[22] <= dcfifo:dual_clock_fifo.q
q[23] <= dcfifo:dual_clock_fifo.q
q[24] <= dcfifo:dual_clock_fifo.q
q[25] <= dcfifo:dual_clock_fifo.q
q[26] <= dcfifo:dual_clock_fifo.q
q[27] <= dcfifo:dual_clock_fifo.q
q[28] <= dcfifo:dual_clock_fifo.q
q[29] <= dcfifo:dual_clock_fifo.q
q[30] <= dcfifo:dual_clock_fifo.q
q[31] <= dcfifo:dual_clock_fifo.q
q[32] <= dcfifo:dual_clock_fifo.q
q[33] <= dcfifo:dual_clock_fifo.q
q[34] <= dcfifo:dual_clock_fifo.q
q[35] <= dcfifo:dual_clock_fifo.q
q[36] <= dcfifo:dual_clock_fifo.q
q[37] <= dcfifo:dual_clock_fifo.q
q[38] <= dcfifo:dual_clock_fifo.q
q[39] <= dcfifo:dual_clock_fifo.q
q[40] <= dcfifo:dual_clock_fifo.q
q[41] <= dcfifo:dual_clock_fifo.q
q[42] <= dcfifo:dual_clock_fifo.q
q[43] <= dcfifo:dual_clock_fifo.q
q[44] <= dcfifo:dual_clock_fifo.q
q[45] <= dcfifo:dual_clock_fifo.q
q[46] <= dcfifo:dual_clock_fifo.q
q[47] <= dcfifo:dual_clock_fifo.q
q[48] <= dcfifo:dual_clock_fifo.q
q[49] <= dcfifo:dual_clock_fifo.q
q[50] <= dcfifo:dual_clock_fifo.q
q[51] <= dcfifo:dual_clock_fifo.q
q[52] <= dcfifo:dual_clock_fifo.q
q[53] <= dcfifo:dual_clock_fifo.q
q[54] <= dcfifo:dual_clock_fifo.q
q[55] <= dcfifo:dual_clock_fifo.q
q[56] <= dcfifo:dual_clock_fifo.q
q[57] <= dcfifo:dual_clock_fifo.q
q[58] <= dcfifo:dual_clock_fifo.q
q[59] <= dcfifo:dual_clock_fifo.q
q[60] <= dcfifo:dual_clock_fifo.q
q[61] <= dcfifo:dual_clock_fifo.q
q[62] <= dcfifo:dual_clock_fifo.q
q[63] <= dcfifo:dual_clock_fifo.q
q[64] <= dcfifo:dual_clock_fifo.q
q[65] <= dcfifo:dual_clock_fifo.q
q[66] <= dcfifo:dual_clock_fifo.q
q[67] <= dcfifo:dual_clock_fifo.q
q[68] <= dcfifo:dual_clock_fifo.q
rdempty <= dcfifo:dual_clock_fifo.rdempty
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[1] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[2] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[3] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[4] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[5] <= dcfifo:dual_clock_fifo.wrusedw
wrusedw[6] <= dcfifo:dual_clock_fifo.wrusedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
data[0] => dcfifo_l4j1:auto_generated.data[0]
data[1] => dcfifo_l4j1:auto_generated.data[1]
data[2] => dcfifo_l4j1:auto_generated.data[2]
data[3] => dcfifo_l4j1:auto_generated.data[3]
data[4] => dcfifo_l4j1:auto_generated.data[4]
data[5] => dcfifo_l4j1:auto_generated.data[5]
data[6] => dcfifo_l4j1:auto_generated.data[6]
data[7] => dcfifo_l4j1:auto_generated.data[7]
data[8] => dcfifo_l4j1:auto_generated.data[8]
data[9] => dcfifo_l4j1:auto_generated.data[9]
data[10] => dcfifo_l4j1:auto_generated.data[10]
data[11] => dcfifo_l4j1:auto_generated.data[11]
data[12] => dcfifo_l4j1:auto_generated.data[12]
data[13] => dcfifo_l4j1:auto_generated.data[13]
data[14] => dcfifo_l4j1:auto_generated.data[14]
data[15] => dcfifo_l4j1:auto_generated.data[15]
data[16] => dcfifo_l4j1:auto_generated.data[16]
data[17] => dcfifo_l4j1:auto_generated.data[17]
data[18] => dcfifo_l4j1:auto_generated.data[18]
data[19] => dcfifo_l4j1:auto_generated.data[19]
data[20] => dcfifo_l4j1:auto_generated.data[20]
data[21] => dcfifo_l4j1:auto_generated.data[21]
data[22] => dcfifo_l4j1:auto_generated.data[22]
data[23] => dcfifo_l4j1:auto_generated.data[23]
data[24] => dcfifo_l4j1:auto_generated.data[24]
data[25] => dcfifo_l4j1:auto_generated.data[25]
data[26] => dcfifo_l4j1:auto_generated.data[26]
data[27] => dcfifo_l4j1:auto_generated.data[27]
data[28] => dcfifo_l4j1:auto_generated.data[28]
data[29] => dcfifo_l4j1:auto_generated.data[29]
data[30] => dcfifo_l4j1:auto_generated.data[30]
data[31] => dcfifo_l4j1:auto_generated.data[31]
data[32] => dcfifo_l4j1:auto_generated.data[32]
data[33] => dcfifo_l4j1:auto_generated.data[33]
data[34] => dcfifo_l4j1:auto_generated.data[34]
data[35] => dcfifo_l4j1:auto_generated.data[35]
data[36] => dcfifo_l4j1:auto_generated.data[36]
data[37] => dcfifo_l4j1:auto_generated.data[37]
data[38] => dcfifo_l4j1:auto_generated.data[38]
data[39] => dcfifo_l4j1:auto_generated.data[39]
data[40] => dcfifo_l4j1:auto_generated.data[40]
data[41] => dcfifo_l4j1:auto_generated.data[41]
data[42] => dcfifo_l4j1:auto_generated.data[42]
data[43] => dcfifo_l4j1:auto_generated.data[43]
data[44] => dcfifo_l4j1:auto_generated.data[44]
data[45] => dcfifo_l4j1:auto_generated.data[45]
data[46] => dcfifo_l4j1:auto_generated.data[46]
data[47] => dcfifo_l4j1:auto_generated.data[47]
data[48] => dcfifo_l4j1:auto_generated.data[48]
data[49] => dcfifo_l4j1:auto_generated.data[49]
data[50] => dcfifo_l4j1:auto_generated.data[50]
data[51] => dcfifo_l4j1:auto_generated.data[51]
data[52] => dcfifo_l4j1:auto_generated.data[52]
data[53] => dcfifo_l4j1:auto_generated.data[53]
data[54] => dcfifo_l4j1:auto_generated.data[54]
data[55] => dcfifo_l4j1:auto_generated.data[55]
data[56] => dcfifo_l4j1:auto_generated.data[56]
data[57] => dcfifo_l4j1:auto_generated.data[57]
data[58] => dcfifo_l4j1:auto_generated.data[58]
data[59] => dcfifo_l4j1:auto_generated.data[59]
data[60] => dcfifo_l4j1:auto_generated.data[60]
data[61] => dcfifo_l4j1:auto_generated.data[61]
data[62] => dcfifo_l4j1:auto_generated.data[62]
data[63] => dcfifo_l4j1:auto_generated.data[63]
data[64] => dcfifo_l4j1:auto_generated.data[64]
data[65] => dcfifo_l4j1:auto_generated.data[65]
data[66] => dcfifo_l4j1:auto_generated.data[66]
data[67] => dcfifo_l4j1:auto_generated.data[67]
data[68] => dcfifo_l4j1:auto_generated.data[68]
q[0] <= dcfifo_l4j1:auto_generated.q[0]
q[1] <= dcfifo_l4j1:auto_generated.q[1]
q[2] <= dcfifo_l4j1:auto_generated.q[2]
q[3] <= dcfifo_l4j1:auto_generated.q[3]
q[4] <= dcfifo_l4j1:auto_generated.q[4]
q[5] <= dcfifo_l4j1:auto_generated.q[5]
q[6] <= dcfifo_l4j1:auto_generated.q[6]
q[7] <= dcfifo_l4j1:auto_generated.q[7]
q[8] <= dcfifo_l4j1:auto_generated.q[8]
q[9] <= dcfifo_l4j1:auto_generated.q[9]
q[10] <= dcfifo_l4j1:auto_generated.q[10]
q[11] <= dcfifo_l4j1:auto_generated.q[11]
q[12] <= dcfifo_l4j1:auto_generated.q[12]
q[13] <= dcfifo_l4j1:auto_generated.q[13]
q[14] <= dcfifo_l4j1:auto_generated.q[14]
q[15] <= dcfifo_l4j1:auto_generated.q[15]
q[16] <= dcfifo_l4j1:auto_generated.q[16]
q[17] <= dcfifo_l4j1:auto_generated.q[17]
q[18] <= dcfifo_l4j1:auto_generated.q[18]
q[19] <= dcfifo_l4j1:auto_generated.q[19]
q[20] <= dcfifo_l4j1:auto_generated.q[20]
q[21] <= dcfifo_l4j1:auto_generated.q[21]
q[22] <= dcfifo_l4j1:auto_generated.q[22]
q[23] <= dcfifo_l4j1:auto_generated.q[23]
q[24] <= dcfifo_l4j1:auto_generated.q[24]
q[25] <= dcfifo_l4j1:auto_generated.q[25]
q[26] <= dcfifo_l4j1:auto_generated.q[26]
q[27] <= dcfifo_l4j1:auto_generated.q[27]
q[28] <= dcfifo_l4j1:auto_generated.q[28]
q[29] <= dcfifo_l4j1:auto_generated.q[29]
q[30] <= dcfifo_l4j1:auto_generated.q[30]
q[31] <= dcfifo_l4j1:auto_generated.q[31]
q[32] <= dcfifo_l4j1:auto_generated.q[32]
q[33] <= dcfifo_l4j1:auto_generated.q[33]
q[34] <= dcfifo_l4j1:auto_generated.q[34]
q[35] <= dcfifo_l4j1:auto_generated.q[35]
q[36] <= dcfifo_l4j1:auto_generated.q[36]
q[37] <= dcfifo_l4j1:auto_generated.q[37]
q[38] <= dcfifo_l4j1:auto_generated.q[38]
q[39] <= dcfifo_l4j1:auto_generated.q[39]
q[40] <= dcfifo_l4j1:auto_generated.q[40]
q[41] <= dcfifo_l4j1:auto_generated.q[41]
q[42] <= dcfifo_l4j1:auto_generated.q[42]
q[43] <= dcfifo_l4j1:auto_generated.q[43]
q[44] <= dcfifo_l4j1:auto_generated.q[44]
q[45] <= dcfifo_l4j1:auto_generated.q[45]
q[46] <= dcfifo_l4j1:auto_generated.q[46]
q[47] <= dcfifo_l4j1:auto_generated.q[47]
q[48] <= dcfifo_l4j1:auto_generated.q[48]
q[49] <= dcfifo_l4j1:auto_generated.q[49]
q[50] <= dcfifo_l4j1:auto_generated.q[50]
q[51] <= dcfifo_l4j1:auto_generated.q[51]
q[52] <= dcfifo_l4j1:auto_generated.q[52]
q[53] <= dcfifo_l4j1:auto_generated.q[53]
q[54] <= dcfifo_l4j1:auto_generated.q[54]
q[55] <= dcfifo_l4j1:auto_generated.q[55]
q[56] <= dcfifo_l4j1:auto_generated.q[56]
q[57] <= dcfifo_l4j1:auto_generated.q[57]
q[58] <= dcfifo_l4j1:auto_generated.q[58]
q[59] <= dcfifo_l4j1:auto_generated.q[59]
q[60] <= dcfifo_l4j1:auto_generated.q[60]
q[61] <= dcfifo_l4j1:auto_generated.q[61]
q[62] <= dcfifo_l4j1:auto_generated.q[62]
q[63] <= dcfifo_l4j1:auto_generated.q[63]
q[64] <= dcfifo_l4j1:auto_generated.q[64]
q[65] <= dcfifo_l4j1:auto_generated.q[65]
q[66] <= dcfifo_l4j1:auto_generated.q[66]
q[67] <= dcfifo_l4j1:auto_generated.q[67]
q[68] <= dcfifo_l4j1:auto_generated.q[68]
rdclk => dcfifo_l4j1:auto_generated.rdclk
rdreq => dcfifo_l4j1:auto_generated.rdreq
wrclk => dcfifo_l4j1:auto_generated.wrclk
wrreq => dcfifo_l4j1:auto_generated.wrreq
aclr => dcfifo_l4j1:auto_generated.aclr
rdempty <= dcfifo_l4j1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_l4j1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_l4j1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_l4j1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_l4j1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_l4j1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_l4j1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_l4j1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_l4j1:auto_generated.wrusedw[6]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_gp.aclr
aclr => altsyncram_ak31:fifo_ram.aclr1
aclr => delayed_wrptr_g[7].IN0
aclr => rdptr_g[7].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ak31:fifo_ram.data_a[0]
data[1] => altsyncram_ak31:fifo_ram.data_a[1]
data[2] => altsyncram_ak31:fifo_ram.data_a[2]
data[3] => altsyncram_ak31:fifo_ram.data_a[3]
data[4] => altsyncram_ak31:fifo_ram.data_a[4]
data[5] => altsyncram_ak31:fifo_ram.data_a[5]
data[6] => altsyncram_ak31:fifo_ram.data_a[6]
data[7] => altsyncram_ak31:fifo_ram.data_a[7]
data[8] => altsyncram_ak31:fifo_ram.data_a[8]
data[9] => altsyncram_ak31:fifo_ram.data_a[9]
data[10] => altsyncram_ak31:fifo_ram.data_a[10]
data[11] => altsyncram_ak31:fifo_ram.data_a[11]
data[12] => altsyncram_ak31:fifo_ram.data_a[12]
data[13] => altsyncram_ak31:fifo_ram.data_a[13]
data[14] => altsyncram_ak31:fifo_ram.data_a[14]
data[15] => altsyncram_ak31:fifo_ram.data_a[15]
data[16] => altsyncram_ak31:fifo_ram.data_a[16]
data[17] => altsyncram_ak31:fifo_ram.data_a[17]
data[18] => altsyncram_ak31:fifo_ram.data_a[18]
data[19] => altsyncram_ak31:fifo_ram.data_a[19]
data[20] => altsyncram_ak31:fifo_ram.data_a[20]
data[21] => altsyncram_ak31:fifo_ram.data_a[21]
data[22] => altsyncram_ak31:fifo_ram.data_a[22]
data[23] => altsyncram_ak31:fifo_ram.data_a[23]
data[24] => altsyncram_ak31:fifo_ram.data_a[24]
data[25] => altsyncram_ak31:fifo_ram.data_a[25]
data[26] => altsyncram_ak31:fifo_ram.data_a[26]
data[27] => altsyncram_ak31:fifo_ram.data_a[27]
data[28] => altsyncram_ak31:fifo_ram.data_a[28]
data[29] => altsyncram_ak31:fifo_ram.data_a[29]
data[30] => altsyncram_ak31:fifo_ram.data_a[30]
data[31] => altsyncram_ak31:fifo_ram.data_a[31]
data[32] => altsyncram_ak31:fifo_ram.data_a[32]
data[33] => altsyncram_ak31:fifo_ram.data_a[33]
data[34] => altsyncram_ak31:fifo_ram.data_a[34]
data[35] => altsyncram_ak31:fifo_ram.data_a[35]
data[36] => altsyncram_ak31:fifo_ram.data_a[36]
data[37] => altsyncram_ak31:fifo_ram.data_a[37]
data[38] => altsyncram_ak31:fifo_ram.data_a[38]
data[39] => altsyncram_ak31:fifo_ram.data_a[39]
data[40] => altsyncram_ak31:fifo_ram.data_a[40]
data[41] => altsyncram_ak31:fifo_ram.data_a[41]
data[42] => altsyncram_ak31:fifo_ram.data_a[42]
data[43] => altsyncram_ak31:fifo_ram.data_a[43]
data[44] => altsyncram_ak31:fifo_ram.data_a[44]
data[45] => altsyncram_ak31:fifo_ram.data_a[45]
data[46] => altsyncram_ak31:fifo_ram.data_a[46]
data[47] => altsyncram_ak31:fifo_ram.data_a[47]
data[48] => altsyncram_ak31:fifo_ram.data_a[48]
data[49] => altsyncram_ak31:fifo_ram.data_a[49]
data[50] => altsyncram_ak31:fifo_ram.data_a[50]
data[51] => altsyncram_ak31:fifo_ram.data_a[51]
data[52] => altsyncram_ak31:fifo_ram.data_a[52]
data[53] => altsyncram_ak31:fifo_ram.data_a[53]
data[54] => altsyncram_ak31:fifo_ram.data_a[54]
data[55] => altsyncram_ak31:fifo_ram.data_a[55]
data[56] => altsyncram_ak31:fifo_ram.data_a[56]
data[57] => altsyncram_ak31:fifo_ram.data_a[57]
data[58] => altsyncram_ak31:fifo_ram.data_a[58]
data[59] => altsyncram_ak31:fifo_ram.data_a[59]
data[60] => altsyncram_ak31:fifo_ram.data_a[60]
data[61] => altsyncram_ak31:fifo_ram.data_a[61]
data[62] => altsyncram_ak31:fifo_ram.data_a[62]
data[63] => altsyncram_ak31:fifo_ram.data_a[63]
data[64] => altsyncram_ak31:fifo_ram.data_a[64]
data[65] => altsyncram_ak31:fifo_ram.data_a[65]
data[66] => altsyncram_ak31:fifo_ram.data_a[66]
data[67] => altsyncram_ak31:fifo_ram.data_a[67]
data[68] => altsyncram_ak31:fifo_ram.data_a[68]
q[0] <= altsyncram_ak31:fifo_ram.q_b[0]
q[1] <= altsyncram_ak31:fifo_ram.q_b[1]
q[2] <= altsyncram_ak31:fifo_ram.q_b[2]
q[3] <= altsyncram_ak31:fifo_ram.q_b[3]
q[4] <= altsyncram_ak31:fifo_ram.q_b[4]
q[5] <= altsyncram_ak31:fifo_ram.q_b[5]
q[6] <= altsyncram_ak31:fifo_ram.q_b[6]
q[7] <= altsyncram_ak31:fifo_ram.q_b[7]
q[8] <= altsyncram_ak31:fifo_ram.q_b[8]
q[9] <= altsyncram_ak31:fifo_ram.q_b[9]
q[10] <= altsyncram_ak31:fifo_ram.q_b[10]
q[11] <= altsyncram_ak31:fifo_ram.q_b[11]
q[12] <= altsyncram_ak31:fifo_ram.q_b[12]
q[13] <= altsyncram_ak31:fifo_ram.q_b[13]
q[14] <= altsyncram_ak31:fifo_ram.q_b[14]
q[15] <= altsyncram_ak31:fifo_ram.q_b[15]
q[16] <= altsyncram_ak31:fifo_ram.q_b[16]
q[17] <= altsyncram_ak31:fifo_ram.q_b[17]
q[18] <= altsyncram_ak31:fifo_ram.q_b[18]
q[19] <= altsyncram_ak31:fifo_ram.q_b[19]
q[20] <= altsyncram_ak31:fifo_ram.q_b[20]
q[21] <= altsyncram_ak31:fifo_ram.q_b[21]
q[22] <= altsyncram_ak31:fifo_ram.q_b[22]
q[23] <= altsyncram_ak31:fifo_ram.q_b[23]
q[24] <= altsyncram_ak31:fifo_ram.q_b[24]
q[25] <= altsyncram_ak31:fifo_ram.q_b[25]
q[26] <= altsyncram_ak31:fifo_ram.q_b[26]
q[27] <= altsyncram_ak31:fifo_ram.q_b[27]
q[28] <= altsyncram_ak31:fifo_ram.q_b[28]
q[29] <= altsyncram_ak31:fifo_ram.q_b[29]
q[30] <= altsyncram_ak31:fifo_ram.q_b[30]
q[31] <= altsyncram_ak31:fifo_ram.q_b[31]
q[32] <= altsyncram_ak31:fifo_ram.q_b[32]
q[33] <= altsyncram_ak31:fifo_ram.q_b[33]
q[34] <= altsyncram_ak31:fifo_ram.q_b[34]
q[35] <= altsyncram_ak31:fifo_ram.q_b[35]
q[36] <= altsyncram_ak31:fifo_ram.q_b[36]
q[37] <= altsyncram_ak31:fifo_ram.q_b[37]
q[38] <= altsyncram_ak31:fifo_ram.q_b[38]
q[39] <= altsyncram_ak31:fifo_ram.q_b[39]
q[40] <= altsyncram_ak31:fifo_ram.q_b[40]
q[41] <= altsyncram_ak31:fifo_ram.q_b[41]
q[42] <= altsyncram_ak31:fifo_ram.q_b[42]
q[43] <= altsyncram_ak31:fifo_ram.q_b[43]
q[44] <= altsyncram_ak31:fifo_ram.q_b[44]
q[45] <= altsyncram_ak31:fifo_ram.q_b[45]
q[46] <= altsyncram_ak31:fifo_ram.q_b[46]
q[47] <= altsyncram_ak31:fifo_ram.q_b[47]
q[48] <= altsyncram_ak31:fifo_ram.q_b[48]
q[49] <= altsyncram_ak31:fifo_ram.q_b[49]
q[50] <= altsyncram_ak31:fifo_ram.q_b[50]
q[51] <= altsyncram_ak31:fifo_ram.q_b[51]
q[52] <= altsyncram_ak31:fifo_ram.q_b[52]
q[53] <= altsyncram_ak31:fifo_ram.q_b[53]
q[54] <= altsyncram_ak31:fifo_ram.q_b[54]
q[55] <= altsyncram_ak31:fifo_ram.q_b[55]
q[56] <= altsyncram_ak31:fifo_ram.q_b[56]
q[57] <= altsyncram_ak31:fifo_ram.q_b[57]
q[58] <= altsyncram_ak31:fifo_ram.q_b[58]
q[59] <= altsyncram_ak31:fifo_ram.q_b[59]
q[60] <= altsyncram_ak31:fifo_ram.q_b[60]
q[61] <= altsyncram_ak31:fifo_ram.q_b[61]
q[62] <= altsyncram_ak31:fifo_ram.q_b[62]
q[63] <= altsyncram_ak31:fifo_ram.q_b[63]
q[64] <= altsyncram_ak31:fifo_ram.q_b[64]
q[65] <= altsyncram_ak31:fifo_ram.q_b[65]
q[66] <= altsyncram_ak31:fifo_ram.q_b[66]
q[67] <= altsyncram_ak31:fifo_ram.q_b[67]
q[68] <= altsyncram_ak31:fifo_ram.q_b[68]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_ak31:fifo_ram.clock1
rdclk => alt_synch_pipe_lkd:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_qjc:wrptr_g1p.clock
wrclk => a_graycounter_njc:wrptr_gp.clock
wrclk => altsyncram_ak31:fifo_ram.clock0
wrclk => dffpipe_md9:ws_brp.clock
wrclk => dffpipe_md9:ws_bwp.clock
wrclk => alt_synch_pipe_mkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_qjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|a_graycounter_njc:wrptr_gp
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|altsyncram_ak31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
aclr1 => ram_block14a33.CLR1
aclr1 => ram_block14a34.CLR1
aclr1 => ram_block14a35.CLR1
aclr1 => ram_block14a36.CLR1
aclr1 => ram_block14a37.CLR1
aclr1 => ram_block14a38.CLR1
aclr1 => ram_block14a39.CLR1
aclr1 => ram_block14a40.CLR1
aclr1 => ram_block14a41.CLR1
aclr1 => ram_block14a42.CLR1
aclr1 => ram_block14a43.CLR1
aclr1 => ram_block14a44.CLR1
aclr1 => ram_block14a45.CLR1
aclr1 => ram_block14a46.CLR1
aclr1 => ram_block14a47.CLR1
aclr1 => ram_block14a48.CLR1
aclr1 => ram_block14a49.CLR1
aclr1 => ram_block14a50.CLR1
aclr1 => ram_block14a51.CLR1
aclr1 => ram_block14a52.CLR1
aclr1 => ram_block14a53.CLR1
aclr1 => ram_block14a54.CLR1
aclr1 => ram_block14a55.CLR1
aclr1 => ram_block14a56.CLR1
aclr1 => ram_block14a57.CLR1
aclr1 => ram_block14a58.CLR1
aclr1 => ram_block14a59.CLR1
aclr1 => ram_block14a60.CLR1
aclr1 => ram_block14a61.CLR1
aclr1 => ram_block14a62.CLR1
aclr1 => ram_block14a63.CLR1
aclr1 => ram_block14a64.CLR1
aclr1 => ram_block14a65.CLR1
aclr1 => ram_block14a66.CLR1
aclr1 => ram_block14a67.CLR1
aclr1 => ram_block14a68.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[0] => ram_block14a33.PORTAADDR
address_a[0] => ram_block14a34.PORTAADDR
address_a[0] => ram_block14a35.PORTAADDR
address_a[0] => ram_block14a36.PORTAADDR
address_a[0] => ram_block14a37.PORTAADDR
address_a[0] => ram_block14a38.PORTAADDR
address_a[0] => ram_block14a39.PORTAADDR
address_a[0] => ram_block14a40.PORTAADDR
address_a[0] => ram_block14a41.PORTAADDR
address_a[0] => ram_block14a42.PORTAADDR
address_a[0] => ram_block14a43.PORTAADDR
address_a[0] => ram_block14a44.PORTAADDR
address_a[0] => ram_block14a45.PORTAADDR
address_a[0] => ram_block14a46.PORTAADDR
address_a[0] => ram_block14a47.PORTAADDR
address_a[0] => ram_block14a48.PORTAADDR
address_a[0] => ram_block14a49.PORTAADDR
address_a[0] => ram_block14a50.PORTAADDR
address_a[0] => ram_block14a51.PORTAADDR
address_a[0] => ram_block14a52.PORTAADDR
address_a[0] => ram_block14a53.PORTAADDR
address_a[0] => ram_block14a54.PORTAADDR
address_a[0] => ram_block14a55.PORTAADDR
address_a[0] => ram_block14a56.PORTAADDR
address_a[0] => ram_block14a57.PORTAADDR
address_a[0] => ram_block14a58.PORTAADDR
address_a[0] => ram_block14a59.PORTAADDR
address_a[0] => ram_block14a60.PORTAADDR
address_a[0] => ram_block14a61.PORTAADDR
address_a[0] => ram_block14a62.PORTAADDR
address_a[0] => ram_block14a63.PORTAADDR
address_a[0] => ram_block14a64.PORTAADDR
address_a[0] => ram_block14a65.PORTAADDR
address_a[0] => ram_block14a66.PORTAADDR
address_a[0] => ram_block14a67.PORTAADDR
address_a[0] => ram_block14a68.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[1] => ram_block14a33.PORTAADDR1
address_a[1] => ram_block14a34.PORTAADDR1
address_a[1] => ram_block14a35.PORTAADDR1
address_a[1] => ram_block14a36.PORTAADDR1
address_a[1] => ram_block14a37.PORTAADDR1
address_a[1] => ram_block14a38.PORTAADDR1
address_a[1] => ram_block14a39.PORTAADDR1
address_a[1] => ram_block14a40.PORTAADDR1
address_a[1] => ram_block14a41.PORTAADDR1
address_a[1] => ram_block14a42.PORTAADDR1
address_a[1] => ram_block14a43.PORTAADDR1
address_a[1] => ram_block14a44.PORTAADDR1
address_a[1] => ram_block14a45.PORTAADDR1
address_a[1] => ram_block14a46.PORTAADDR1
address_a[1] => ram_block14a47.PORTAADDR1
address_a[1] => ram_block14a48.PORTAADDR1
address_a[1] => ram_block14a49.PORTAADDR1
address_a[1] => ram_block14a50.PORTAADDR1
address_a[1] => ram_block14a51.PORTAADDR1
address_a[1] => ram_block14a52.PORTAADDR1
address_a[1] => ram_block14a53.PORTAADDR1
address_a[1] => ram_block14a54.PORTAADDR1
address_a[1] => ram_block14a55.PORTAADDR1
address_a[1] => ram_block14a56.PORTAADDR1
address_a[1] => ram_block14a57.PORTAADDR1
address_a[1] => ram_block14a58.PORTAADDR1
address_a[1] => ram_block14a59.PORTAADDR1
address_a[1] => ram_block14a60.PORTAADDR1
address_a[1] => ram_block14a61.PORTAADDR1
address_a[1] => ram_block14a62.PORTAADDR1
address_a[1] => ram_block14a63.PORTAADDR1
address_a[1] => ram_block14a64.PORTAADDR1
address_a[1] => ram_block14a65.PORTAADDR1
address_a[1] => ram_block14a66.PORTAADDR1
address_a[1] => ram_block14a67.PORTAADDR1
address_a[1] => ram_block14a68.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[2] => ram_block14a33.PORTAADDR2
address_a[2] => ram_block14a34.PORTAADDR2
address_a[2] => ram_block14a35.PORTAADDR2
address_a[2] => ram_block14a36.PORTAADDR2
address_a[2] => ram_block14a37.PORTAADDR2
address_a[2] => ram_block14a38.PORTAADDR2
address_a[2] => ram_block14a39.PORTAADDR2
address_a[2] => ram_block14a40.PORTAADDR2
address_a[2] => ram_block14a41.PORTAADDR2
address_a[2] => ram_block14a42.PORTAADDR2
address_a[2] => ram_block14a43.PORTAADDR2
address_a[2] => ram_block14a44.PORTAADDR2
address_a[2] => ram_block14a45.PORTAADDR2
address_a[2] => ram_block14a46.PORTAADDR2
address_a[2] => ram_block14a47.PORTAADDR2
address_a[2] => ram_block14a48.PORTAADDR2
address_a[2] => ram_block14a49.PORTAADDR2
address_a[2] => ram_block14a50.PORTAADDR2
address_a[2] => ram_block14a51.PORTAADDR2
address_a[2] => ram_block14a52.PORTAADDR2
address_a[2] => ram_block14a53.PORTAADDR2
address_a[2] => ram_block14a54.PORTAADDR2
address_a[2] => ram_block14a55.PORTAADDR2
address_a[2] => ram_block14a56.PORTAADDR2
address_a[2] => ram_block14a57.PORTAADDR2
address_a[2] => ram_block14a58.PORTAADDR2
address_a[2] => ram_block14a59.PORTAADDR2
address_a[2] => ram_block14a60.PORTAADDR2
address_a[2] => ram_block14a61.PORTAADDR2
address_a[2] => ram_block14a62.PORTAADDR2
address_a[2] => ram_block14a63.PORTAADDR2
address_a[2] => ram_block14a64.PORTAADDR2
address_a[2] => ram_block14a65.PORTAADDR2
address_a[2] => ram_block14a66.PORTAADDR2
address_a[2] => ram_block14a67.PORTAADDR2
address_a[2] => ram_block14a68.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[3] => ram_block14a33.PORTAADDR3
address_a[3] => ram_block14a34.PORTAADDR3
address_a[3] => ram_block14a35.PORTAADDR3
address_a[3] => ram_block14a36.PORTAADDR3
address_a[3] => ram_block14a37.PORTAADDR3
address_a[3] => ram_block14a38.PORTAADDR3
address_a[3] => ram_block14a39.PORTAADDR3
address_a[3] => ram_block14a40.PORTAADDR3
address_a[3] => ram_block14a41.PORTAADDR3
address_a[3] => ram_block14a42.PORTAADDR3
address_a[3] => ram_block14a43.PORTAADDR3
address_a[3] => ram_block14a44.PORTAADDR3
address_a[3] => ram_block14a45.PORTAADDR3
address_a[3] => ram_block14a46.PORTAADDR3
address_a[3] => ram_block14a47.PORTAADDR3
address_a[3] => ram_block14a48.PORTAADDR3
address_a[3] => ram_block14a49.PORTAADDR3
address_a[3] => ram_block14a50.PORTAADDR3
address_a[3] => ram_block14a51.PORTAADDR3
address_a[3] => ram_block14a52.PORTAADDR3
address_a[3] => ram_block14a53.PORTAADDR3
address_a[3] => ram_block14a54.PORTAADDR3
address_a[3] => ram_block14a55.PORTAADDR3
address_a[3] => ram_block14a56.PORTAADDR3
address_a[3] => ram_block14a57.PORTAADDR3
address_a[3] => ram_block14a58.PORTAADDR3
address_a[3] => ram_block14a59.PORTAADDR3
address_a[3] => ram_block14a60.PORTAADDR3
address_a[3] => ram_block14a61.PORTAADDR3
address_a[3] => ram_block14a62.PORTAADDR3
address_a[3] => ram_block14a63.PORTAADDR3
address_a[3] => ram_block14a64.PORTAADDR3
address_a[3] => ram_block14a65.PORTAADDR3
address_a[3] => ram_block14a66.PORTAADDR3
address_a[3] => ram_block14a67.PORTAADDR3
address_a[3] => ram_block14a68.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[4] => ram_block14a33.PORTAADDR4
address_a[4] => ram_block14a34.PORTAADDR4
address_a[4] => ram_block14a35.PORTAADDR4
address_a[4] => ram_block14a36.PORTAADDR4
address_a[4] => ram_block14a37.PORTAADDR4
address_a[4] => ram_block14a38.PORTAADDR4
address_a[4] => ram_block14a39.PORTAADDR4
address_a[4] => ram_block14a40.PORTAADDR4
address_a[4] => ram_block14a41.PORTAADDR4
address_a[4] => ram_block14a42.PORTAADDR4
address_a[4] => ram_block14a43.PORTAADDR4
address_a[4] => ram_block14a44.PORTAADDR4
address_a[4] => ram_block14a45.PORTAADDR4
address_a[4] => ram_block14a46.PORTAADDR4
address_a[4] => ram_block14a47.PORTAADDR4
address_a[4] => ram_block14a48.PORTAADDR4
address_a[4] => ram_block14a49.PORTAADDR4
address_a[4] => ram_block14a50.PORTAADDR4
address_a[4] => ram_block14a51.PORTAADDR4
address_a[4] => ram_block14a52.PORTAADDR4
address_a[4] => ram_block14a53.PORTAADDR4
address_a[4] => ram_block14a54.PORTAADDR4
address_a[4] => ram_block14a55.PORTAADDR4
address_a[4] => ram_block14a56.PORTAADDR4
address_a[4] => ram_block14a57.PORTAADDR4
address_a[4] => ram_block14a58.PORTAADDR4
address_a[4] => ram_block14a59.PORTAADDR4
address_a[4] => ram_block14a60.PORTAADDR4
address_a[4] => ram_block14a61.PORTAADDR4
address_a[4] => ram_block14a62.PORTAADDR4
address_a[4] => ram_block14a63.PORTAADDR4
address_a[4] => ram_block14a64.PORTAADDR4
address_a[4] => ram_block14a65.PORTAADDR4
address_a[4] => ram_block14a66.PORTAADDR4
address_a[4] => ram_block14a67.PORTAADDR4
address_a[4] => ram_block14a68.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_a[5] => ram_block14a33.PORTAADDR5
address_a[5] => ram_block14a34.PORTAADDR5
address_a[5] => ram_block14a35.PORTAADDR5
address_a[5] => ram_block14a36.PORTAADDR5
address_a[5] => ram_block14a37.PORTAADDR5
address_a[5] => ram_block14a38.PORTAADDR5
address_a[5] => ram_block14a39.PORTAADDR5
address_a[5] => ram_block14a40.PORTAADDR5
address_a[5] => ram_block14a41.PORTAADDR5
address_a[5] => ram_block14a42.PORTAADDR5
address_a[5] => ram_block14a43.PORTAADDR5
address_a[5] => ram_block14a44.PORTAADDR5
address_a[5] => ram_block14a45.PORTAADDR5
address_a[5] => ram_block14a46.PORTAADDR5
address_a[5] => ram_block14a47.PORTAADDR5
address_a[5] => ram_block14a48.PORTAADDR5
address_a[5] => ram_block14a49.PORTAADDR5
address_a[5] => ram_block14a50.PORTAADDR5
address_a[5] => ram_block14a51.PORTAADDR5
address_a[5] => ram_block14a52.PORTAADDR5
address_a[5] => ram_block14a53.PORTAADDR5
address_a[5] => ram_block14a54.PORTAADDR5
address_a[5] => ram_block14a55.PORTAADDR5
address_a[5] => ram_block14a56.PORTAADDR5
address_a[5] => ram_block14a57.PORTAADDR5
address_a[5] => ram_block14a58.PORTAADDR5
address_a[5] => ram_block14a59.PORTAADDR5
address_a[5] => ram_block14a60.PORTAADDR5
address_a[5] => ram_block14a61.PORTAADDR5
address_a[5] => ram_block14a62.PORTAADDR5
address_a[5] => ram_block14a63.PORTAADDR5
address_a[5] => ram_block14a64.PORTAADDR5
address_a[5] => ram_block14a65.PORTAADDR5
address_a[5] => ram_block14a66.PORTAADDR5
address_a[5] => ram_block14a67.PORTAADDR5
address_a[5] => ram_block14a68.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_a[6] => ram_block14a32.PORTAADDR6
address_a[6] => ram_block14a33.PORTAADDR6
address_a[6] => ram_block14a34.PORTAADDR6
address_a[6] => ram_block14a35.PORTAADDR6
address_a[6] => ram_block14a36.PORTAADDR6
address_a[6] => ram_block14a37.PORTAADDR6
address_a[6] => ram_block14a38.PORTAADDR6
address_a[6] => ram_block14a39.PORTAADDR6
address_a[6] => ram_block14a40.PORTAADDR6
address_a[6] => ram_block14a41.PORTAADDR6
address_a[6] => ram_block14a42.PORTAADDR6
address_a[6] => ram_block14a43.PORTAADDR6
address_a[6] => ram_block14a44.PORTAADDR6
address_a[6] => ram_block14a45.PORTAADDR6
address_a[6] => ram_block14a46.PORTAADDR6
address_a[6] => ram_block14a47.PORTAADDR6
address_a[6] => ram_block14a48.PORTAADDR6
address_a[6] => ram_block14a49.PORTAADDR6
address_a[6] => ram_block14a50.PORTAADDR6
address_a[6] => ram_block14a51.PORTAADDR6
address_a[6] => ram_block14a52.PORTAADDR6
address_a[6] => ram_block14a53.PORTAADDR6
address_a[6] => ram_block14a54.PORTAADDR6
address_a[6] => ram_block14a55.PORTAADDR6
address_a[6] => ram_block14a56.PORTAADDR6
address_a[6] => ram_block14a57.PORTAADDR6
address_a[6] => ram_block14a58.PORTAADDR6
address_a[6] => ram_block14a59.PORTAADDR6
address_a[6] => ram_block14a60.PORTAADDR6
address_a[6] => ram_block14a61.PORTAADDR6
address_a[6] => ram_block14a62.PORTAADDR6
address_a[6] => ram_block14a63.PORTAADDR6
address_a[6] => ram_block14a64.PORTAADDR6
address_a[6] => ram_block14a65.PORTAADDR6
address_a[6] => ram_block14a66.PORTAADDR6
address_a[6] => ram_block14a67.PORTAADDR6
address_a[6] => ram_block14a68.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[0] => ram_block14a33.PORTBADDR
address_b[0] => ram_block14a34.PORTBADDR
address_b[0] => ram_block14a35.PORTBADDR
address_b[0] => ram_block14a36.PORTBADDR
address_b[0] => ram_block14a37.PORTBADDR
address_b[0] => ram_block14a38.PORTBADDR
address_b[0] => ram_block14a39.PORTBADDR
address_b[0] => ram_block14a40.PORTBADDR
address_b[0] => ram_block14a41.PORTBADDR
address_b[0] => ram_block14a42.PORTBADDR
address_b[0] => ram_block14a43.PORTBADDR
address_b[0] => ram_block14a44.PORTBADDR
address_b[0] => ram_block14a45.PORTBADDR
address_b[0] => ram_block14a46.PORTBADDR
address_b[0] => ram_block14a47.PORTBADDR
address_b[0] => ram_block14a48.PORTBADDR
address_b[0] => ram_block14a49.PORTBADDR
address_b[0] => ram_block14a50.PORTBADDR
address_b[0] => ram_block14a51.PORTBADDR
address_b[0] => ram_block14a52.PORTBADDR
address_b[0] => ram_block14a53.PORTBADDR
address_b[0] => ram_block14a54.PORTBADDR
address_b[0] => ram_block14a55.PORTBADDR
address_b[0] => ram_block14a56.PORTBADDR
address_b[0] => ram_block14a57.PORTBADDR
address_b[0] => ram_block14a58.PORTBADDR
address_b[0] => ram_block14a59.PORTBADDR
address_b[0] => ram_block14a60.PORTBADDR
address_b[0] => ram_block14a61.PORTBADDR
address_b[0] => ram_block14a62.PORTBADDR
address_b[0] => ram_block14a63.PORTBADDR
address_b[0] => ram_block14a64.PORTBADDR
address_b[0] => ram_block14a65.PORTBADDR
address_b[0] => ram_block14a66.PORTBADDR
address_b[0] => ram_block14a67.PORTBADDR
address_b[0] => ram_block14a68.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[1] => ram_block14a33.PORTBADDR1
address_b[1] => ram_block14a34.PORTBADDR1
address_b[1] => ram_block14a35.PORTBADDR1
address_b[1] => ram_block14a36.PORTBADDR1
address_b[1] => ram_block14a37.PORTBADDR1
address_b[1] => ram_block14a38.PORTBADDR1
address_b[1] => ram_block14a39.PORTBADDR1
address_b[1] => ram_block14a40.PORTBADDR1
address_b[1] => ram_block14a41.PORTBADDR1
address_b[1] => ram_block14a42.PORTBADDR1
address_b[1] => ram_block14a43.PORTBADDR1
address_b[1] => ram_block14a44.PORTBADDR1
address_b[1] => ram_block14a45.PORTBADDR1
address_b[1] => ram_block14a46.PORTBADDR1
address_b[1] => ram_block14a47.PORTBADDR1
address_b[1] => ram_block14a48.PORTBADDR1
address_b[1] => ram_block14a49.PORTBADDR1
address_b[1] => ram_block14a50.PORTBADDR1
address_b[1] => ram_block14a51.PORTBADDR1
address_b[1] => ram_block14a52.PORTBADDR1
address_b[1] => ram_block14a53.PORTBADDR1
address_b[1] => ram_block14a54.PORTBADDR1
address_b[1] => ram_block14a55.PORTBADDR1
address_b[1] => ram_block14a56.PORTBADDR1
address_b[1] => ram_block14a57.PORTBADDR1
address_b[1] => ram_block14a58.PORTBADDR1
address_b[1] => ram_block14a59.PORTBADDR1
address_b[1] => ram_block14a60.PORTBADDR1
address_b[1] => ram_block14a61.PORTBADDR1
address_b[1] => ram_block14a62.PORTBADDR1
address_b[1] => ram_block14a63.PORTBADDR1
address_b[1] => ram_block14a64.PORTBADDR1
address_b[1] => ram_block14a65.PORTBADDR1
address_b[1] => ram_block14a66.PORTBADDR1
address_b[1] => ram_block14a67.PORTBADDR1
address_b[1] => ram_block14a68.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[2] => ram_block14a33.PORTBADDR2
address_b[2] => ram_block14a34.PORTBADDR2
address_b[2] => ram_block14a35.PORTBADDR2
address_b[2] => ram_block14a36.PORTBADDR2
address_b[2] => ram_block14a37.PORTBADDR2
address_b[2] => ram_block14a38.PORTBADDR2
address_b[2] => ram_block14a39.PORTBADDR2
address_b[2] => ram_block14a40.PORTBADDR2
address_b[2] => ram_block14a41.PORTBADDR2
address_b[2] => ram_block14a42.PORTBADDR2
address_b[2] => ram_block14a43.PORTBADDR2
address_b[2] => ram_block14a44.PORTBADDR2
address_b[2] => ram_block14a45.PORTBADDR2
address_b[2] => ram_block14a46.PORTBADDR2
address_b[2] => ram_block14a47.PORTBADDR2
address_b[2] => ram_block14a48.PORTBADDR2
address_b[2] => ram_block14a49.PORTBADDR2
address_b[2] => ram_block14a50.PORTBADDR2
address_b[2] => ram_block14a51.PORTBADDR2
address_b[2] => ram_block14a52.PORTBADDR2
address_b[2] => ram_block14a53.PORTBADDR2
address_b[2] => ram_block14a54.PORTBADDR2
address_b[2] => ram_block14a55.PORTBADDR2
address_b[2] => ram_block14a56.PORTBADDR2
address_b[2] => ram_block14a57.PORTBADDR2
address_b[2] => ram_block14a58.PORTBADDR2
address_b[2] => ram_block14a59.PORTBADDR2
address_b[2] => ram_block14a60.PORTBADDR2
address_b[2] => ram_block14a61.PORTBADDR2
address_b[2] => ram_block14a62.PORTBADDR2
address_b[2] => ram_block14a63.PORTBADDR2
address_b[2] => ram_block14a64.PORTBADDR2
address_b[2] => ram_block14a65.PORTBADDR2
address_b[2] => ram_block14a66.PORTBADDR2
address_b[2] => ram_block14a67.PORTBADDR2
address_b[2] => ram_block14a68.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[3] => ram_block14a33.PORTBADDR3
address_b[3] => ram_block14a34.PORTBADDR3
address_b[3] => ram_block14a35.PORTBADDR3
address_b[3] => ram_block14a36.PORTBADDR3
address_b[3] => ram_block14a37.PORTBADDR3
address_b[3] => ram_block14a38.PORTBADDR3
address_b[3] => ram_block14a39.PORTBADDR3
address_b[3] => ram_block14a40.PORTBADDR3
address_b[3] => ram_block14a41.PORTBADDR3
address_b[3] => ram_block14a42.PORTBADDR3
address_b[3] => ram_block14a43.PORTBADDR3
address_b[3] => ram_block14a44.PORTBADDR3
address_b[3] => ram_block14a45.PORTBADDR3
address_b[3] => ram_block14a46.PORTBADDR3
address_b[3] => ram_block14a47.PORTBADDR3
address_b[3] => ram_block14a48.PORTBADDR3
address_b[3] => ram_block14a49.PORTBADDR3
address_b[3] => ram_block14a50.PORTBADDR3
address_b[3] => ram_block14a51.PORTBADDR3
address_b[3] => ram_block14a52.PORTBADDR3
address_b[3] => ram_block14a53.PORTBADDR3
address_b[3] => ram_block14a54.PORTBADDR3
address_b[3] => ram_block14a55.PORTBADDR3
address_b[3] => ram_block14a56.PORTBADDR3
address_b[3] => ram_block14a57.PORTBADDR3
address_b[3] => ram_block14a58.PORTBADDR3
address_b[3] => ram_block14a59.PORTBADDR3
address_b[3] => ram_block14a60.PORTBADDR3
address_b[3] => ram_block14a61.PORTBADDR3
address_b[3] => ram_block14a62.PORTBADDR3
address_b[3] => ram_block14a63.PORTBADDR3
address_b[3] => ram_block14a64.PORTBADDR3
address_b[3] => ram_block14a65.PORTBADDR3
address_b[3] => ram_block14a66.PORTBADDR3
address_b[3] => ram_block14a67.PORTBADDR3
address_b[3] => ram_block14a68.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[4] => ram_block14a33.PORTBADDR4
address_b[4] => ram_block14a34.PORTBADDR4
address_b[4] => ram_block14a35.PORTBADDR4
address_b[4] => ram_block14a36.PORTBADDR4
address_b[4] => ram_block14a37.PORTBADDR4
address_b[4] => ram_block14a38.PORTBADDR4
address_b[4] => ram_block14a39.PORTBADDR4
address_b[4] => ram_block14a40.PORTBADDR4
address_b[4] => ram_block14a41.PORTBADDR4
address_b[4] => ram_block14a42.PORTBADDR4
address_b[4] => ram_block14a43.PORTBADDR4
address_b[4] => ram_block14a44.PORTBADDR4
address_b[4] => ram_block14a45.PORTBADDR4
address_b[4] => ram_block14a46.PORTBADDR4
address_b[4] => ram_block14a47.PORTBADDR4
address_b[4] => ram_block14a48.PORTBADDR4
address_b[4] => ram_block14a49.PORTBADDR4
address_b[4] => ram_block14a50.PORTBADDR4
address_b[4] => ram_block14a51.PORTBADDR4
address_b[4] => ram_block14a52.PORTBADDR4
address_b[4] => ram_block14a53.PORTBADDR4
address_b[4] => ram_block14a54.PORTBADDR4
address_b[4] => ram_block14a55.PORTBADDR4
address_b[4] => ram_block14a56.PORTBADDR4
address_b[4] => ram_block14a57.PORTBADDR4
address_b[4] => ram_block14a58.PORTBADDR4
address_b[4] => ram_block14a59.PORTBADDR4
address_b[4] => ram_block14a60.PORTBADDR4
address_b[4] => ram_block14a61.PORTBADDR4
address_b[4] => ram_block14a62.PORTBADDR4
address_b[4] => ram_block14a63.PORTBADDR4
address_b[4] => ram_block14a64.PORTBADDR4
address_b[4] => ram_block14a65.PORTBADDR4
address_b[4] => ram_block14a66.PORTBADDR4
address_b[4] => ram_block14a67.PORTBADDR4
address_b[4] => ram_block14a68.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
address_b[5] => ram_block14a33.PORTBADDR5
address_b[5] => ram_block14a34.PORTBADDR5
address_b[5] => ram_block14a35.PORTBADDR5
address_b[5] => ram_block14a36.PORTBADDR5
address_b[5] => ram_block14a37.PORTBADDR5
address_b[5] => ram_block14a38.PORTBADDR5
address_b[5] => ram_block14a39.PORTBADDR5
address_b[5] => ram_block14a40.PORTBADDR5
address_b[5] => ram_block14a41.PORTBADDR5
address_b[5] => ram_block14a42.PORTBADDR5
address_b[5] => ram_block14a43.PORTBADDR5
address_b[5] => ram_block14a44.PORTBADDR5
address_b[5] => ram_block14a45.PORTBADDR5
address_b[5] => ram_block14a46.PORTBADDR5
address_b[5] => ram_block14a47.PORTBADDR5
address_b[5] => ram_block14a48.PORTBADDR5
address_b[5] => ram_block14a49.PORTBADDR5
address_b[5] => ram_block14a50.PORTBADDR5
address_b[5] => ram_block14a51.PORTBADDR5
address_b[5] => ram_block14a52.PORTBADDR5
address_b[5] => ram_block14a53.PORTBADDR5
address_b[5] => ram_block14a54.PORTBADDR5
address_b[5] => ram_block14a55.PORTBADDR5
address_b[5] => ram_block14a56.PORTBADDR5
address_b[5] => ram_block14a57.PORTBADDR5
address_b[5] => ram_block14a58.PORTBADDR5
address_b[5] => ram_block14a59.PORTBADDR5
address_b[5] => ram_block14a60.PORTBADDR5
address_b[5] => ram_block14a61.PORTBADDR5
address_b[5] => ram_block14a62.PORTBADDR5
address_b[5] => ram_block14a63.PORTBADDR5
address_b[5] => ram_block14a64.PORTBADDR5
address_b[5] => ram_block14a65.PORTBADDR5
address_b[5] => ram_block14a66.PORTBADDR5
address_b[5] => ram_block14a67.PORTBADDR5
address_b[5] => ram_block14a68.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
address_b[6] => ram_block14a32.PORTBADDR6
address_b[6] => ram_block14a33.PORTBADDR6
address_b[6] => ram_block14a34.PORTBADDR6
address_b[6] => ram_block14a35.PORTBADDR6
address_b[6] => ram_block14a36.PORTBADDR6
address_b[6] => ram_block14a37.PORTBADDR6
address_b[6] => ram_block14a38.PORTBADDR6
address_b[6] => ram_block14a39.PORTBADDR6
address_b[6] => ram_block14a40.PORTBADDR6
address_b[6] => ram_block14a41.PORTBADDR6
address_b[6] => ram_block14a42.PORTBADDR6
address_b[6] => ram_block14a43.PORTBADDR6
address_b[6] => ram_block14a44.PORTBADDR6
address_b[6] => ram_block14a45.PORTBADDR6
address_b[6] => ram_block14a46.PORTBADDR6
address_b[6] => ram_block14a47.PORTBADDR6
address_b[6] => ram_block14a48.PORTBADDR6
address_b[6] => ram_block14a49.PORTBADDR6
address_b[6] => ram_block14a50.PORTBADDR6
address_b[6] => ram_block14a51.PORTBADDR6
address_b[6] => ram_block14a52.PORTBADDR6
address_b[6] => ram_block14a53.PORTBADDR6
address_b[6] => ram_block14a54.PORTBADDR6
address_b[6] => ram_block14a55.PORTBADDR6
address_b[6] => ram_block14a56.PORTBADDR6
address_b[6] => ram_block14a57.PORTBADDR6
address_b[6] => ram_block14a58.PORTBADDR6
address_b[6] => ram_block14a59.PORTBADDR6
address_b[6] => ram_block14a60.PORTBADDR6
address_b[6] => ram_block14a61.PORTBADDR6
address_b[6] => ram_block14a62.PORTBADDR6
address_b[6] => ram_block14a63.PORTBADDR6
address_b[6] => ram_block14a64.PORTBADDR6
address_b[6] => ram_block14a65.PORTBADDR6
address_b[6] => ram_block14a66.PORTBADDR6
address_b[6] => ram_block14a67.PORTBADDR6
address_b[6] => ram_block14a68.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
addressstall_b => ram_block14a33.PORTBADDRSTALL
addressstall_b => ram_block14a34.PORTBADDRSTALL
addressstall_b => ram_block14a35.PORTBADDRSTALL
addressstall_b => ram_block14a36.PORTBADDRSTALL
addressstall_b => ram_block14a37.PORTBADDRSTALL
addressstall_b => ram_block14a38.PORTBADDRSTALL
addressstall_b => ram_block14a39.PORTBADDRSTALL
addressstall_b => ram_block14a40.PORTBADDRSTALL
addressstall_b => ram_block14a41.PORTBADDRSTALL
addressstall_b => ram_block14a42.PORTBADDRSTALL
addressstall_b => ram_block14a43.PORTBADDRSTALL
addressstall_b => ram_block14a44.PORTBADDRSTALL
addressstall_b => ram_block14a45.PORTBADDRSTALL
addressstall_b => ram_block14a46.PORTBADDRSTALL
addressstall_b => ram_block14a47.PORTBADDRSTALL
addressstall_b => ram_block14a48.PORTBADDRSTALL
addressstall_b => ram_block14a49.PORTBADDRSTALL
addressstall_b => ram_block14a50.PORTBADDRSTALL
addressstall_b => ram_block14a51.PORTBADDRSTALL
addressstall_b => ram_block14a52.PORTBADDRSTALL
addressstall_b => ram_block14a53.PORTBADDRSTALL
addressstall_b => ram_block14a54.PORTBADDRSTALL
addressstall_b => ram_block14a55.PORTBADDRSTALL
addressstall_b => ram_block14a56.PORTBADDRSTALL
addressstall_b => ram_block14a57.PORTBADDRSTALL
addressstall_b => ram_block14a58.PORTBADDRSTALL
addressstall_b => ram_block14a59.PORTBADDRSTALL
addressstall_b => ram_block14a60.PORTBADDRSTALL
addressstall_b => ram_block14a61.PORTBADDRSTALL
addressstall_b => ram_block14a62.PORTBADDRSTALL
addressstall_b => ram_block14a63.PORTBADDRSTALL
addressstall_b => ram_block14a64.PORTBADDRSTALL
addressstall_b => ram_block14a65.PORTBADDRSTALL
addressstall_b => ram_block14a66.PORTBADDRSTALL
addressstall_b => ram_block14a67.PORTBADDRSTALL
addressstall_b => ram_block14a68.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock0 => ram_block14a33.CLK0
clock0 => ram_block14a34.CLK0
clock0 => ram_block14a35.CLK0
clock0 => ram_block14a36.CLK0
clock0 => ram_block14a37.CLK0
clock0 => ram_block14a38.CLK0
clock0 => ram_block14a39.CLK0
clock0 => ram_block14a40.CLK0
clock0 => ram_block14a41.CLK0
clock0 => ram_block14a42.CLK0
clock0 => ram_block14a43.CLK0
clock0 => ram_block14a44.CLK0
clock0 => ram_block14a45.CLK0
clock0 => ram_block14a46.CLK0
clock0 => ram_block14a47.CLK0
clock0 => ram_block14a48.CLK0
clock0 => ram_block14a49.CLK0
clock0 => ram_block14a50.CLK0
clock0 => ram_block14a51.CLK0
clock0 => ram_block14a52.CLK0
clock0 => ram_block14a53.CLK0
clock0 => ram_block14a54.CLK0
clock0 => ram_block14a55.CLK0
clock0 => ram_block14a56.CLK0
clock0 => ram_block14a57.CLK0
clock0 => ram_block14a58.CLK0
clock0 => ram_block14a59.CLK0
clock0 => ram_block14a60.CLK0
clock0 => ram_block14a61.CLK0
clock0 => ram_block14a62.CLK0
clock0 => ram_block14a63.CLK0
clock0 => ram_block14a64.CLK0
clock0 => ram_block14a65.CLK0
clock0 => ram_block14a66.CLK0
clock0 => ram_block14a67.CLK0
clock0 => ram_block14a68.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clock1 => ram_block14a33.CLK1
clock1 => ram_block14a34.CLK1
clock1 => ram_block14a35.CLK1
clock1 => ram_block14a36.CLK1
clock1 => ram_block14a37.CLK1
clock1 => ram_block14a38.CLK1
clock1 => ram_block14a39.CLK1
clock1 => ram_block14a40.CLK1
clock1 => ram_block14a41.CLK1
clock1 => ram_block14a42.CLK1
clock1 => ram_block14a43.CLK1
clock1 => ram_block14a44.CLK1
clock1 => ram_block14a45.CLK1
clock1 => ram_block14a46.CLK1
clock1 => ram_block14a47.CLK1
clock1 => ram_block14a48.CLK1
clock1 => ram_block14a49.CLK1
clock1 => ram_block14a50.CLK1
clock1 => ram_block14a51.CLK1
clock1 => ram_block14a52.CLK1
clock1 => ram_block14a53.CLK1
clock1 => ram_block14a54.CLK1
clock1 => ram_block14a55.CLK1
clock1 => ram_block14a56.CLK1
clock1 => ram_block14a57.CLK1
clock1 => ram_block14a58.CLK1
clock1 => ram_block14a59.CLK1
clock1 => ram_block14a60.CLK1
clock1 => ram_block14a61.CLK1
clock1 => ram_block14a62.CLK1
clock1 => ram_block14a63.CLK1
clock1 => ram_block14a64.CLK1
clock1 => ram_block14a65.CLK1
clock1 => ram_block14a66.CLK1
clock1 => ram_block14a67.CLK1
clock1 => ram_block14a68.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
clocken1 => ram_block14a33.ENA1
clocken1 => ram_block14a34.ENA1
clocken1 => ram_block14a35.ENA1
clocken1 => ram_block14a36.ENA1
clocken1 => ram_block14a37.ENA1
clocken1 => ram_block14a38.ENA1
clocken1 => ram_block14a39.ENA1
clocken1 => ram_block14a40.ENA1
clocken1 => ram_block14a41.ENA1
clocken1 => ram_block14a42.ENA1
clocken1 => ram_block14a43.ENA1
clocken1 => ram_block14a44.ENA1
clocken1 => ram_block14a45.ENA1
clocken1 => ram_block14a46.ENA1
clocken1 => ram_block14a47.ENA1
clocken1 => ram_block14a48.ENA1
clocken1 => ram_block14a49.ENA1
clocken1 => ram_block14a50.ENA1
clocken1 => ram_block14a51.ENA1
clocken1 => ram_block14a52.ENA1
clocken1 => ram_block14a53.ENA1
clocken1 => ram_block14a54.ENA1
clocken1 => ram_block14a55.ENA1
clocken1 => ram_block14a56.ENA1
clocken1 => ram_block14a57.ENA1
clocken1 => ram_block14a58.ENA1
clocken1 => ram_block14a59.ENA1
clocken1 => ram_block14a60.ENA1
clocken1 => ram_block14a61.ENA1
clocken1 => ram_block14a62.ENA1
clocken1 => ram_block14a63.ENA1
clocken1 => ram_block14a64.ENA1
clocken1 => ram_block14a65.ENA1
clocken1 => ram_block14a66.ENA1
clocken1 => ram_block14a67.ENA1
clocken1 => ram_block14a68.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
data_a[33] => ram_block14a33.PORTADATAIN
data_a[34] => ram_block14a34.PORTADATAIN
data_a[35] => ram_block14a35.PORTADATAIN
data_a[36] => ram_block14a36.PORTADATAIN
data_a[37] => ram_block14a37.PORTADATAIN
data_a[38] => ram_block14a38.PORTADATAIN
data_a[39] => ram_block14a39.PORTADATAIN
data_a[40] => ram_block14a40.PORTADATAIN
data_a[41] => ram_block14a41.PORTADATAIN
data_a[42] => ram_block14a42.PORTADATAIN
data_a[43] => ram_block14a43.PORTADATAIN
data_a[44] => ram_block14a44.PORTADATAIN
data_a[45] => ram_block14a45.PORTADATAIN
data_a[46] => ram_block14a46.PORTADATAIN
data_a[47] => ram_block14a47.PORTADATAIN
data_a[48] => ram_block14a48.PORTADATAIN
data_a[49] => ram_block14a49.PORTADATAIN
data_a[50] => ram_block14a50.PORTADATAIN
data_a[51] => ram_block14a51.PORTADATAIN
data_a[52] => ram_block14a52.PORTADATAIN
data_a[53] => ram_block14a53.PORTADATAIN
data_a[54] => ram_block14a54.PORTADATAIN
data_a[55] => ram_block14a55.PORTADATAIN
data_a[56] => ram_block14a56.PORTADATAIN
data_a[57] => ram_block14a57.PORTADATAIN
data_a[58] => ram_block14a58.PORTADATAIN
data_a[59] => ram_block14a59.PORTADATAIN
data_a[60] => ram_block14a60.PORTADATAIN
data_a[61] => ram_block14a61.PORTADATAIN
data_a[62] => ram_block14a62.PORTADATAIN
data_a[63] => ram_block14a63.PORTADATAIN
data_a[64] => ram_block14a64.PORTADATAIN
data_a[65] => ram_block14a65.PORTADATAIN
data_a[66] => ram_block14a66.PORTADATAIN
data_a[67] => ram_block14a67.PORTADATAIN
data_a[68] => ram_block14a68.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
q_b[33] <= ram_block14a33.PORTBDATAOUT
q_b[34] <= ram_block14a34.PORTBDATAOUT
q_b[35] <= ram_block14a35.PORTBDATAOUT
q_b[36] <= ram_block14a36.PORTBDATAOUT
q_b[37] <= ram_block14a37.PORTBDATAOUT
q_b[38] <= ram_block14a38.PORTBDATAOUT
q_b[39] <= ram_block14a39.PORTBDATAOUT
q_b[40] <= ram_block14a40.PORTBDATAOUT
q_b[41] <= ram_block14a41.PORTBDATAOUT
q_b[42] <= ram_block14a42.PORTBDATAOUT
q_b[43] <= ram_block14a43.PORTBDATAOUT
q_b[44] <= ram_block14a44.PORTBDATAOUT
q_b[45] <= ram_block14a45.PORTBDATAOUT
q_b[46] <= ram_block14a46.PORTBDATAOUT
q_b[47] <= ram_block14a47.PORTBDATAOUT
q_b[48] <= ram_block14a48.PORTBDATAOUT
q_b[49] <= ram_block14a49.PORTBDATAOUT
q_b[50] <= ram_block14a50.PORTBDATAOUT
q_b[51] <= ram_block14a51.PORTBDATAOUT
q_b[52] <= ram_block14a52.PORTBDATAOUT
q_b[53] <= ram_block14a53.PORTBDATAOUT
q_b[54] <= ram_block14a54.PORTBDATAOUT
q_b[55] <= ram_block14a55.PORTBDATAOUT
q_b[56] <= ram_block14a56.PORTBDATAOUT
q_b[57] <= ram_block14a57.PORTBDATAOUT
q_b[58] <= ram_block14a58.PORTBDATAOUT
q_b[59] <= ram_block14a59.PORTBDATAOUT
q_b[60] <= ram_block14a60.PORTBDATAOUT
q_b[61] <= ram_block14a61.PORTBDATAOUT
q_b[62] <= ram_block14a62.PORTBDATAOUT
q_b[63] <= ram_block14a63.PORTBDATAOUT
q_b[64] <= ram_block14a64.PORTBDATAOUT
q_b[65] <= ram_block14a65.PORTBDATAOUT
q_b[66] <= ram_block14a66.PORTBDATAOUT
q_b[67] <= ram_block14a67.PORTBDATAOUT
q_b[68] <= ram_block14a68.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a16.ENA0
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a17.ENA0
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a18.ENA0
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a19.ENA0
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a20.ENA0
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a21.ENA0
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a22.ENA0
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a23.ENA0
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a24.ENA0
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a25.ENA0
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a26.ENA0
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a27.ENA0
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a28.ENA0
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a29.ENA0
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a30.ENA0
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a31.ENA0
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a32.ENA0
wren_a => ram_block14a33.PORTAWE
wren_a => ram_block14a33.ENA0
wren_a => ram_block14a34.PORTAWE
wren_a => ram_block14a34.ENA0
wren_a => ram_block14a35.PORTAWE
wren_a => ram_block14a35.ENA0
wren_a => ram_block14a36.PORTAWE
wren_a => ram_block14a36.ENA0
wren_a => ram_block14a37.PORTAWE
wren_a => ram_block14a37.ENA0
wren_a => ram_block14a38.PORTAWE
wren_a => ram_block14a38.ENA0
wren_a => ram_block14a39.PORTAWE
wren_a => ram_block14a39.ENA0
wren_a => ram_block14a40.PORTAWE
wren_a => ram_block14a40.ENA0
wren_a => ram_block14a41.PORTAWE
wren_a => ram_block14a41.ENA0
wren_a => ram_block14a42.PORTAWE
wren_a => ram_block14a42.ENA0
wren_a => ram_block14a43.PORTAWE
wren_a => ram_block14a43.ENA0
wren_a => ram_block14a44.PORTAWE
wren_a => ram_block14a44.ENA0
wren_a => ram_block14a45.PORTAWE
wren_a => ram_block14a45.ENA0
wren_a => ram_block14a46.PORTAWE
wren_a => ram_block14a46.ENA0
wren_a => ram_block14a47.PORTAWE
wren_a => ram_block14a47.ENA0
wren_a => ram_block14a48.PORTAWE
wren_a => ram_block14a48.ENA0
wren_a => ram_block14a49.PORTAWE
wren_a => ram_block14a49.ENA0
wren_a => ram_block14a50.PORTAWE
wren_a => ram_block14a50.ENA0
wren_a => ram_block14a51.PORTAWE
wren_a => ram_block14a51.ENA0
wren_a => ram_block14a52.PORTAWE
wren_a => ram_block14a52.ENA0
wren_a => ram_block14a53.PORTAWE
wren_a => ram_block14a53.ENA0
wren_a => ram_block14a54.PORTAWE
wren_a => ram_block14a54.ENA0
wren_a => ram_block14a55.PORTAWE
wren_a => ram_block14a55.ENA0
wren_a => ram_block14a56.PORTAWE
wren_a => ram_block14a56.ENA0
wren_a => ram_block14a57.PORTAWE
wren_a => ram_block14a57.ENA0
wren_a => ram_block14a58.PORTAWE
wren_a => ram_block14a58.ENA0
wren_a => ram_block14a59.PORTAWE
wren_a => ram_block14a59.ENA0
wren_a => ram_block14a60.PORTAWE
wren_a => ram_block14a60.ENA0
wren_a => ram_block14a61.PORTAWE
wren_a => ram_block14a61.ENA0
wren_a => ram_block14a62.PORTAWE
wren_a => ram_block14a62.ENA0
wren_a => ram_block14a63.PORTAWE
wren_a => ram_block14a63.ENA0
wren_a => ram_block14a64.PORTAWE
wren_a => ram_block14a64.ENA0
wren_a => ram_block14a65.PORTAWE
wren_a => ram_block14a65.ENA0
wren_a => ram_block14a66.PORTAWE
wren_a => ram_block14a66.ENA0
wren_a => ram_block14a67.PORTAWE
wren_a => ram_block14a67.ENA0
wren_a => ram_block14a68.PORTAWE
wren_a => ram_block14a68.ENA0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
clock => dffpipe_ld9:dffpipe15.clock
clrn => dffpipe_ld9:dffpipe15.clrn
d[0] => dffpipe_ld9:dffpipe15.d[0]
d[1] => dffpipe_ld9:dffpipe15.d[1]
d[2] => dffpipe_ld9:dffpipe15.d[2]
d[3] => dffpipe_ld9:dffpipe15.d[3]
d[4] => dffpipe_ld9:dffpipe15.d[4]
d[5] => dffpipe_ld9:dffpipe15.d[5]
d[6] => dffpipe_ld9:dffpipe15.d[6]
d[7] => dffpipe_ld9:dffpipe15.d[7]
q[0] <= dffpipe_ld9:dffpipe15.q[0]
q[1] <= dffpipe_ld9:dffpipe15.q[1]
q[2] <= dffpipe_ld9:dffpipe15.q[2]
q[3] <= dffpipe_ld9:dffpipe15.q[3]
q[4] <= dffpipe_ld9:dffpipe15.q[4]
q[5] <= dffpipe_ld9:dffpipe15.q[5]
q[6] <= dffpipe_ld9:dffpipe15.q[6]
q[7] <= dffpipe_ld9:dffpipe15.q[7]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_brp
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|dffpipe_md9:ws_bwp
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
clock => dffpipe_nd9:dffpipe19.clock
clrn => dffpipe_nd9:dffpipe19.clrn
d[0] => dffpipe_nd9:dffpipe19.d[0]
d[1] => dffpipe_nd9:dffpipe19.d[1]
d[2] => dffpipe_nd9:dffpipe19.d[2]
d[3] => dffpipe_nd9:dffpipe19.d[3]
d[4] => dffpipe_nd9:dffpipe19.d[4]
d[5] => dffpipe_nd9:dffpipe19.d[5]
d[6] => dffpipe_nd9:dffpipe19.d[6]
d[7] => dffpipe_nd9:dffpipe19.d[7]
q[0] <= dffpipe_nd9:dffpipe19.q[0]
q[1] <= dffpipe_nd9:dffpipe19.q[1]
q[2] <= dffpipe_nd9:dffpipe19.q[2]
q[3] <= dffpipe_nd9:dffpipe19.q[3]
q[4] <= dffpipe_nd9:dffpipe19.q[4]
q[5] <= dffpipe_nd9:dffpipe19.q[5]
q[6] <= dffpipe_nd9:dffpipe19.q[6]
q[7] <= dffpipe_nd9:dffpipe19.q[7]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe19
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_l4j1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr
clk => d1_lcd_sgdma_csr_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => lcd_sgdma_csr_address[0].DATAIN
cpu_data_master_address_to_slave[3] => lcd_sgdma_csr_address[1].DATAIN
cpu_data_master_address_to_slave[4] => lcd_sgdma_csr_address[2].DATAIN
cpu_data_master_address_to_slave[5] => lcd_sgdma_csr_address[3].DATAIN
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN16
cpu_data_master_address_to_slave[12] => Equal0.IN4
cpu_data_master_address_to_slave[13] => Equal0.IN15
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN3
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN7
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN5
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_lcd_sgdma_csr.IN0
cpu_data_master_read => cpu_data_master_qualified_request_lcd_sgdma_csr.IN1
cpu_data_master_read => lcd_sgdma_csr_read.IN1
cpu_data_master_read => lcd_sgdma_csr_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_lcd_sgdma_csr.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_lcd_sgdma_csr.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_lcd_sgdma_csr.IN1
cpu_data_master_write => cpu_data_master_requests_lcd_sgdma_csr.IN1
cpu_data_master_write => lcd_sgdma_csr_write.IN1
cpu_data_master_writedata[0] => lcd_sgdma_csr_writedata[0].DATAIN
cpu_data_master_writedata[1] => lcd_sgdma_csr_writedata[1].DATAIN
cpu_data_master_writedata[2] => lcd_sgdma_csr_writedata[2].DATAIN
cpu_data_master_writedata[3] => lcd_sgdma_csr_writedata[3].DATAIN
cpu_data_master_writedata[4] => lcd_sgdma_csr_writedata[4].DATAIN
cpu_data_master_writedata[5] => lcd_sgdma_csr_writedata[5].DATAIN
cpu_data_master_writedata[6] => lcd_sgdma_csr_writedata[6].DATAIN
cpu_data_master_writedata[7] => lcd_sgdma_csr_writedata[7].DATAIN
cpu_data_master_writedata[8] => lcd_sgdma_csr_writedata[8].DATAIN
cpu_data_master_writedata[9] => lcd_sgdma_csr_writedata[9].DATAIN
cpu_data_master_writedata[10] => lcd_sgdma_csr_writedata[10].DATAIN
cpu_data_master_writedata[11] => lcd_sgdma_csr_writedata[11].DATAIN
cpu_data_master_writedata[12] => lcd_sgdma_csr_writedata[12].DATAIN
cpu_data_master_writedata[13] => lcd_sgdma_csr_writedata[13].DATAIN
cpu_data_master_writedata[14] => lcd_sgdma_csr_writedata[14].DATAIN
cpu_data_master_writedata[15] => lcd_sgdma_csr_writedata[15].DATAIN
cpu_data_master_writedata[16] => lcd_sgdma_csr_writedata[16].DATAIN
cpu_data_master_writedata[17] => lcd_sgdma_csr_writedata[17].DATAIN
cpu_data_master_writedata[18] => lcd_sgdma_csr_writedata[18].DATAIN
cpu_data_master_writedata[19] => lcd_sgdma_csr_writedata[19].DATAIN
cpu_data_master_writedata[20] => lcd_sgdma_csr_writedata[20].DATAIN
cpu_data_master_writedata[21] => lcd_sgdma_csr_writedata[21].DATAIN
cpu_data_master_writedata[22] => lcd_sgdma_csr_writedata[22].DATAIN
cpu_data_master_writedata[23] => lcd_sgdma_csr_writedata[23].DATAIN
cpu_data_master_writedata[24] => lcd_sgdma_csr_writedata[24].DATAIN
cpu_data_master_writedata[25] => lcd_sgdma_csr_writedata[25].DATAIN
cpu_data_master_writedata[26] => lcd_sgdma_csr_writedata[26].DATAIN
cpu_data_master_writedata[27] => lcd_sgdma_csr_writedata[27].DATAIN
cpu_data_master_writedata[28] => lcd_sgdma_csr_writedata[28].DATAIN
cpu_data_master_writedata[29] => lcd_sgdma_csr_writedata[29].DATAIN
cpu_data_master_writedata[30] => lcd_sgdma_csr_writedata[30].DATAIN
cpu_data_master_writedata[31] => lcd_sgdma_csr_writedata[31].DATAIN
lcd_sgdma_csr_irq => lcd_sgdma_csr_irq_from_sa.DATAIN
lcd_sgdma_csr_readdata[0] => lcd_sgdma_csr_readdata_from_sa[0].DATAIN
lcd_sgdma_csr_readdata[1] => lcd_sgdma_csr_readdata_from_sa[1].DATAIN
lcd_sgdma_csr_readdata[2] => lcd_sgdma_csr_readdata_from_sa[2].DATAIN
lcd_sgdma_csr_readdata[3] => lcd_sgdma_csr_readdata_from_sa[3].DATAIN
lcd_sgdma_csr_readdata[4] => lcd_sgdma_csr_readdata_from_sa[4].DATAIN
lcd_sgdma_csr_readdata[5] => lcd_sgdma_csr_readdata_from_sa[5].DATAIN
lcd_sgdma_csr_readdata[6] => lcd_sgdma_csr_readdata_from_sa[6].DATAIN
lcd_sgdma_csr_readdata[7] => lcd_sgdma_csr_readdata_from_sa[7].DATAIN
lcd_sgdma_csr_readdata[8] => lcd_sgdma_csr_readdata_from_sa[8].DATAIN
lcd_sgdma_csr_readdata[9] => lcd_sgdma_csr_readdata_from_sa[9].DATAIN
lcd_sgdma_csr_readdata[10] => lcd_sgdma_csr_readdata_from_sa[10].DATAIN
lcd_sgdma_csr_readdata[11] => lcd_sgdma_csr_readdata_from_sa[11].DATAIN
lcd_sgdma_csr_readdata[12] => lcd_sgdma_csr_readdata_from_sa[12].DATAIN
lcd_sgdma_csr_readdata[13] => lcd_sgdma_csr_readdata_from_sa[13].DATAIN
lcd_sgdma_csr_readdata[14] => lcd_sgdma_csr_readdata_from_sa[14].DATAIN
lcd_sgdma_csr_readdata[15] => lcd_sgdma_csr_readdata_from_sa[15].DATAIN
lcd_sgdma_csr_readdata[16] => lcd_sgdma_csr_readdata_from_sa[16].DATAIN
lcd_sgdma_csr_readdata[17] => lcd_sgdma_csr_readdata_from_sa[17].DATAIN
lcd_sgdma_csr_readdata[18] => lcd_sgdma_csr_readdata_from_sa[18].DATAIN
lcd_sgdma_csr_readdata[19] => lcd_sgdma_csr_readdata_from_sa[19].DATAIN
lcd_sgdma_csr_readdata[20] => lcd_sgdma_csr_readdata_from_sa[20].DATAIN
lcd_sgdma_csr_readdata[21] => lcd_sgdma_csr_readdata_from_sa[21].DATAIN
lcd_sgdma_csr_readdata[22] => lcd_sgdma_csr_readdata_from_sa[22].DATAIN
lcd_sgdma_csr_readdata[23] => lcd_sgdma_csr_readdata_from_sa[23].DATAIN
lcd_sgdma_csr_readdata[24] => lcd_sgdma_csr_readdata_from_sa[24].DATAIN
lcd_sgdma_csr_readdata[25] => lcd_sgdma_csr_readdata_from_sa[25].DATAIN
lcd_sgdma_csr_readdata[26] => lcd_sgdma_csr_readdata_from_sa[26].DATAIN
lcd_sgdma_csr_readdata[27] => lcd_sgdma_csr_readdata_from_sa[27].DATAIN
lcd_sgdma_csr_readdata[28] => lcd_sgdma_csr_readdata_from_sa[28].DATAIN
lcd_sgdma_csr_readdata[29] => lcd_sgdma_csr_readdata_from_sa[29].DATAIN
lcd_sgdma_csr_readdata[30] => lcd_sgdma_csr_readdata_from_sa[30].DATAIN
lcd_sgdma_csr_readdata[31] => lcd_sgdma_csr_readdata_from_sa[31].DATAIN
reset_n => lcd_sgdma_csr_reset_n.DATAIN
reset_n => d1_lcd_sgdma_csr_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_data_master_granted_lcd_sgdma_csr <= cpu_data_master_qualified_request_lcd_sgdma_csr.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_lcd_sgdma_csr <= cpu_data_master_qualified_request_lcd_sgdma_csr.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_lcd_sgdma_csr <= cpu_data_master_read_data_valid_lcd_sgdma_csr.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_lcd_sgdma_csr <= cpu_data_master_requests_lcd_sgdma_csr.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_sgdma_csr_end_xfer <= d1_lcd_sgdma_csr_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_chipselect <= cpu_data_master_qualified_request_lcd_sgdma_csr.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_irq_from_sa <= lcd_sgdma_csr_irq.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_read <= lcd_sgdma_csr_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[0] <= lcd_sgdma_csr_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[1] <= lcd_sgdma_csr_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[2] <= lcd_sgdma_csr_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[3] <= lcd_sgdma_csr_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[4] <= lcd_sgdma_csr_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[5] <= lcd_sgdma_csr_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[6] <= lcd_sgdma_csr_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[7] <= lcd_sgdma_csr_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[8] <= lcd_sgdma_csr_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[9] <= lcd_sgdma_csr_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[10] <= lcd_sgdma_csr_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[11] <= lcd_sgdma_csr_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[12] <= lcd_sgdma_csr_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[13] <= lcd_sgdma_csr_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[14] <= lcd_sgdma_csr_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[15] <= lcd_sgdma_csr_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[16] <= lcd_sgdma_csr_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[17] <= lcd_sgdma_csr_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[18] <= lcd_sgdma_csr_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[19] <= lcd_sgdma_csr_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[20] <= lcd_sgdma_csr_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[21] <= lcd_sgdma_csr_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[22] <= lcd_sgdma_csr_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[23] <= lcd_sgdma_csr_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[24] <= lcd_sgdma_csr_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[25] <= lcd_sgdma_csr_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[26] <= lcd_sgdma_csr_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[27] <= lcd_sgdma_csr_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[28] <= lcd_sgdma_csr_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[29] <= lcd_sgdma_csr_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[30] <= lcd_sgdma_csr_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_readdata_from_sa[31] <= lcd_sgdma_csr_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_write <= lcd_sgdma_csr_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_csr_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read
clk => lcd_sgdma_descriptor_read_latency_counter~reg0.CLK
clk => lcd_sgdma_descriptor_read_read_but_no_slave_selected.CLK
d1_sdram_s1_end_xfer => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address[0] => lcd_sgdma_descriptor_read_address_to_slave[0].DATAIN
lcd_sgdma_descriptor_read_address[1] => lcd_sgdma_descriptor_read_address_to_slave[1].DATAIN
lcd_sgdma_descriptor_read_address[2] => lcd_sgdma_descriptor_read_address_to_slave[2].DATAIN
lcd_sgdma_descriptor_read_address[3] => lcd_sgdma_descriptor_read_address_to_slave[3].DATAIN
lcd_sgdma_descriptor_read_address[4] => lcd_sgdma_descriptor_read_address_to_slave[4].DATAIN
lcd_sgdma_descriptor_read_address[5] => lcd_sgdma_descriptor_read_address_to_slave[5].DATAIN
lcd_sgdma_descriptor_read_address[6] => lcd_sgdma_descriptor_read_address_to_slave[6].DATAIN
lcd_sgdma_descriptor_read_address[7] => lcd_sgdma_descriptor_read_address_to_slave[7].DATAIN
lcd_sgdma_descriptor_read_address[8] => lcd_sgdma_descriptor_read_address_to_slave[8].DATAIN
lcd_sgdma_descriptor_read_address[9] => lcd_sgdma_descriptor_read_address_to_slave[9].DATAIN
lcd_sgdma_descriptor_read_address[10] => lcd_sgdma_descriptor_read_address_to_slave[10].DATAIN
lcd_sgdma_descriptor_read_address[11] => lcd_sgdma_descriptor_read_address_to_slave[11].DATAIN
lcd_sgdma_descriptor_read_address[12] => lcd_sgdma_descriptor_read_address_to_slave[12].DATAIN
lcd_sgdma_descriptor_read_address[13] => lcd_sgdma_descriptor_read_address_to_slave[13].DATAIN
lcd_sgdma_descriptor_read_address[14] => lcd_sgdma_descriptor_read_address_to_slave[14].DATAIN
lcd_sgdma_descriptor_read_address[15] => lcd_sgdma_descriptor_read_address_to_slave[15].DATAIN
lcd_sgdma_descriptor_read_address[16] => lcd_sgdma_descriptor_read_address_to_slave[16].DATAIN
lcd_sgdma_descriptor_read_address[17] => lcd_sgdma_descriptor_read_address_to_slave[17].DATAIN
lcd_sgdma_descriptor_read_address[18] => lcd_sgdma_descriptor_read_address_to_slave[18].DATAIN
lcd_sgdma_descriptor_read_address[19] => lcd_sgdma_descriptor_read_address_to_slave[19].DATAIN
lcd_sgdma_descriptor_read_address[20] => lcd_sgdma_descriptor_read_address_to_slave[20].DATAIN
lcd_sgdma_descriptor_read_address[21] => lcd_sgdma_descriptor_read_address_to_slave[21].DATAIN
lcd_sgdma_descriptor_read_address[22] => lcd_sgdma_descriptor_read_address_to_slave[22].DATAIN
lcd_sgdma_descriptor_read_address[23] => lcd_sgdma_descriptor_read_address_to_slave[23].DATAIN
lcd_sgdma_descriptor_read_address[24] => lcd_sgdma_descriptor_read_address_to_slave[24].DATAIN
lcd_sgdma_descriptor_read_address[25] => lcd_sgdma_descriptor_read_address_to_slave[25].DATAIN
lcd_sgdma_descriptor_read_address[26] => lcd_sgdma_descriptor_read_address_to_slave[26].DATAIN
lcd_sgdma_descriptor_read_address[27] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address[28] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address[29] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address[30] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address[31] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_granted_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_read_granted_sdram_s1 => lcd_sgdma_descriptor_read_read_but_no_slave_selected.IN1
lcd_sgdma_descriptor_read_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_read_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_read_qualified_request_sdram_s1 => r_1.IN1
lcd_sgdma_descriptor_read_read => r_1.IN0
lcd_sgdma_descriptor_read_read => p1_lcd_sgdma_descriptor_read_latency_counter.IN1
lcd_sgdma_descriptor_read_read => r_1.IN1
lcd_sgdma_descriptor_read_read_data_valid_sdram_s1 => lcd_sgdma_descriptor_read_readdatavalid.IN1
lcd_sgdma_descriptor_read_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
lcd_sgdma_descriptor_read_requests_sdram_s1 => r_1.IN1
reset_n => lcd_sgdma_descriptor_read_latency_counter~reg0.ACLR
reset_n => lcd_sgdma_descriptor_read_read_but_no_slave_selected.ACLR
sdram_s1_readdata_from_sa[0] => lcd_sgdma_descriptor_read_readdata[0].DATAIN
sdram_s1_readdata_from_sa[1] => lcd_sgdma_descriptor_read_readdata[1].DATAIN
sdram_s1_readdata_from_sa[2] => lcd_sgdma_descriptor_read_readdata[2].DATAIN
sdram_s1_readdata_from_sa[3] => lcd_sgdma_descriptor_read_readdata[3].DATAIN
sdram_s1_readdata_from_sa[4] => lcd_sgdma_descriptor_read_readdata[4].DATAIN
sdram_s1_readdata_from_sa[5] => lcd_sgdma_descriptor_read_readdata[5].DATAIN
sdram_s1_readdata_from_sa[6] => lcd_sgdma_descriptor_read_readdata[6].DATAIN
sdram_s1_readdata_from_sa[7] => lcd_sgdma_descriptor_read_readdata[7].DATAIN
sdram_s1_readdata_from_sa[8] => lcd_sgdma_descriptor_read_readdata[8].DATAIN
sdram_s1_readdata_from_sa[9] => lcd_sgdma_descriptor_read_readdata[9].DATAIN
sdram_s1_readdata_from_sa[10] => lcd_sgdma_descriptor_read_readdata[10].DATAIN
sdram_s1_readdata_from_sa[11] => lcd_sgdma_descriptor_read_readdata[11].DATAIN
sdram_s1_readdata_from_sa[12] => lcd_sgdma_descriptor_read_readdata[12].DATAIN
sdram_s1_readdata_from_sa[13] => lcd_sgdma_descriptor_read_readdata[13].DATAIN
sdram_s1_readdata_from_sa[14] => lcd_sgdma_descriptor_read_readdata[14].DATAIN
sdram_s1_readdata_from_sa[15] => lcd_sgdma_descriptor_read_readdata[15].DATAIN
sdram_s1_readdata_from_sa[16] => lcd_sgdma_descriptor_read_readdata[16].DATAIN
sdram_s1_readdata_from_sa[17] => lcd_sgdma_descriptor_read_readdata[17].DATAIN
sdram_s1_readdata_from_sa[18] => lcd_sgdma_descriptor_read_readdata[18].DATAIN
sdram_s1_readdata_from_sa[19] => lcd_sgdma_descriptor_read_readdata[19].DATAIN
sdram_s1_readdata_from_sa[20] => lcd_sgdma_descriptor_read_readdata[20].DATAIN
sdram_s1_readdata_from_sa[21] => lcd_sgdma_descriptor_read_readdata[21].DATAIN
sdram_s1_readdata_from_sa[22] => lcd_sgdma_descriptor_read_readdata[22].DATAIN
sdram_s1_readdata_from_sa[23] => lcd_sgdma_descriptor_read_readdata[23].DATAIN
sdram_s1_readdata_from_sa[24] => lcd_sgdma_descriptor_read_readdata[24].DATAIN
sdram_s1_readdata_from_sa[25] => lcd_sgdma_descriptor_read_readdata[25].DATAIN
sdram_s1_readdata_from_sa[26] => lcd_sgdma_descriptor_read_readdata[26].DATAIN
sdram_s1_readdata_from_sa[27] => lcd_sgdma_descriptor_read_readdata[27].DATAIN
sdram_s1_readdata_from_sa[28] => lcd_sgdma_descriptor_read_readdata[28].DATAIN
sdram_s1_readdata_from_sa[29] => lcd_sgdma_descriptor_read_readdata[29].DATAIN
sdram_s1_readdata_from_sa[30] => lcd_sgdma_descriptor_read_readdata[30].DATAIN
sdram_s1_readdata_from_sa[31] => lcd_sgdma_descriptor_read_readdata[31].DATAIN
sdram_s1_waitrequest_from_sa => r_1.IN1
lcd_sgdma_descriptor_read_address_to_slave[0] <= lcd_sgdma_descriptor_read_address[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[1] <= lcd_sgdma_descriptor_read_address[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[2] <= lcd_sgdma_descriptor_read_address[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[3] <= lcd_sgdma_descriptor_read_address[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[4] <= lcd_sgdma_descriptor_read_address[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[5] <= lcd_sgdma_descriptor_read_address[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[6] <= lcd_sgdma_descriptor_read_address[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[7] <= lcd_sgdma_descriptor_read_address[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[8] <= lcd_sgdma_descriptor_read_address[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[9] <= lcd_sgdma_descriptor_read_address[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[10] <= lcd_sgdma_descriptor_read_address[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[11] <= lcd_sgdma_descriptor_read_address[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[12] <= lcd_sgdma_descriptor_read_address[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[13] <= lcd_sgdma_descriptor_read_address[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[14] <= lcd_sgdma_descriptor_read_address[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[15] <= lcd_sgdma_descriptor_read_address[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[16] <= lcd_sgdma_descriptor_read_address[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[17] <= lcd_sgdma_descriptor_read_address[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[18] <= lcd_sgdma_descriptor_read_address[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[19] <= lcd_sgdma_descriptor_read_address[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[20] <= lcd_sgdma_descriptor_read_address[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[21] <= lcd_sgdma_descriptor_read_address[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[22] <= lcd_sgdma_descriptor_read_address[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[23] <= lcd_sgdma_descriptor_read_address[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[24] <= lcd_sgdma_descriptor_read_address[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[25] <= lcd_sgdma_descriptor_read_address[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[26] <= lcd_sgdma_descriptor_read_address[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_address_to_slave[27] <= <GND>
lcd_sgdma_descriptor_read_address_to_slave[28] <= <GND>
lcd_sgdma_descriptor_read_address_to_slave[29] <= <GND>
lcd_sgdma_descriptor_read_address_to_slave[30] <= <GND>
lcd_sgdma_descriptor_read_address_to_slave[31] <= <GND>
lcd_sgdma_descriptor_read_latency_counter <= lcd_sgdma_descriptor_read_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[0] <= sdram_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[1] <= sdram_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[2] <= sdram_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[3] <= sdram_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[4] <= sdram_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[5] <= sdram_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[6] <= sdram_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[7] <= sdram_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[8] <= sdram_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[9] <= sdram_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[10] <= sdram_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[11] <= sdram_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[12] <= sdram_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[13] <= sdram_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[14] <= sdram_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[15] <= sdram_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[16] <= sdram_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[17] <= sdram_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[18] <= sdram_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[19] <= sdram_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[20] <= sdram_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[21] <= sdram_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[22] <= sdram_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[23] <= sdram_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[24] <= sdram_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[25] <= sdram_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[26] <= sdram_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[27] <= sdram_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[28] <= sdram_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[29] <= sdram_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[30] <= sdram_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdata[31] <= sdram_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_readdatavalid <= lcd_sgdma_descriptor_read_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write
clk => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address[0] => lcd_sgdma_descriptor_write_address_to_slave[0].DATAIN
lcd_sgdma_descriptor_write_address[1] => lcd_sgdma_descriptor_write_address_to_slave[1].DATAIN
lcd_sgdma_descriptor_write_address[2] => lcd_sgdma_descriptor_write_address_to_slave[2].DATAIN
lcd_sgdma_descriptor_write_address[3] => lcd_sgdma_descriptor_write_address_to_slave[3].DATAIN
lcd_sgdma_descriptor_write_address[4] => lcd_sgdma_descriptor_write_address_to_slave[4].DATAIN
lcd_sgdma_descriptor_write_address[5] => lcd_sgdma_descriptor_write_address_to_slave[5].DATAIN
lcd_sgdma_descriptor_write_address[6] => lcd_sgdma_descriptor_write_address_to_slave[6].DATAIN
lcd_sgdma_descriptor_write_address[7] => lcd_sgdma_descriptor_write_address_to_slave[7].DATAIN
lcd_sgdma_descriptor_write_address[8] => lcd_sgdma_descriptor_write_address_to_slave[8].DATAIN
lcd_sgdma_descriptor_write_address[9] => lcd_sgdma_descriptor_write_address_to_slave[9].DATAIN
lcd_sgdma_descriptor_write_address[10] => lcd_sgdma_descriptor_write_address_to_slave[10].DATAIN
lcd_sgdma_descriptor_write_address[11] => lcd_sgdma_descriptor_write_address_to_slave[11].DATAIN
lcd_sgdma_descriptor_write_address[12] => lcd_sgdma_descriptor_write_address_to_slave[12].DATAIN
lcd_sgdma_descriptor_write_address[13] => lcd_sgdma_descriptor_write_address_to_slave[13].DATAIN
lcd_sgdma_descriptor_write_address[14] => lcd_sgdma_descriptor_write_address_to_slave[14].DATAIN
lcd_sgdma_descriptor_write_address[15] => lcd_sgdma_descriptor_write_address_to_slave[15].DATAIN
lcd_sgdma_descriptor_write_address[16] => lcd_sgdma_descriptor_write_address_to_slave[16].DATAIN
lcd_sgdma_descriptor_write_address[17] => lcd_sgdma_descriptor_write_address_to_slave[17].DATAIN
lcd_sgdma_descriptor_write_address[18] => lcd_sgdma_descriptor_write_address_to_slave[18].DATAIN
lcd_sgdma_descriptor_write_address[19] => lcd_sgdma_descriptor_write_address_to_slave[19].DATAIN
lcd_sgdma_descriptor_write_address[20] => lcd_sgdma_descriptor_write_address_to_slave[20].DATAIN
lcd_sgdma_descriptor_write_address[21] => lcd_sgdma_descriptor_write_address_to_slave[21].DATAIN
lcd_sgdma_descriptor_write_address[22] => lcd_sgdma_descriptor_write_address_to_slave[22].DATAIN
lcd_sgdma_descriptor_write_address[23] => lcd_sgdma_descriptor_write_address_to_slave[23].DATAIN
lcd_sgdma_descriptor_write_address[24] => lcd_sgdma_descriptor_write_address_to_slave[24].DATAIN
lcd_sgdma_descriptor_write_address[25] => lcd_sgdma_descriptor_write_address_to_slave[25].DATAIN
lcd_sgdma_descriptor_write_address[26] => lcd_sgdma_descriptor_write_address_to_slave[26].DATAIN
lcd_sgdma_descriptor_write_address[27] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address[28] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address[29] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address[30] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address[31] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_granted_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_write_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_write_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_descriptor_write_qualified_request_sdram_s1 => r_1.IN1
lcd_sgdma_descriptor_write_requests_sdram_s1 => r_1.IN1
lcd_sgdma_descriptor_write_write => r_1.IN0
lcd_sgdma_descriptor_write_write => r_1.IN1
lcd_sgdma_descriptor_write_writedata[0] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[1] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[2] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[3] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[4] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[5] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[6] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[7] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[8] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[9] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[10] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[11] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[12] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[13] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[14] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[15] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[16] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[17] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[18] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[19] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[20] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[21] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[22] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[23] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[24] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[25] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[26] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[27] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[28] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[29] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[30] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_writedata[31] => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
sdram_s1_waitrequest_from_sa => r_1.IN1
lcd_sgdma_descriptor_write_address_to_slave[0] <= lcd_sgdma_descriptor_write_address[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[1] <= lcd_sgdma_descriptor_write_address[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[2] <= lcd_sgdma_descriptor_write_address[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[3] <= lcd_sgdma_descriptor_write_address[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[4] <= lcd_sgdma_descriptor_write_address[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[5] <= lcd_sgdma_descriptor_write_address[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[6] <= lcd_sgdma_descriptor_write_address[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[7] <= lcd_sgdma_descriptor_write_address[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[8] <= lcd_sgdma_descriptor_write_address[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[9] <= lcd_sgdma_descriptor_write_address[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[10] <= lcd_sgdma_descriptor_write_address[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[11] <= lcd_sgdma_descriptor_write_address[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[12] <= lcd_sgdma_descriptor_write_address[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[13] <= lcd_sgdma_descriptor_write_address[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[14] <= lcd_sgdma_descriptor_write_address[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[15] <= lcd_sgdma_descriptor_write_address[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[16] <= lcd_sgdma_descriptor_write_address[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[17] <= lcd_sgdma_descriptor_write_address[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[18] <= lcd_sgdma_descriptor_write_address[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[19] <= lcd_sgdma_descriptor_write_address[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[20] <= lcd_sgdma_descriptor_write_address[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[21] <= lcd_sgdma_descriptor_write_address[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[22] <= lcd_sgdma_descriptor_write_address[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[23] <= lcd_sgdma_descriptor_write_address[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[24] <= lcd_sgdma_descriptor_write_address[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[25] <= lcd_sgdma_descriptor_write_address[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[26] <= lcd_sgdma_descriptor_write_address[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_address_to_slave[27] <= <GND>
lcd_sgdma_descriptor_write_address_to_slave[28] <= <GND>
lcd_sgdma_descriptor_write_address_to_slave[29] <= <GND>
lcd_sgdma_descriptor_write_address_to_slave[30] <= <GND>
lcd_sgdma_descriptor_write_address_to_slave[31] <= <GND>
lcd_sgdma_descriptor_write_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read
clk => lcd_sgdma_m_read_dbs_rdv_counter[0].CLK
clk => lcd_sgdma_m_read_dbs_rdv_counter[1].CLK
clk => lcd_sgdma_m_read_dbs_rdv_counter[2].CLK
clk => lcd_sgdma_m_read_dbs_address[0]~reg0.CLK
clk => lcd_sgdma_m_read_dbs_address[1]~reg0.CLK
clk => lcd_sgdma_m_read_dbs_address[2]~reg0.CLK
clk => lcd_sgdma_m_read_latency_counter~reg0.CLK
clk => dbs_latent_32_reg_segment_0[0].CLK
clk => dbs_latent_32_reg_segment_0[1].CLK
clk => dbs_latent_32_reg_segment_0[2].CLK
clk => dbs_latent_32_reg_segment_0[3].CLK
clk => dbs_latent_32_reg_segment_0[4].CLK
clk => dbs_latent_32_reg_segment_0[5].CLK
clk => dbs_latent_32_reg_segment_0[6].CLK
clk => dbs_latent_32_reg_segment_0[7].CLK
clk => dbs_latent_32_reg_segment_0[8].CLK
clk => dbs_latent_32_reg_segment_0[9].CLK
clk => dbs_latent_32_reg_segment_0[10].CLK
clk => dbs_latent_32_reg_segment_0[11].CLK
clk => dbs_latent_32_reg_segment_0[12].CLK
clk => dbs_latent_32_reg_segment_0[13].CLK
clk => dbs_latent_32_reg_segment_0[14].CLK
clk => dbs_latent_32_reg_segment_0[15].CLK
clk => dbs_latent_32_reg_segment_0[16].CLK
clk => dbs_latent_32_reg_segment_0[17].CLK
clk => dbs_latent_32_reg_segment_0[18].CLK
clk => dbs_latent_32_reg_segment_0[19].CLK
clk => dbs_latent_32_reg_segment_0[20].CLK
clk => dbs_latent_32_reg_segment_0[21].CLK
clk => dbs_latent_32_reg_segment_0[22].CLK
clk => dbs_latent_32_reg_segment_0[23].CLK
clk => dbs_latent_32_reg_segment_0[24].CLK
clk => dbs_latent_32_reg_segment_0[25].CLK
clk => dbs_latent_32_reg_segment_0[26].CLK
clk => dbs_latent_32_reg_segment_0[27].CLK
clk => dbs_latent_32_reg_segment_0[28].CLK
clk => dbs_latent_32_reg_segment_0[29].CLK
clk => dbs_latent_32_reg_segment_0[30].CLK
clk => dbs_latent_32_reg_segment_0[31].CLK
clk => lcd_sgdma_m_read_read_but_no_slave_selected.CLK
d1_sdram_s1_end_xfer => ~NO_FANOUT~
lcd_sgdma_m_read_address[0] => lcd_sgdma_m_read_address_to_slave[0].DATAIN
lcd_sgdma_m_read_address[1] => lcd_sgdma_m_read_address_to_slave[1].DATAIN
lcd_sgdma_m_read_address[2] => lcd_sgdma_m_read_address_to_slave[2].DATAIN
lcd_sgdma_m_read_address[3] => lcd_sgdma_m_read_address_to_slave[3].DATAIN
lcd_sgdma_m_read_address[4] => lcd_sgdma_m_read_address_to_slave[4].DATAIN
lcd_sgdma_m_read_address[5] => lcd_sgdma_m_read_address_to_slave[5].DATAIN
lcd_sgdma_m_read_address[6] => lcd_sgdma_m_read_address_to_slave[6].DATAIN
lcd_sgdma_m_read_address[7] => lcd_sgdma_m_read_address_to_slave[7].DATAIN
lcd_sgdma_m_read_address[8] => lcd_sgdma_m_read_address_to_slave[8].DATAIN
lcd_sgdma_m_read_address[9] => lcd_sgdma_m_read_address_to_slave[9].DATAIN
lcd_sgdma_m_read_address[10] => lcd_sgdma_m_read_address_to_slave[10].DATAIN
lcd_sgdma_m_read_address[11] => lcd_sgdma_m_read_address_to_slave[11].DATAIN
lcd_sgdma_m_read_address[12] => lcd_sgdma_m_read_address_to_slave[12].DATAIN
lcd_sgdma_m_read_address[13] => lcd_sgdma_m_read_address_to_slave[13].DATAIN
lcd_sgdma_m_read_address[14] => lcd_sgdma_m_read_address_to_slave[14].DATAIN
lcd_sgdma_m_read_address[15] => lcd_sgdma_m_read_address_to_slave[15].DATAIN
lcd_sgdma_m_read_address[16] => lcd_sgdma_m_read_address_to_slave[16].DATAIN
lcd_sgdma_m_read_address[17] => lcd_sgdma_m_read_address_to_slave[17].DATAIN
lcd_sgdma_m_read_address[18] => lcd_sgdma_m_read_address_to_slave[18].DATAIN
lcd_sgdma_m_read_address[19] => lcd_sgdma_m_read_address_to_slave[19].DATAIN
lcd_sgdma_m_read_address[20] => lcd_sgdma_m_read_address_to_slave[20].DATAIN
lcd_sgdma_m_read_address[21] => lcd_sgdma_m_read_address_to_slave[21].DATAIN
lcd_sgdma_m_read_address[22] => lcd_sgdma_m_read_address_to_slave[22].DATAIN
lcd_sgdma_m_read_address[23] => lcd_sgdma_m_read_address_to_slave[23].DATAIN
lcd_sgdma_m_read_address[24] => lcd_sgdma_m_read_address_to_slave[24].DATAIN
lcd_sgdma_m_read_address[25] => lcd_sgdma_m_read_address_to_slave[25].DATAIN
lcd_sgdma_m_read_address[26] => lcd_sgdma_m_read_address_to_slave[26].DATAIN
lcd_sgdma_m_read_address[27] => ~NO_FANOUT~
lcd_sgdma_m_read_address[28] => ~NO_FANOUT~
lcd_sgdma_m_read_address[29] => ~NO_FANOUT~
lcd_sgdma_m_read_address[30] => ~NO_FANOUT~
lcd_sgdma_m_read_address[31] => ~NO_FANOUT~
lcd_sgdma_m_read_granted_sdram_s1 => r_1.IN0
lcd_sgdma_m_read_granted_sdram_s1 => pre_dbs_count_enable.IN0
lcd_sgdma_m_read_granted_sdram_s1 => lcd_sgdma_m_read_read_but_no_slave_selected.IN1
lcd_sgdma_m_read_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_m_read_qualified_request_sdram_s1 => r_1.IN0
lcd_sgdma_m_read_qualified_request_sdram_s1 => r_1.IN1
lcd_sgdma_m_read_read => r_1.IN1
lcd_sgdma_m_read_read => p1_lcd_sgdma_m_read_latency_counter.IN1
lcd_sgdma_m_read_read => pre_dbs_count_enable.IN1
lcd_sgdma_m_read_read => r_1.IN1
lcd_sgdma_m_read_read_data_valid_sdram_s1 => always1.IN1
lcd_sgdma_m_read_read_data_valid_sdram_s1 => pre_flush_lcd_sgdma_m_read_readdatavalid.IN1
lcd_sgdma_m_read_read_data_valid_sdram_s1 => lcd_sgdma_m_read_dbs_rdv_counter[0].ENA
lcd_sgdma_m_read_read_data_valid_sdram_s1 => lcd_sgdma_m_read_dbs_rdv_counter[2].ENA
lcd_sgdma_m_read_read_data_valid_sdram_s1 => lcd_sgdma_m_read_dbs_rdv_counter[1].ENA
lcd_sgdma_m_read_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
lcd_sgdma_m_read_requests_sdram_s1 => r_1.IN1
lcd_sgdma_m_read_requests_sdram_s1 => Add1.IN6
reset_n => dbs_latent_32_reg_segment_0[0].ACLR
reset_n => dbs_latent_32_reg_segment_0[1].ACLR
reset_n => dbs_latent_32_reg_segment_0[2].ACLR
reset_n => dbs_latent_32_reg_segment_0[3].ACLR
reset_n => dbs_latent_32_reg_segment_0[4].ACLR
reset_n => dbs_latent_32_reg_segment_0[5].ACLR
reset_n => dbs_latent_32_reg_segment_0[6].ACLR
reset_n => dbs_latent_32_reg_segment_0[7].ACLR
reset_n => dbs_latent_32_reg_segment_0[8].ACLR
reset_n => dbs_latent_32_reg_segment_0[9].ACLR
reset_n => dbs_latent_32_reg_segment_0[10].ACLR
reset_n => dbs_latent_32_reg_segment_0[11].ACLR
reset_n => dbs_latent_32_reg_segment_0[12].ACLR
reset_n => dbs_latent_32_reg_segment_0[13].ACLR
reset_n => dbs_latent_32_reg_segment_0[14].ACLR
reset_n => dbs_latent_32_reg_segment_0[15].ACLR
reset_n => dbs_latent_32_reg_segment_0[16].ACLR
reset_n => dbs_latent_32_reg_segment_0[17].ACLR
reset_n => dbs_latent_32_reg_segment_0[18].ACLR
reset_n => dbs_latent_32_reg_segment_0[19].ACLR
reset_n => dbs_latent_32_reg_segment_0[20].ACLR
reset_n => dbs_latent_32_reg_segment_0[21].ACLR
reset_n => dbs_latent_32_reg_segment_0[22].ACLR
reset_n => dbs_latent_32_reg_segment_0[23].ACLR
reset_n => dbs_latent_32_reg_segment_0[24].ACLR
reset_n => dbs_latent_32_reg_segment_0[25].ACLR
reset_n => dbs_latent_32_reg_segment_0[26].ACLR
reset_n => dbs_latent_32_reg_segment_0[27].ACLR
reset_n => dbs_latent_32_reg_segment_0[28].ACLR
reset_n => dbs_latent_32_reg_segment_0[29].ACLR
reset_n => dbs_latent_32_reg_segment_0[30].ACLR
reset_n => dbs_latent_32_reg_segment_0[31].ACLR
reset_n => lcd_sgdma_m_read_dbs_address[0]~reg0.ACLR
reset_n => lcd_sgdma_m_read_dbs_address[1]~reg0.ACLR
reset_n => lcd_sgdma_m_read_dbs_address[2]~reg0.ACLR
reset_n => lcd_sgdma_m_read_latency_counter~reg0.ACLR
reset_n => lcd_sgdma_m_read_read_but_no_slave_selected.ACLR
reset_n => lcd_sgdma_m_read_dbs_rdv_counter[0].ACLR
reset_n => lcd_sgdma_m_read_dbs_rdv_counter[1].ACLR
reset_n => lcd_sgdma_m_read_dbs_rdv_counter[2].ACLR
sdram_s1_readdata_from_sa[0] => lcd_sgdma_m_read_readdata[32].DATAIN
sdram_s1_readdata_from_sa[0] => dbs_latent_32_reg_segment_0[0].DATAIN
sdram_s1_readdata_from_sa[1] => lcd_sgdma_m_read_readdata[33].DATAIN
sdram_s1_readdata_from_sa[1] => dbs_latent_32_reg_segment_0[1].DATAIN
sdram_s1_readdata_from_sa[2] => lcd_sgdma_m_read_readdata[34].DATAIN
sdram_s1_readdata_from_sa[2] => dbs_latent_32_reg_segment_0[2].DATAIN
sdram_s1_readdata_from_sa[3] => lcd_sgdma_m_read_readdata[35].DATAIN
sdram_s1_readdata_from_sa[3] => dbs_latent_32_reg_segment_0[3].DATAIN
sdram_s1_readdata_from_sa[4] => lcd_sgdma_m_read_readdata[36].DATAIN
sdram_s1_readdata_from_sa[4] => dbs_latent_32_reg_segment_0[4].DATAIN
sdram_s1_readdata_from_sa[5] => lcd_sgdma_m_read_readdata[37].DATAIN
sdram_s1_readdata_from_sa[5] => dbs_latent_32_reg_segment_0[5].DATAIN
sdram_s1_readdata_from_sa[6] => lcd_sgdma_m_read_readdata[38].DATAIN
sdram_s1_readdata_from_sa[6] => dbs_latent_32_reg_segment_0[6].DATAIN
sdram_s1_readdata_from_sa[7] => lcd_sgdma_m_read_readdata[39].DATAIN
sdram_s1_readdata_from_sa[7] => dbs_latent_32_reg_segment_0[7].DATAIN
sdram_s1_readdata_from_sa[8] => lcd_sgdma_m_read_readdata[40].DATAIN
sdram_s1_readdata_from_sa[8] => dbs_latent_32_reg_segment_0[8].DATAIN
sdram_s1_readdata_from_sa[9] => lcd_sgdma_m_read_readdata[41].DATAIN
sdram_s1_readdata_from_sa[9] => dbs_latent_32_reg_segment_0[9].DATAIN
sdram_s1_readdata_from_sa[10] => lcd_sgdma_m_read_readdata[42].DATAIN
sdram_s1_readdata_from_sa[10] => dbs_latent_32_reg_segment_0[10].DATAIN
sdram_s1_readdata_from_sa[11] => lcd_sgdma_m_read_readdata[43].DATAIN
sdram_s1_readdata_from_sa[11] => dbs_latent_32_reg_segment_0[11].DATAIN
sdram_s1_readdata_from_sa[12] => lcd_sgdma_m_read_readdata[44].DATAIN
sdram_s1_readdata_from_sa[12] => dbs_latent_32_reg_segment_0[12].DATAIN
sdram_s1_readdata_from_sa[13] => lcd_sgdma_m_read_readdata[45].DATAIN
sdram_s1_readdata_from_sa[13] => dbs_latent_32_reg_segment_0[13].DATAIN
sdram_s1_readdata_from_sa[14] => lcd_sgdma_m_read_readdata[46].DATAIN
sdram_s1_readdata_from_sa[14] => dbs_latent_32_reg_segment_0[14].DATAIN
sdram_s1_readdata_from_sa[15] => lcd_sgdma_m_read_readdata[47].DATAIN
sdram_s1_readdata_from_sa[15] => dbs_latent_32_reg_segment_0[15].DATAIN
sdram_s1_readdata_from_sa[16] => lcd_sgdma_m_read_readdata[48].DATAIN
sdram_s1_readdata_from_sa[16] => dbs_latent_32_reg_segment_0[16].DATAIN
sdram_s1_readdata_from_sa[17] => lcd_sgdma_m_read_readdata[49].DATAIN
sdram_s1_readdata_from_sa[17] => dbs_latent_32_reg_segment_0[17].DATAIN
sdram_s1_readdata_from_sa[18] => lcd_sgdma_m_read_readdata[50].DATAIN
sdram_s1_readdata_from_sa[18] => dbs_latent_32_reg_segment_0[18].DATAIN
sdram_s1_readdata_from_sa[19] => lcd_sgdma_m_read_readdata[51].DATAIN
sdram_s1_readdata_from_sa[19] => dbs_latent_32_reg_segment_0[19].DATAIN
sdram_s1_readdata_from_sa[20] => lcd_sgdma_m_read_readdata[52].DATAIN
sdram_s1_readdata_from_sa[20] => dbs_latent_32_reg_segment_0[20].DATAIN
sdram_s1_readdata_from_sa[21] => lcd_sgdma_m_read_readdata[53].DATAIN
sdram_s1_readdata_from_sa[21] => dbs_latent_32_reg_segment_0[21].DATAIN
sdram_s1_readdata_from_sa[22] => lcd_sgdma_m_read_readdata[54].DATAIN
sdram_s1_readdata_from_sa[22] => dbs_latent_32_reg_segment_0[22].DATAIN
sdram_s1_readdata_from_sa[23] => lcd_sgdma_m_read_readdata[55].DATAIN
sdram_s1_readdata_from_sa[23] => dbs_latent_32_reg_segment_0[23].DATAIN
sdram_s1_readdata_from_sa[24] => lcd_sgdma_m_read_readdata[56].DATAIN
sdram_s1_readdata_from_sa[24] => dbs_latent_32_reg_segment_0[24].DATAIN
sdram_s1_readdata_from_sa[25] => lcd_sgdma_m_read_readdata[57].DATAIN
sdram_s1_readdata_from_sa[25] => dbs_latent_32_reg_segment_0[25].DATAIN
sdram_s1_readdata_from_sa[26] => lcd_sgdma_m_read_readdata[58].DATAIN
sdram_s1_readdata_from_sa[26] => dbs_latent_32_reg_segment_0[26].DATAIN
sdram_s1_readdata_from_sa[27] => lcd_sgdma_m_read_readdata[59].DATAIN
sdram_s1_readdata_from_sa[27] => dbs_latent_32_reg_segment_0[27].DATAIN
sdram_s1_readdata_from_sa[28] => lcd_sgdma_m_read_readdata[60].DATAIN
sdram_s1_readdata_from_sa[28] => dbs_latent_32_reg_segment_0[28].DATAIN
sdram_s1_readdata_from_sa[29] => lcd_sgdma_m_read_readdata[61].DATAIN
sdram_s1_readdata_from_sa[29] => dbs_latent_32_reg_segment_0[29].DATAIN
sdram_s1_readdata_from_sa[30] => lcd_sgdma_m_read_readdata[62].DATAIN
sdram_s1_readdata_from_sa[30] => dbs_latent_32_reg_segment_0[30].DATAIN
sdram_s1_readdata_from_sa[31] => lcd_sgdma_m_read_readdata[63].DATAIN
sdram_s1_readdata_from_sa[31] => dbs_latent_32_reg_segment_0[31].DATAIN
sdram_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_s1_waitrequest_from_sa => r_1.IN1
lcd_sgdma_m_read_address_to_slave[0] <= lcd_sgdma_m_read_address[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[1] <= lcd_sgdma_m_read_address[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[2] <= lcd_sgdma_m_read_address[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[3] <= lcd_sgdma_m_read_address[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[4] <= lcd_sgdma_m_read_address[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[5] <= lcd_sgdma_m_read_address[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[6] <= lcd_sgdma_m_read_address[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[7] <= lcd_sgdma_m_read_address[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[8] <= lcd_sgdma_m_read_address[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[9] <= lcd_sgdma_m_read_address[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[10] <= lcd_sgdma_m_read_address[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[11] <= lcd_sgdma_m_read_address[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[12] <= lcd_sgdma_m_read_address[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[13] <= lcd_sgdma_m_read_address[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[14] <= lcd_sgdma_m_read_address[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[15] <= lcd_sgdma_m_read_address[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[16] <= lcd_sgdma_m_read_address[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[17] <= lcd_sgdma_m_read_address[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[18] <= lcd_sgdma_m_read_address[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[19] <= lcd_sgdma_m_read_address[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[20] <= lcd_sgdma_m_read_address[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[21] <= lcd_sgdma_m_read_address[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[22] <= lcd_sgdma_m_read_address[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[23] <= lcd_sgdma_m_read_address[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[24] <= lcd_sgdma_m_read_address[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[25] <= lcd_sgdma_m_read_address[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[26] <= lcd_sgdma_m_read_address[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_address_to_slave[27] <= <GND>
lcd_sgdma_m_read_address_to_slave[28] <= <GND>
lcd_sgdma_m_read_address_to_slave[29] <= <GND>
lcd_sgdma_m_read_address_to_slave[30] <= <GND>
lcd_sgdma_m_read_address_to_slave[31] <= <GND>
lcd_sgdma_m_read_dbs_address[0] <= lcd_sgdma_m_read_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_dbs_address[1] <= lcd_sgdma_m_read_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_dbs_address[2] <= lcd_sgdma_m_read_dbs_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_latency_counter <= lcd_sgdma_m_read_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[0] <= dbs_latent_32_reg_segment_0[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[1] <= dbs_latent_32_reg_segment_0[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[2] <= dbs_latent_32_reg_segment_0[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[3] <= dbs_latent_32_reg_segment_0[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[4] <= dbs_latent_32_reg_segment_0[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[5] <= dbs_latent_32_reg_segment_0[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[6] <= dbs_latent_32_reg_segment_0[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[7] <= dbs_latent_32_reg_segment_0[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[8] <= dbs_latent_32_reg_segment_0[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[9] <= dbs_latent_32_reg_segment_0[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[10] <= dbs_latent_32_reg_segment_0[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[11] <= dbs_latent_32_reg_segment_0[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[12] <= dbs_latent_32_reg_segment_0[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[13] <= dbs_latent_32_reg_segment_0[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[14] <= dbs_latent_32_reg_segment_0[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[15] <= dbs_latent_32_reg_segment_0[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[16] <= dbs_latent_32_reg_segment_0[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[17] <= dbs_latent_32_reg_segment_0[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[18] <= dbs_latent_32_reg_segment_0[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[19] <= dbs_latent_32_reg_segment_0[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[20] <= dbs_latent_32_reg_segment_0[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[21] <= dbs_latent_32_reg_segment_0[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[22] <= dbs_latent_32_reg_segment_0[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[23] <= dbs_latent_32_reg_segment_0[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[24] <= dbs_latent_32_reg_segment_0[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[25] <= dbs_latent_32_reg_segment_0[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[26] <= dbs_latent_32_reg_segment_0[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[27] <= dbs_latent_32_reg_segment_0[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[28] <= dbs_latent_32_reg_segment_0[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[29] <= dbs_latent_32_reg_segment_0[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[30] <= dbs_latent_32_reg_segment_0[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[31] <= dbs_latent_32_reg_segment_0[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[32] <= sdram_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[33] <= sdram_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[34] <= sdram_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[35] <= sdram_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[36] <= sdram_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[37] <= sdram_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[38] <= sdram_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[39] <= sdram_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[40] <= sdram_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[41] <= sdram_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[42] <= sdram_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[43] <= sdram_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[44] <= sdram_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[45] <= sdram_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[46] <= sdram_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[47] <= sdram_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[48] <= sdram_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[49] <= sdram_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[50] <= sdram_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[51] <= sdram_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[52] <= sdram_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[53] <= sdram_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[54] <= sdram_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[55] <= sdram_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[56] <= sdram_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[57] <= sdram_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[58] <= sdram_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[59] <= sdram_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[60] <= sdram_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[61] <= sdram_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[62] <= sdram_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdata[63] <= sdram_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_readdatavalid <= lcd_sgdma_m_read_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma_out_arbitrator:the_lcd_sgdma_out
clk => ~NO_FANOUT~
lcd_sgdma_out_data[0] => ~NO_FANOUT~
lcd_sgdma_out_data[1] => ~NO_FANOUT~
lcd_sgdma_out_data[2] => ~NO_FANOUT~
lcd_sgdma_out_data[3] => ~NO_FANOUT~
lcd_sgdma_out_data[4] => ~NO_FANOUT~
lcd_sgdma_out_data[5] => ~NO_FANOUT~
lcd_sgdma_out_data[6] => ~NO_FANOUT~
lcd_sgdma_out_data[7] => ~NO_FANOUT~
lcd_sgdma_out_data[8] => ~NO_FANOUT~
lcd_sgdma_out_data[9] => ~NO_FANOUT~
lcd_sgdma_out_data[10] => ~NO_FANOUT~
lcd_sgdma_out_data[11] => ~NO_FANOUT~
lcd_sgdma_out_data[12] => ~NO_FANOUT~
lcd_sgdma_out_data[13] => ~NO_FANOUT~
lcd_sgdma_out_data[14] => ~NO_FANOUT~
lcd_sgdma_out_data[15] => ~NO_FANOUT~
lcd_sgdma_out_data[16] => ~NO_FANOUT~
lcd_sgdma_out_data[17] => ~NO_FANOUT~
lcd_sgdma_out_data[18] => ~NO_FANOUT~
lcd_sgdma_out_data[19] => ~NO_FANOUT~
lcd_sgdma_out_data[20] => ~NO_FANOUT~
lcd_sgdma_out_data[21] => ~NO_FANOUT~
lcd_sgdma_out_data[22] => ~NO_FANOUT~
lcd_sgdma_out_data[23] => ~NO_FANOUT~
lcd_sgdma_out_data[24] => ~NO_FANOUT~
lcd_sgdma_out_data[25] => ~NO_FANOUT~
lcd_sgdma_out_data[26] => ~NO_FANOUT~
lcd_sgdma_out_data[27] => ~NO_FANOUT~
lcd_sgdma_out_data[28] => ~NO_FANOUT~
lcd_sgdma_out_data[29] => ~NO_FANOUT~
lcd_sgdma_out_data[30] => ~NO_FANOUT~
lcd_sgdma_out_data[31] => ~NO_FANOUT~
lcd_sgdma_out_data[32] => ~NO_FANOUT~
lcd_sgdma_out_data[33] => ~NO_FANOUT~
lcd_sgdma_out_data[34] => ~NO_FANOUT~
lcd_sgdma_out_data[35] => ~NO_FANOUT~
lcd_sgdma_out_data[36] => ~NO_FANOUT~
lcd_sgdma_out_data[37] => ~NO_FANOUT~
lcd_sgdma_out_data[38] => ~NO_FANOUT~
lcd_sgdma_out_data[39] => ~NO_FANOUT~
lcd_sgdma_out_data[40] => ~NO_FANOUT~
lcd_sgdma_out_data[41] => ~NO_FANOUT~
lcd_sgdma_out_data[42] => ~NO_FANOUT~
lcd_sgdma_out_data[43] => ~NO_FANOUT~
lcd_sgdma_out_data[44] => ~NO_FANOUT~
lcd_sgdma_out_data[45] => ~NO_FANOUT~
lcd_sgdma_out_data[46] => ~NO_FANOUT~
lcd_sgdma_out_data[47] => ~NO_FANOUT~
lcd_sgdma_out_data[48] => ~NO_FANOUT~
lcd_sgdma_out_data[49] => ~NO_FANOUT~
lcd_sgdma_out_data[50] => ~NO_FANOUT~
lcd_sgdma_out_data[51] => ~NO_FANOUT~
lcd_sgdma_out_data[52] => ~NO_FANOUT~
lcd_sgdma_out_data[53] => ~NO_FANOUT~
lcd_sgdma_out_data[54] => ~NO_FANOUT~
lcd_sgdma_out_data[55] => ~NO_FANOUT~
lcd_sgdma_out_data[56] => ~NO_FANOUT~
lcd_sgdma_out_data[57] => ~NO_FANOUT~
lcd_sgdma_out_data[58] => ~NO_FANOUT~
lcd_sgdma_out_data[59] => ~NO_FANOUT~
lcd_sgdma_out_data[60] => ~NO_FANOUT~
lcd_sgdma_out_data[61] => ~NO_FANOUT~
lcd_sgdma_out_data[62] => ~NO_FANOUT~
lcd_sgdma_out_data[63] => ~NO_FANOUT~
lcd_sgdma_out_empty[0] => ~NO_FANOUT~
lcd_sgdma_out_empty[1] => ~NO_FANOUT~
lcd_sgdma_out_empty[2] => ~NO_FANOUT~
lcd_sgdma_out_endofpacket => ~NO_FANOUT~
lcd_sgdma_out_startofpacket => ~NO_FANOUT~
lcd_sgdma_out_valid => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_in_ready_from_sa => lcd_sgdma_out_ready.DATAIN
reset_n => ~NO_FANOUT~
lcd_sgdma_out_ready <= lcd_ta_sgdma_to_fifo_in_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma
clk => clk.IN7
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => descriptor_read_waitrequest.IN1
descriptor_write_waitrequest => descriptor_write_waitrequest.IN1
m_read_readdata[0] => m_read_readdata[0].IN1
m_read_readdata[1] => m_read_readdata[1].IN1
m_read_readdata[2] => m_read_readdata[2].IN1
m_read_readdata[3] => m_read_readdata[3].IN1
m_read_readdata[4] => m_read_readdata[4].IN1
m_read_readdata[5] => m_read_readdata[5].IN1
m_read_readdata[6] => m_read_readdata[6].IN1
m_read_readdata[7] => m_read_readdata[7].IN1
m_read_readdata[8] => m_read_readdata[8].IN1
m_read_readdata[9] => m_read_readdata[9].IN1
m_read_readdata[10] => m_read_readdata[10].IN1
m_read_readdata[11] => m_read_readdata[11].IN1
m_read_readdata[12] => m_read_readdata[12].IN1
m_read_readdata[13] => m_read_readdata[13].IN1
m_read_readdata[14] => m_read_readdata[14].IN1
m_read_readdata[15] => m_read_readdata[15].IN1
m_read_readdata[16] => m_read_readdata[16].IN1
m_read_readdata[17] => m_read_readdata[17].IN1
m_read_readdata[18] => m_read_readdata[18].IN1
m_read_readdata[19] => m_read_readdata[19].IN1
m_read_readdata[20] => m_read_readdata[20].IN1
m_read_readdata[21] => m_read_readdata[21].IN1
m_read_readdata[22] => m_read_readdata[22].IN1
m_read_readdata[23] => m_read_readdata[23].IN1
m_read_readdata[24] => m_read_readdata[24].IN1
m_read_readdata[25] => m_read_readdata[25].IN1
m_read_readdata[26] => m_read_readdata[26].IN1
m_read_readdata[27] => m_read_readdata[27].IN1
m_read_readdata[28] => m_read_readdata[28].IN1
m_read_readdata[29] => m_read_readdata[29].IN1
m_read_readdata[30] => m_read_readdata[30].IN1
m_read_readdata[31] => m_read_readdata[31].IN1
m_read_readdata[32] => m_read_readdata[32].IN1
m_read_readdata[33] => m_read_readdata[33].IN1
m_read_readdata[34] => m_read_readdata[34].IN1
m_read_readdata[35] => m_read_readdata[35].IN1
m_read_readdata[36] => m_read_readdata[36].IN1
m_read_readdata[37] => m_read_readdata[37].IN1
m_read_readdata[38] => m_read_readdata[38].IN1
m_read_readdata[39] => m_read_readdata[39].IN1
m_read_readdata[40] => m_read_readdata[40].IN1
m_read_readdata[41] => m_read_readdata[41].IN1
m_read_readdata[42] => m_read_readdata[42].IN1
m_read_readdata[43] => m_read_readdata[43].IN1
m_read_readdata[44] => m_read_readdata[44].IN1
m_read_readdata[45] => m_read_readdata[45].IN1
m_read_readdata[46] => m_read_readdata[46].IN1
m_read_readdata[47] => m_read_readdata[47].IN1
m_read_readdata[48] => m_read_readdata[48].IN1
m_read_readdata[49] => m_read_readdata[49].IN1
m_read_readdata[50] => m_read_readdata[50].IN1
m_read_readdata[51] => m_read_readdata[51].IN1
m_read_readdata[52] => m_read_readdata[52].IN1
m_read_readdata[53] => m_read_readdata[53].IN1
m_read_readdata[54] => m_read_readdata[54].IN1
m_read_readdata[55] => m_read_readdata[55].IN1
m_read_readdata[56] => m_read_readdata[56].IN1
m_read_readdata[57] => m_read_readdata[57].IN1
m_read_readdata[58] => m_read_readdata[58].IN1
m_read_readdata[59] => m_read_readdata[59].IN1
m_read_readdata[60] => m_read_readdata[60].IN1
m_read_readdata[61] => m_read_readdata[61].IN1
m_read_readdata[62] => m_read_readdata[62].IN1
m_read_readdata[63] => m_read_readdata[63].IN1
m_read_readdatavalid => m_read_readdatavalid.IN1
m_read_waitrequest => m_read_waitrequest.IN2
out_ready => source_stream_ready.IN1
system_reset_n => sw_reset_request.ACLR
system_reset_n => reset_n.IN1
system_reset_n => reset_n.ACLR
system_reset_n => sw_reset_d1.ACLR
csr_irq <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_irq
csr_readdata[0] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[1] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[2] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[3] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[4] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[5] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[6] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[7] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[8] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[9] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[10] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[11] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[12] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[13] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[14] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[15] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[16] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[17] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[18] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[19] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[20] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[21] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[22] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[23] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[24] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[25] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[26] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[27] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[28] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[29] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[30] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
csr_readdata[31] <= lcd_sgdma_chain:the_lcd_sgdma_chain.csr_readdata
descriptor_read_address[0] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[1] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[2] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[3] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[4] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[5] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[6] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[7] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[8] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[9] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[10] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[11] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[12] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[13] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[14] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[15] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[16] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[17] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[18] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[19] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[20] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[21] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[22] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[23] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[24] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[25] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[26] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[27] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[28] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[29] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[30] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_address[31] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_address
descriptor_read_read <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_read_read
descriptor_write_address[0] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[1] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[2] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[3] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[4] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[5] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[6] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[7] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[8] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[9] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[10] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[11] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[12] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[13] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[14] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[15] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[16] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[17] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[18] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[19] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[20] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[21] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[22] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[23] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[24] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[25] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[26] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[27] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[28] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[29] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[30] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_address[31] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_address
descriptor_write_write <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_write
descriptor_write_writedata[0] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[1] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[2] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[3] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[4] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[5] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[6] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[7] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[8] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[9] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[10] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[11] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[12] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[13] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[14] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[15] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[16] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[17] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[18] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[19] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[20] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[21] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[22] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[23] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[24] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[25] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[26] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[27] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[28] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[29] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[30] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
descriptor_write_writedata[31] <= lcd_sgdma_chain:the_lcd_sgdma_chain.descriptor_write_writedata
m_read_address[0] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[1] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[2] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[3] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[4] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[5] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[6] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[7] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[8] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[9] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[10] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[11] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[12] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[13] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[14] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[15] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[16] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[17] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[18] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[19] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[20] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[21] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[22] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[23] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[24] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[25] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[26] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[27] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[28] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[29] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[30] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_address[31] <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_address
m_read_read <= lcd_sgdma_m_read:the_lcd_sgdma_m_read.m_read_read
out_data[0] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[1] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[2] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[3] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[4] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[5] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[6] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[7] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[8] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[9] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[10] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[11] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[12] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[13] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[14] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[15] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[16] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[17] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[18] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[19] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[20] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[21] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[22] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[23] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[24] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[25] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[26] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[27] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[28] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[29] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[30] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[31] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[32] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[33] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[34] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[35] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[36] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[37] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[38] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[39] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[40] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[41] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[42] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[43] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[44] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[45] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[46] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[47] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[48] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[49] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[50] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[51] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[52] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[53] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[54] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[55] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[56] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[57] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[58] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[59] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[60] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[61] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[62] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_data[63] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_data
out_empty[0] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_empty
out_empty[1] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_empty
out_empty[2] <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_empty
out_endofpacket <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_endofpacket
out_startofpacket <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_startofpacket
out_valid <= lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo.source_stream_valid


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain
clk => clk.IN3
command_fifo_empty => command_fifo_empty.IN1
command_fifo_full => command_fifo_full.IN1
csr_address[0] => csr_address[0].IN1
csr_address[1] => csr_address[1].IN1
csr_address[2] => csr_address[2].IN1
csr_address[3] => csr_address[3].IN1
csr_chipselect => csr_chipselect.IN1
csr_read => csr_read.IN1
csr_write => csr_write.IN1
csr_writedata[0] => csr_writedata[0].IN1
csr_writedata[1] => csr_writedata[1].IN1
csr_writedata[2] => csr_writedata[2].IN1
csr_writedata[3] => csr_writedata[3].IN1
csr_writedata[4] => csr_writedata[4].IN1
csr_writedata[5] => csr_writedata[5].IN1
csr_writedata[6] => csr_writedata[6].IN1
csr_writedata[7] => csr_writedata[7].IN1
csr_writedata[8] => csr_writedata[8].IN1
csr_writedata[9] => csr_writedata[9].IN1
csr_writedata[10] => csr_writedata[10].IN1
csr_writedata[11] => csr_writedata[11].IN1
csr_writedata[12] => csr_writedata[12].IN1
csr_writedata[13] => csr_writedata[13].IN1
csr_writedata[14] => csr_writedata[14].IN1
csr_writedata[15] => csr_writedata[15].IN1
csr_writedata[16] => csr_writedata[16].IN1
csr_writedata[17] => csr_writedata[17].IN1
csr_writedata[18] => csr_writedata[18].IN1
csr_writedata[19] => csr_writedata[19].IN1
csr_writedata[20] => csr_writedata[20].IN1
csr_writedata[21] => csr_writedata[21].IN1
csr_writedata[22] => csr_writedata[22].IN1
csr_writedata[23] => csr_writedata[23].IN1
csr_writedata[24] => csr_writedata[24].IN1
csr_writedata[25] => csr_writedata[25].IN1
csr_writedata[26] => csr_writedata[26].IN1
csr_writedata[27] => csr_writedata[27].IN1
csr_writedata[28] => csr_writedata[28].IN1
csr_writedata[29] => csr_writedata[29].IN1
csr_writedata[30] => csr_writedata[30].IN1
csr_writedata[31] => csr_writedata[31].IN1
desc_address_fifo_empty => desc_address_fifo_empty.IN2
desc_address_fifo_full => desc_address_fifo_full.IN1
desc_address_fifo_q[0] => desc_address_fifo_q[0].IN1
desc_address_fifo_q[1] => desc_address_fifo_q[1].IN1
desc_address_fifo_q[2] => desc_address_fifo_q[2].IN1
desc_address_fifo_q[3] => desc_address_fifo_q[3].IN1
desc_address_fifo_q[4] => desc_address_fifo_q[4].IN1
desc_address_fifo_q[5] => desc_address_fifo_q[5].IN1
desc_address_fifo_q[6] => desc_address_fifo_q[6].IN1
desc_address_fifo_q[7] => desc_address_fifo_q[7].IN1
desc_address_fifo_q[8] => desc_address_fifo_q[8].IN1
desc_address_fifo_q[9] => desc_address_fifo_q[9].IN1
desc_address_fifo_q[10] => desc_address_fifo_q[10].IN1
desc_address_fifo_q[11] => desc_address_fifo_q[11].IN1
desc_address_fifo_q[12] => desc_address_fifo_q[12].IN1
desc_address_fifo_q[13] => desc_address_fifo_q[13].IN1
desc_address_fifo_q[14] => desc_address_fifo_q[14].IN1
desc_address_fifo_q[15] => desc_address_fifo_q[15].IN1
desc_address_fifo_q[16] => desc_address_fifo_q[16].IN1
desc_address_fifo_q[17] => desc_address_fifo_q[17].IN1
desc_address_fifo_q[18] => desc_address_fifo_q[18].IN1
desc_address_fifo_q[19] => desc_address_fifo_q[19].IN1
desc_address_fifo_q[20] => desc_address_fifo_q[20].IN1
desc_address_fifo_q[21] => desc_address_fifo_q[21].IN1
desc_address_fifo_q[22] => desc_address_fifo_q[22].IN1
desc_address_fifo_q[23] => desc_address_fifo_q[23].IN1
desc_address_fifo_q[24] => desc_address_fifo_q[24].IN1
desc_address_fifo_q[25] => desc_address_fifo_q[25].IN1
desc_address_fifo_q[26] => desc_address_fifo_q[26].IN1
desc_address_fifo_q[27] => desc_address_fifo_q[27].IN1
desc_address_fifo_q[28] => desc_address_fifo_q[28].IN1
desc_address_fifo_q[29] => desc_address_fifo_q[29].IN1
desc_address_fifo_q[30] => desc_address_fifo_q[30].IN1
desc_address_fifo_q[31] => desc_address_fifo_q[31].IN1
descriptor_read_readdata[0] => descriptor_read_readdata[0].IN1
descriptor_read_readdata[1] => descriptor_read_readdata[1].IN1
descriptor_read_readdata[2] => descriptor_read_readdata[2].IN1
descriptor_read_readdata[3] => descriptor_read_readdata[3].IN1
descriptor_read_readdata[4] => descriptor_read_readdata[4].IN1
descriptor_read_readdata[5] => descriptor_read_readdata[5].IN1
descriptor_read_readdata[6] => descriptor_read_readdata[6].IN1
descriptor_read_readdata[7] => descriptor_read_readdata[7].IN1
descriptor_read_readdata[8] => descriptor_read_readdata[8].IN1
descriptor_read_readdata[9] => descriptor_read_readdata[9].IN1
descriptor_read_readdata[10] => descriptor_read_readdata[10].IN1
descriptor_read_readdata[11] => descriptor_read_readdata[11].IN1
descriptor_read_readdata[12] => descriptor_read_readdata[12].IN1
descriptor_read_readdata[13] => descriptor_read_readdata[13].IN1
descriptor_read_readdata[14] => descriptor_read_readdata[14].IN1
descriptor_read_readdata[15] => descriptor_read_readdata[15].IN1
descriptor_read_readdata[16] => descriptor_read_readdata[16].IN1
descriptor_read_readdata[17] => descriptor_read_readdata[17].IN1
descriptor_read_readdata[18] => descriptor_read_readdata[18].IN1
descriptor_read_readdata[19] => descriptor_read_readdata[19].IN1
descriptor_read_readdata[20] => descriptor_read_readdata[20].IN1
descriptor_read_readdata[21] => descriptor_read_readdata[21].IN1
descriptor_read_readdata[22] => descriptor_read_readdata[22].IN1
descriptor_read_readdata[23] => descriptor_read_readdata[23].IN1
descriptor_read_readdata[24] => descriptor_read_readdata[24].IN1
descriptor_read_readdata[25] => descriptor_read_readdata[25].IN1
descriptor_read_readdata[26] => descriptor_read_readdata[26].IN1
descriptor_read_readdata[27] => descriptor_read_readdata[27].IN1
descriptor_read_readdata[28] => descriptor_read_readdata[28].IN1
descriptor_read_readdata[29] => descriptor_read_readdata[29].IN1
descriptor_read_readdata[30] => descriptor_read_readdata[30].IN1
descriptor_read_readdata[31] => descriptor_read_readdata[31].IN1
descriptor_read_readdatavalid => descriptor_read_readdatavalid.IN1
descriptor_read_waitrequest => descriptor_read_waitrequest.IN1
descriptor_write_waitrequest => descriptor_write_waitrequest.IN1
read_go => read_go.IN1
reset => reset.IN1
reset_n => reset_n.IN3
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_empty => status_token_fifo_empty.IN2
status_token_fifo_q[0] => status_token_fifo_q[0].IN1
status_token_fifo_q[1] => status_token_fifo_q[1].IN1
status_token_fifo_q[2] => status_token_fifo_q[2].IN1
status_token_fifo_q[3] => status_token_fifo_q[3].IN1
status_token_fifo_q[4] => status_token_fifo_q[4].IN1
status_token_fifo_q[5] => status_token_fifo_q[5].IN1
status_token_fifo_q[6] => status_token_fifo_q[6].IN1
status_token_fifo_q[7] => status_token_fifo_q[7].IN1
status_token_fifo_q[8] => status_token_fifo_q[8].IN1
status_token_fifo_q[9] => status_token_fifo_q[9].IN1
status_token_fifo_q[10] => status_token_fifo_q[10].IN1
status_token_fifo_q[11] => status_token_fifo_q[11].IN1
status_token_fifo_q[12] => status_token_fifo_q[12].IN1
status_token_fifo_q[13] => status_token_fifo_q[13].IN1
status_token_fifo_q[14] => status_token_fifo_q[14].IN1
status_token_fifo_q[15] => status_token_fifo_q[15].IN1
status_token_fifo_q[16] => status_token_fifo_q[16].IN1
status_token_fifo_q[17] => status_token_fifo_q[17].IN1
status_token_fifo_q[18] => status_token_fifo_q[18].IN1
status_token_fifo_q[19] => status_token_fifo_q[19].IN1
status_token_fifo_q[20] => status_token_fifo_q[20].IN1
status_token_fifo_q[21] => status_token_fifo_q[21].IN1
status_token_fifo_q[22] => status_token_fifo_q[22].IN1
status_token_fifo_q[23] => status_token_fifo_q[23].IN1
command_fifo_data[0] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[1] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[2] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[3] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[4] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[5] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[6] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[7] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[8] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[9] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[10] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[11] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[12] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[13] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[14] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[15] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[16] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[17] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[18] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[19] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[20] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[21] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[22] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[23] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[24] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[25] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[26] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[27] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[28] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[29] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[30] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[31] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[32] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[33] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[34] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[35] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[36] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[37] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[38] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[39] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[40] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[41] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[42] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[43] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[44] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[45] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[46] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[47] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[48] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[49] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[50] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[51] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[52] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[53] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[54] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[55] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[56] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[57] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[58] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[59] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[60] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[61] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[62] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[63] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[64] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[65] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[66] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[67] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[68] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[69] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[70] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[71] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[72] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[73] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[74] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[75] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[76] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[77] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[78] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[79] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[80] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[81] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[82] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[83] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[84] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[85] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[86] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[87] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[88] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[89] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[90] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[91] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[92] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[93] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[94] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[95] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[96] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[97] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[98] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[99] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[100] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[101] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[102] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_data[103] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_data
command_fifo_wrreq <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.command_fifo_wrreq
csr_irq <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_irq
csr_readdata[0] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[1] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[2] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[3] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[4] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[5] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[6] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[7] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[8] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[9] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[10] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[11] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[12] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[13] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[14] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[15] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[16] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[17] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[18] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[19] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[20] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[21] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[22] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[23] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[24] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[25] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[26] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[27] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[28] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[29] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[30] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
csr_readdata[31] <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.csr_readdata
desc_address_fifo_data[0] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[1] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[2] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[3] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[4] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[5] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[6] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[7] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[8] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[9] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[10] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[11] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[12] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[13] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[14] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[15] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[16] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[17] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[18] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[19] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[20] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[21] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[22] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[23] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[24] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[25] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[26] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[27] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[28] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[29] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[30] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_data[31] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_data
desc_address_fifo_rdreq <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.desc_address_fifo_rdreq
desc_address_fifo_wrreq <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.desc_address_fifo_wrreq
descriptor_read_address[0] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[1] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[2] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[3] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[4] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[5] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[6] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[7] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[8] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[9] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[10] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[11] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[12] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[13] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[14] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[15] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[16] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[17] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[18] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[19] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[20] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[21] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[22] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[23] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[24] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[25] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[26] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[27] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[28] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[29] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[30] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_address[31] <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_address
descriptor_read_read <= descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma.descriptor_read_read
descriptor_write_address[0] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[1] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[2] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[3] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[4] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[5] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[6] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[7] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[8] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[9] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[10] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[11] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[12] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[13] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[14] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[15] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[16] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[17] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[18] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[19] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[20] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[21] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[22] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[23] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[24] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[25] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[26] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[27] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[28] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[29] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[30] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_address[31] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_address
descriptor_write_write <= descriptor_write_write.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[0] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[1] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[2] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[3] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[4] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[5] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[6] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[7] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[8] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[9] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[10] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[11] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[12] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[13] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[14] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[15] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[16] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[17] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[18] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[19] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[20] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[21] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[22] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[23] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[24] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[25] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[26] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[27] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[28] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[29] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[30] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
descriptor_write_writedata[31] <= descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma.descriptor_write_writedata
status_token_fifo_rdreq <= status_token_fifo_rdreq.DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma.sw_reset


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma
atlantic_error => always11.IN1
chain_run => busy.IN1
clk => csr_irq~reg0.CLK
clk => delayed_descriptor_counter[0].CLK
clk => delayed_descriptor_counter[1].CLK
clk => delayed_descriptor_counter[2].CLK
clk => delayed_descriptor_counter[3].CLK
clk => delayed_descriptor_counter[4].CLK
clk => delayed_descriptor_counter[5].CLK
clk => delayed_descriptor_counter[6].CLK
clk => delayed_descriptor_counter[7].CLK
clk => descriptor_counter[0].CLK
clk => descriptor_counter[1].CLK
clk => descriptor_counter[2].CLK
clk => descriptor_counter[3].CLK
clk => descriptor_counter[4].CLK
clk => descriptor_counter[5].CLK
clk => descriptor_counter[6].CLK
clk => descriptor_counter[7].CLK
clk => delayed_chain_completed.CLK
clk => delayed_descriptor_write_write.CLK
clk => delayed_eop_encountered.CLK
clk => error.CLK
clk => descriptor_completed.CLK
clk => delayed_csr_write.CLK
clk => chain_completed_int.CLK
clk => chain_completed.CLK
clk => busy.CLK
clk => descriptor_pointer_lower_reg[0].CLK
clk => descriptor_pointer_lower_reg[1].CLK
clk => descriptor_pointer_lower_reg[2].CLK
clk => descriptor_pointer_lower_reg[3].CLK
clk => descriptor_pointer_lower_reg[4].CLK
clk => descriptor_pointer_lower_reg[5].CLK
clk => descriptor_pointer_lower_reg[6].CLK
clk => descriptor_pointer_lower_reg[7].CLK
clk => descriptor_pointer_lower_reg[8].CLK
clk => descriptor_pointer_lower_reg[9].CLK
clk => descriptor_pointer_lower_reg[10].CLK
clk => descriptor_pointer_lower_reg[11].CLK
clk => descriptor_pointer_lower_reg[12].CLK
clk => descriptor_pointer_lower_reg[13].CLK
clk => descriptor_pointer_lower_reg[14].CLK
clk => descriptor_pointer_lower_reg[15].CLK
clk => descriptor_pointer_lower_reg[16].CLK
clk => descriptor_pointer_lower_reg[17].CLK
clk => descriptor_pointer_lower_reg[18].CLK
clk => descriptor_pointer_lower_reg[19].CLK
clk => descriptor_pointer_lower_reg[20].CLK
clk => descriptor_pointer_lower_reg[21].CLK
clk => descriptor_pointer_lower_reg[22].CLK
clk => descriptor_pointer_lower_reg[23].CLK
clk => descriptor_pointer_lower_reg[24].CLK
clk => descriptor_pointer_lower_reg[25].CLK
clk => descriptor_pointer_lower_reg[26].CLK
clk => descriptor_pointer_lower_reg[27].CLK
clk => descriptor_pointer_lower_reg[28].CLK
clk => descriptor_pointer_lower_reg[29].CLK
clk => descriptor_pointer_lower_reg[30].CLK
clk => descriptor_pointer_lower_reg[31].CLK
clk => descriptor_pointer_upper_reg[0].CLK
clk => descriptor_pointer_upper_reg[1].CLK
clk => descriptor_pointer_upper_reg[2].CLK
clk => descriptor_pointer_upper_reg[3].CLK
clk => descriptor_pointer_upper_reg[4].CLK
clk => descriptor_pointer_upper_reg[5].CLK
clk => descriptor_pointer_upper_reg[6].CLK
clk => descriptor_pointer_upper_reg[7].CLK
clk => descriptor_pointer_upper_reg[8].CLK
clk => descriptor_pointer_upper_reg[9].CLK
clk => descriptor_pointer_upper_reg[10].CLK
clk => descriptor_pointer_upper_reg[11].CLK
clk => descriptor_pointer_upper_reg[12].CLK
clk => descriptor_pointer_upper_reg[13].CLK
clk => descriptor_pointer_upper_reg[14].CLK
clk => descriptor_pointer_upper_reg[15].CLK
clk => descriptor_pointer_upper_reg[16].CLK
clk => descriptor_pointer_upper_reg[17].CLK
clk => descriptor_pointer_upper_reg[18].CLK
clk => descriptor_pointer_upper_reg[19].CLK
clk => descriptor_pointer_upper_reg[20].CLK
clk => descriptor_pointer_upper_reg[21].CLK
clk => descriptor_pointer_upper_reg[22].CLK
clk => descriptor_pointer_upper_reg[23].CLK
clk => descriptor_pointer_upper_reg[24].CLK
clk => descriptor_pointer_upper_reg[25].CLK
clk => descriptor_pointer_upper_reg[26].CLK
clk => descriptor_pointer_upper_reg[27].CLK
clk => descriptor_pointer_upper_reg[28].CLK
clk => descriptor_pointer_upper_reg[29].CLK
clk => descriptor_pointer_upper_reg[30].CLK
clk => descriptor_pointer_upper_reg[31].CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
clk => control_reg[11].CLK
clk => control_reg[12].CLK
clk => control_reg[13].CLK
clk => control_reg[14].CLK
clk => control_reg[15].CLK
clk => control_reg[16].CLK
clk => control_reg[17].CLK
clk => control_reg[18].CLK
clk => control_reg[19].CLK
clk => control_reg[20].CLK
clk => control_reg[21].CLK
clk => control_reg[22].CLK
clk => control_reg[23].CLK
clk => control_reg[24].CLK
clk => control_reg[25].CLK
clk => control_reg[26].CLK
clk => control_reg[27].CLK
clk => control_reg[28].CLK
clk => control_reg[29].CLK
clk => control_reg[30].CLK
clk => control_reg[31].CLK
clk => clear_interrupt.CLK
clk => delayed_run.CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
command_fifo_empty => busy.IN0
csr_address[0] => Equal0.IN3
csr_address[0] => Equal1.IN3
csr_address[0] => Equal2.IN3
csr_address[0] => Equal3.IN3
csr_address[1] => Equal0.IN2
csr_address[1] => Equal1.IN2
csr_address[1] => Equal2.IN2
csr_address[1] => Equal3.IN2
csr_address[2] => Equal0.IN1
csr_address[2] => Equal1.IN0
csr_address[2] => Equal2.IN1
csr_address[2] => Equal3.IN1
csr_address[3] => Equal0.IN0
csr_address[3] => Equal1.IN1
csr_address[3] => Equal2.IN0
csr_address[3] => Equal3.IN0
csr_chipselect => control_reg_en.IN1
csr_chipselect => descriptor_pointer_upper_reg_en.IN1
csr_chipselect => descriptor_pointer_lower_reg_en.IN1
csr_chipselect => csr_status.IN0
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_write => control_reg_en.IN1
csr_write => descriptor_pointer_upper_reg_en.IN1
csr_write => descriptor_pointer_lower_reg_en.IN1
csr_write => csr_status.IN1
csr_write => delayed_csr_write.DATAIN
csr_writedata[0] => clear_error.IN1
csr_writedata[0] => control_reg[0].DATAIN
csr_writedata[0] => descriptor_pointer_upper_reg[0].DATAIN
csr_writedata[0] => descriptor_pointer_lower_reg[0].DATAIN
csr_writedata[1] => control_reg[1].DATAIN
csr_writedata[1] => descriptor_pointer_upper_reg[1].DATAIN
csr_writedata[1] => descriptor_pointer_lower_reg[1].DATAIN
csr_writedata[2] => clear_descriptor_completed.IN1
csr_writedata[2] => control_reg[2].DATAIN
csr_writedata[2] => descriptor_pointer_upper_reg[2].DATAIN
csr_writedata[2] => descriptor_pointer_lower_reg[2].DATAIN
csr_writedata[3] => clear_chain_completed.IN1
csr_writedata[3] => control_reg[3].DATAIN
csr_writedata[3] => descriptor_pointer_upper_reg[3].DATAIN
csr_writedata[3] => descriptor_pointer_lower_reg[3].DATAIN
csr_writedata[4] => control_reg[4].DATAIN
csr_writedata[4] => descriptor_pointer_upper_reg[4].DATAIN
csr_writedata[4] => descriptor_pointer_lower_reg[4].DATAIN
csr_writedata[5] => clear_run.IN1
csr_writedata[5] => control_reg[5].DATAIN
csr_writedata[5] => descriptor_pointer_upper_reg[5].DATAIN
csr_writedata[5] => descriptor_pointer_lower_reg[5].DATAIN
csr_writedata[6] => control_reg[6].DATAIN
csr_writedata[6] => descriptor_pointer_upper_reg[6].DATAIN
csr_writedata[6] => descriptor_pointer_lower_reg[6].DATAIN
csr_writedata[7] => control_reg[7].DATAIN
csr_writedata[7] => descriptor_pointer_upper_reg[7].DATAIN
csr_writedata[7] => descriptor_pointer_lower_reg[7].DATAIN
csr_writedata[8] => control_reg[8].DATAIN
csr_writedata[8] => descriptor_pointer_upper_reg[8].DATAIN
csr_writedata[8] => descriptor_pointer_lower_reg[8].DATAIN
csr_writedata[9] => control_reg[9].DATAIN
csr_writedata[9] => descriptor_pointer_upper_reg[9].DATAIN
csr_writedata[9] => descriptor_pointer_lower_reg[9].DATAIN
csr_writedata[10] => control_reg[10].DATAIN
csr_writedata[10] => descriptor_pointer_upper_reg[10].DATAIN
csr_writedata[10] => descriptor_pointer_lower_reg[10].DATAIN
csr_writedata[11] => control_reg[11].DATAIN
csr_writedata[11] => descriptor_pointer_upper_reg[11].DATAIN
csr_writedata[11] => descriptor_pointer_lower_reg[11].DATAIN
csr_writedata[12] => control_reg[12].DATAIN
csr_writedata[12] => descriptor_pointer_upper_reg[12].DATAIN
csr_writedata[12] => descriptor_pointer_lower_reg[12].DATAIN
csr_writedata[13] => control_reg[13].DATAIN
csr_writedata[13] => descriptor_pointer_upper_reg[13].DATAIN
csr_writedata[13] => descriptor_pointer_lower_reg[13].DATAIN
csr_writedata[14] => control_reg[14].DATAIN
csr_writedata[14] => descriptor_pointer_upper_reg[14].DATAIN
csr_writedata[14] => descriptor_pointer_lower_reg[14].DATAIN
csr_writedata[15] => control_reg[15].DATAIN
csr_writedata[15] => descriptor_pointer_upper_reg[15].DATAIN
csr_writedata[15] => descriptor_pointer_lower_reg[15].DATAIN
csr_writedata[16] => control_reg[16].DATAIN
csr_writedata[16] => descriptor_pointer_upper_reg[16].DATAIN
csr_writedata[16] => descriptor_pointer_lower_reg[16].DATAIN
csr_writedata[17] => control_reg[17].DATAIN
csr_writedata[17] => descriptor_pointer_upper_reg[17].DATAIN
csr_writedata[17] => descriptor_pointer_lower_reg[17].DATAIN
csr_writedata[18] => control_reg[18].DATAIN
csr_writedata[18] => descriptor_pointer_upper_reg[18].DATAIN
csr_writedata[18] => descriptor_pointer_lower_reg[18].DATAIN
csr_writedata[19] => control_reg[19].DATAIN
csr_writedata[19] => descriptor_pointer_upper_reg[19].DATAIN
csr_writedata[19] => descriptor_pointer_lower_reg[19].DATAIN
csr_writedata[20] => control_reg[20].DATAIN
csr_writedata[20] => descriptor_pointer_upper_reg[20].DATAIN
csr_writedata[20] => descriptor_pointer_lower_reg[20].DATAIN
csr_writedata[21] => control_reg[21].DATAIN
csr_writedata[21] => descriptor_pointer_upper_reg[21].DATAIN
csr_writedata[21] => descriptor_pointer_lower_reg[21].DATAIN
csr_writedata[22] => control_reg[22].DATAIN
csr_writedata[22] => descriptor_pointer_upper_reg[22].DATAIN
csr_writedata[22] => descriptor_pointer_lower_reg[22].DATAIN
csr_writedata[23] => control_reg[23].DATAIN
csr_writedata[23] => descriptor_pointer_upper_reg[23].DATAIN
csr_writedata[23] => descriptor_pointer_lower_reg[23].DATAIN
csr_writedata[24] => control_reg[24].DATAIN
csr_writedata[24] => descriptor_pointer_upper_reg[24].DATAIN
csr_writedata[24] => descriptor_pointer_lower_reg[24].DATAIN
csr_writedata[25] => control_reg[25].DATAIN
csr_writedata[25] => descriptor_pointer_upper_reg[25].DATAIN
csr_writedata[25] => descriptor_pointer_lower_reg[25].DATAIN
csr_writedata[26] => control_reg[26].DATAIN
csr_writedata[26] => descriptor_pointer_upper_reg[26].DATAIN
csr_writedata[26] => descriptor_pointer_lower_reg[26].DATAIN
csr_writedata[27] => control_reg[27].DATAIN
csr_writedata[27] => descriptor_pointer_upper_reg[27].DATAIN
csr_writedata[27] => descriptor_pointer_lower_reg[27].DATAIN
csr_writedata[28] => control_reg[28].DATAIN
csr_writedata[28] => descriptor_pointer_upper_reg[28].DATAIN
csr_writedata[28] => descriptor_pointer_lower_reg[28].DATAIN
csr_writedata[29] => control_reg[29].DATAIN
csr_writedata[29] => descriptor_pointer_upper_reg[29].DATAIN
csr_writedata[29] => descriptor_pointer_lower_reg[29].DATAIN
csr_writedata[30] => control_reg[30].DATAIN
csr_writedata[30] => descriptor_pointer_upper_reg[30].DATAIN
csr_writedata[30] => descriptor_pointer_lower_reg[30].DATAIN
csr_writedata[31] => clear_interrupt.DATAB
csr_writedata[31] => descriptor_pointer_upper_reg[31].DATAIN
csr_writedata[31] => descriptor_pointer_lower_reg[31].DATAIN
desc_address_fifo_empty => busy.IN1
descriptor_write_busy => busy.IN1
descriptor_write_write => delayed_descriptor_write_write.DATAIN
descriptor_write_write => descriptor_write_write_fall.IN1
owned_by_hw => busy.IN1
owned_by_hw => always7.IN1
read_go => busy.IN1
reset_n => csr_readdata[0]~reg0.ACLR
reset_n => csr_readdata[1]~reg0.ACLR
reset_n => csr_readdata[2]~reg0.ACLR
reset_n => csr_readdata[3]~reg0.ACLR
reset_n => csr_readdata[4]~reg0.ACLR
reset_n => csr_readdata[5]~reg0.ACLR
reset_n => csr_readdata[6]~reg0.ACLR
reset_n => csr_readdata[7]~reg0.ACLR
reset_n => csr_readdata[8]~reg0.ACLR
reset_n => csr_readdata[9]~reg0.ACLR
reset_n => csr_readdata[10]~reg0.ACLR
reset_n => csr_readdata[11]~reg0.ACLR
reset_n => csr_readdata[12]~reg0.ACLR
reset_n => csr_readdata[13]~reg0.ACLR
reset_n => csr_readdata[14]~reg0.ACLR
reset_n => csr_readdata[15]~reg0.ACLR
reset_n => csr_readdata[16]~reg0.ACLR
reset_n => csr_readdata[17]~reg0.ACLR
reset_n => csr_readdata[18]~reg0.ACLR
reset_n => csr_readdata[19]~reg0.ACLR
reset_n => csr_readdata[20]~reg0.ACLR
reset_n => csr_readdata[21]~reg0.ACLR
reset_n => csr_readdata[22]~reg0.ACLR
reset_n => csr_readdata[23]~reg0.ACLR
reset_n => csr_readdata[24]~reg0.ACLR
reset_n => csr_readdata[25]~reg0.ACLR
reset_n => csr_readdata[26]~reg0.ACLR
reset_n => csr_readdata[27]~reg0.ACLR
reset_n => csr_readdata[28]~reg0.ACLR
reset_n => csr_readdata[29]~reg0.ACLR
reset_n => csr_readdata[30]~reg0.ACLR
reset_n => csr_readdata[31]~reg0.ACLR
reset_n => csr_irq~reg0.ACLR
reset_n => descriptor_pointer_lower_reg[0].ACLR
reset_n => descriptor_pointer_lower_reg[1].ACLR
reset_n => descriptor_pointer_lower_reg[2].ACLR
reset_n => descriptor_pointer_lower_reg[3].ACLR
reset_n => descriptor_pointer_lower_reg[4].ACLR
reset_n => descriptor_pointer_lower_reg[5].ACLR
reset_n => descriptor_pointer_lower_reg[6].ACLR
reset_n => descriptor_pointer_lower_reg[7].ACLR
reset_n => descriptor_pointer_lower_reg[8].ACLR
reset_n => descriptor_pointer_lower_reg[9].ACLR
reset_n => descriptor_pointer_lower_reg[10].ACLR
reset_n => descriptor_pointer_lower_reg[11].ACLR
reset_n => descriptor_pointer_lower_reg[12].ACLR
reset_n => descriptor_pointer_lower_reg[13].ACLR
reset_n => descriptor_pointer_lower_reg[14].ACLR
reset_n => descriptor_pointer_lower_reg[15].ACLR
reset_n => descriptor_pointer_lower_reg[16].ACLR
reset_n => descriptor_pointer_lower_reg[17].ACLR
reset_n => descriptor_pointer_lower_reg[18].ACLR
reset_n => descriptor_pointer_lower_reg[19].ACLR
reset_n => descriptor_pointer_lower_reg[20].ACLR
reset_n => descriptor_pointer_lower_reg[21].ACLR
reset_n => descriptor_pointer_lower_reg[22].ACLR
reset_n => descriptor_pointer_lower_reg[23].ACLR
reset_n => descriptor_pointer_lower_reg[24].ACLR
reset_n => descriptor_pointer_lower_reg[25].ACLR
reset_n => descriptor_pointer_lower_reg[26].ACLR
reset_n => descriptor_pointer_lower_reg[27].ACLR
reset_n => descriptor_pointer_lower_reg[28].ACLR
reset_n => descriptor_pointer_lower_reg[29].ACLR
reset_n => descriptor_pointer_lower_reg[30].ACLR
reset_n => descriptor_pointer_lower_reg[31].ACLR
reset_n => descriptor_pointer_upper_reg[0].ACLR
reset_n => descriptor_pointer_upper_reg[1].ACLR
reset_n => descriptor_pointer_upper_reg[2].ACLR
reset_n => descriptor_pointer_upper_reg[3].ACLR
reset_n => descriptor_pointer_upper_reg[4].ACLR
reset_n => descriptor_pointer_upper_reg[5].ACLR
reset_n => descriptor_pointer_upper_reg[6].ACLR
reset_n => descriptor_pointer_upper_reg[7].ACLR
reset_n => descriptor_pointer_upper_reg[8].ACLR
reset_n => descriptor_pointer_upper_reg[9].ACLR
reset_n => descriptor_pointer_upper_reg[10].ACLR
reset_n => descriptor_pointer_upper_reg[11].ACLR
reset_n => descriptor_pointer_upper_reg[12].ACLR
reset_n => descriptor_pointer_upper_reg[13].ACLR
reset_n => descriptor_pointer_upper_reg[14].ACLR
reset_n => descriptor_pointer_upper_reg[15].ACLR
reset_n => descriptor_pointer_upper_reg[16].ACLR
reset_n => descriptor_pointer_upper_reg[17].ACLR
reset_n => descriptor_pointer_upper_reg[18].ACLR
reset_n => descriptor_pointer_upper_reg[19].ACLR
reset_n => descriptor_pointer_upper_reg[20].ACLR
reset_n => descriptor_pointer_upper_reg[21].ACLR
reset_n => descriptor_pointer_upper_reg[22].ACLR
reset_n => descriptor_pointer_upper_reg[23].ACLR
reset_n => descriptor_pointer_upper_reg[24].ACLR
reset_n => descriptor_pointer_upper_reg[25].ACLR
reset_n => descriptor_pointer_upper_reg[26].ACLR
reset_n => descriptor_pointer_upper_reg[27].ACLR
reset_n => descriptor_pointer_upper_reg[28].ACLR
reset_n => descriptor_pointer_upper_reg[29].ACLR
reset_n => descriptor_pointer_upper_reg[30].ACLR
reset_n => descriptor_pointer_upper_reg[31].ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[12].ACLR
reset_n => control_reg[13].ACLR
reset_n => control_reg[14].ACLR
reset_n => control_reg[15].ACLR
reset_n => control_reg[16].ACLR
reset_n => control_reg[17].ACLR
reset_n => control_reg[18].ACLR
reset_n => control_reg[19].ACLR
reset_n => control_reg[20].ACLR
reset_n => control_reg[21].ACLR
reset_n => control_reg[22].ACLR
reset_n => control_reg[23].ACLR
reset_n => control_reg[24].ACLR
reset_n => control_reg[25].ACLR
reset_n => control_reg[26].ACLR
reset_n => control_reg[27].ACLR
reset_n => control_reg[28].ACLR
reset_n => control_reg[29].ACLR
reset_n => control_reg[30].ACLR
reset_n => control_reg[31].ACLR
reset_n => delayed_run.ACLR
reset_n => clear_interrupt.ACLR
reset_n => busy.ACLR
reset_n => chain_completed.ACLR
reset_n => chain_completed_int.ACLR
reset_n => delayed_csr_write.ACLR
reset_n => descriptor_completed.ACLR
reset_n => error.ACLR
reset_n => delayed_eop_encountered.ACLR
reset_n => delayed_descriptor_write_write.ACLR
reset_n => delayed_chain_completed.ACLR
reset_n => descriptor_counter[0].ACLR
reset_n => descriptor_counter[1].ACLR
reset_n => descriptor_counter[2].ACLR
reset_n => descriptor_counter[3].ACLR
reset_n => descriptor_counter[4].ACLR
reset_n => descriptor_counter[5].ACLR
reset_n => descriptor_counter[6].ACLR
reset_n => descriptor_counter[7].ACLR
reset_n => delayed_descriptor_counter[0].ACLR
reset_n => delayed_descriptor_counter[1].ACLR
reset_n => delayed_descriptor_counter[2].ACLR
reset_n => delayed_descriptor_counter[3].ACLR
reset_n => delayed_descriptor_counter[4].ACLR
reset_n => delayed_descriptor_counter[5].ACLR
reset_n => delayed_descriptor_counter[6].ACLR
reset_n => delayed_descriptor_counter[7].ACLR
status_token_fifo_empty => busy.IN1
status_token_fifo_rdreq => descriptor_counter[7].ENA
status_token_fifo_rdreq => descriptor_counter[6].ENA
status_token_fifo_rdreq => descriptor_counter[5].ENA
status_token_fifo_rdreq => descriptor_counter[4].ENA
status_token_fifo_rdreq => descriptor_counter[3].ENA
status_token_fifo_rdreq => descriptor_counter[2].ENA
status_token_fifo_rdreq => descriptor_counter[1].ENA
status_token_fifo_rdreq => descriptor_counter[0].ENA
csr_irq <= csr_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[0] <= descriptor_pointer_lower_reg[0].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[1] <= descriptor_pointer_lower_reg[1].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[2] <= descriptor_pointer_lower_reg[2].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[3] <= descriptor_pointer_lower_reg[3].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[4] <= descriptor_pointer_lower_reg[4].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[5] <= descriptor_pointer_lower_reg[5].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[6] <= descriptor_pointer_lower_reg[6].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[7] <= descriptor_pointer_lower_reg[7].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[8] <= descriptor_pointer_lower_reg[8].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[9] <= descriptor_pointer_lower_reg[9].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[10] <= descriptor_pointer_lower_reg[10].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[11] <= descriptor_pointer_lower_reg[11].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[12] <= descriptor_pointer_lower_reg[12].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[13] <= descriptor_pointer_lower_reg[13].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[14] <= descriptor_pointer_lower_reg[14].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[15] <= descriptor_pointer_lower_reg[15].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[16] <= descriptor_pointer_lower_reg[16].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[17] <= descriptor_pointer_lower_reg[17].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[18] <= descriptor_pointer_lower_reg[18].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[19] <= descriptor_pointer_lower_reg[19].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[20] <= descriptor_pointer_lower_reg[20].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[21] <= descriptor_pointer_lower_reg[21].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[22] <= descriptor_pointer_lower_reg[22].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[23] <= descriptor_pointer_lower_reg[23].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[24] <= descriptor_pointer_lower_reg[24].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[25] <= descriptor_pointer_lower_reg[25].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[26] <= descriptor_pointer_lower_reg[26].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[27] <= descriptor_pointer_lower_reg[27].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[28] <= descriptor_pointer_lower_reg[28].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[29] <= descriptor_pointer_lower_reg[29].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[30] <= descriptor_pointer_lower_reg[30].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_lower_reg_out[31] <= descriptor_pointer_lower_reg[31].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[0] <= descriptor_pointer_upper_reg[0].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[1] <= descriptor_pointer_upper_reg[1].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[2] <= descriptor_pointer_upper_reg[2].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[3] <= descriptor_pointer_upper_reg[3].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[4] <= descriptor_pointer_upper_reg[4].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[5] <= descriptor_pointer_upper_reg[5].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[6] <= descriptor_pointer_upper_reg[6].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[7] <= descriptor_pointer_upper_reg[7].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[8] <= descriptor_pointer_upper_reg[8].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[9] <= descriptor_pointer_upper_reg[9].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[10] <= descriptor_pointer_upper_reg[10].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[11] <= descriptor_pointer_upper_reg[11].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[12] <= descriptor_pointer_upper_reg[12].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[13] <= descriptor_pointer_upper_reg[13].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[14] <= descriptor_pointer_upper_reg[14].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[15] <= descriptor_pointer_upper_reg[15].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[16] <= descriptor_pointer_upper_reg[16].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[17] <= descriptor_pointer_upper_reg[17].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[18] <= descriptor_pointer_upper_reg[18].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[19] <= descriptor_pointer_upper_reg[19].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[20] <= descriptor_pointer_upper_reg[20].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[21] <= descriptor_pointer_upper_reg[21].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[22] <= descriptor_pointer_upper_reg[22].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[23] <= descriptor_pointer_upper_reg[23].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[24] <= descriptor_pointer_upper_reg[24].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[25] <= descriptor_pointer_upper_reg[25].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[26] <= descriptor_pointer_upper_reg[26].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[27] <= descriptor_pointer_upper_reg[27].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[28] <= descriptor_pointer_upper_reg[28].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[29] <= descriptor_pointer_upper_reg[29].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[30] <= descriptor_pointer_upper_reg[30].DB_MAX_OUTPUT_PORT_TYPE
descriptor_pointer_upper_reg_out[31] <= descriptor_pointer_upper_reg[31].DB_MAX_OUTPUT_PORT_TYPE
park <= control_reg[17].DB_MAX_OUTPUT_PORT_TYPE
run <= run.DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= control_reg[16].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma
clk => clk.IN1
command_fifo_full => fifos_not_full.IN0
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
desc_address_fifo_full => fifos_not_full.IN1
descriptor_pointer_lower_reg_out[0] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[1] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[2] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[3] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[4] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[5] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[6] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[7] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[8] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[9] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[10] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[11] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[12] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[13] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[14] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[15] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[16] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[17] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[18] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[19] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[20] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[21] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[22] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[23] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[24] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[25] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[26] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[27] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[28] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[29] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[30] => desc_reg.DATAB
descriptor_pointer_lower_reg_out[31] => desc_reg.DATAB
descriptor_pointer_upper_reg_out[0] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[1] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[2] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[3] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[4] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[5] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[6] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[7] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[8] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[9] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[10] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[11] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[12] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[13] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[14] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[15] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[16] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[17] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[18] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[19] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[20] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[21] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[22] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[23] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[24] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[25] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[26] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[27] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[28] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[29] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[30] => ~NO_FANOUT~
descriptor_pointer_upper_reg_out[31] => ~NO_FANOUT~
descriptor_read_readdata[0] => desc_assembler[224].DATAIN
descriptor_read_readdata[1] => desc_assembler[225].DATAIN
descriptor_read_readdata[2] => desc_assembler[226].DATAIN
descriptor_read_readdata[3] => desc_assembler[227].DATAIN
descriptor_read_readdata[4] => desc_assembler[228].DATAIN
descriptor_read_readdata[5] => desc_assembler[229].DATAIN
descriptor_read_readdata[6] => desc_assembler[230].DATAIN
descriptor_read_readdata[7] => desc_assembler[231].DATAIN
descriptor_read_readdata[8] => desc_assembler[232].DATAIN
descriptor_read_readdata[9] => desc_assembler[233].DATAIN
descriptor_read_readdata[10] => desc_assembler[234].DATAIN
descriptor_read_readdata[11] => desc_assembler[235].DATAIN
descriptor_read_readdata[12] => desc_assembler[236].DATAIN
descriptor_read_readdata[13] => desc_assembler[237].DATAIN
descriptor_read_readdata[14] => desc_assembler[238].DATAIN
descriptor_read_readdata[15] => desc_assembler[239].DATAIN
descriptor_read_readdata[16] => desc_assembler[240].DATAIN
descriptor_read_readdata[17] => desc_assembler[241].DATAIN
descriptor_read_readdata[18] => desc_assembler[242].DATAIN
descriptor_read_readdata[19] => desc_assembler[243].DATAIN
descriptor_read_readdata[20] => desc_assembler[244].DATAIN
descriptor_read_readdata[21] => desc_assembler[245].DATAIN
descriptor_read_readdata[22] => desc_assembler[246].DATAIN
descriptor_read_readdata[23] => desc_assembler[247].DATAIN
descriptor_read_readdata[24] => desc_assembler[248].DATAIN
descriptor_read_readdata[25] => desc_assembler[249].DATAIN
descriptor_read_readdata[26] => desc_assembler[250].DATAIN
descriptor_read_readdata[27] => desc_assembler[251].DATAIN
descriptor_read_readdata[28] => desc_assembler[252].DATAIN
descriptor_read_readdata[29] => desc_assembler[253].DATAIN
descriptor_read_readdata[30] => desc_assembler[254].DATAIN
descriptor_read_readdata[31] => desc_assembler[255].DATAIN
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => received_desc_counter.OUTPUTSELECT
descriptor_read_readdatavalid => desc_assembler[255].ENA
descriptor_read_readdatavalid => desc_assembler[254].ENA
descriptor_read_readdatavalid => desc_assembler[253].ENA
descriptor_read_readdatavalid => desc_assembler[252].ENA
descriptor_read_readdatavalid => desc_assembler[251].ENA
descriptor_read_readdatavalid => desc_assembler[250].ENA
descriptor_read_readdatavalid => desc_assembler[249].ENA
descriptor_read_readdatavalid => desc_assembler[248].ENA
descriptor_read_readdatavalid => desc_assembler[247].ENA
descriptor_read_readdatavalid => desc_assembler[246].ENA
descriptor_read_readdatavalid => desc_assembler[245].ENA
descriptor_read_readdatavalid => desc_assembler[244].ENA
descriptor_read_readdatavalid => desc_assembler[243].ENA
descriptor_read_readdatavalid => desc_assembler[242].ENA
descriptor_read_readdatavalid => desc_assembler[241].ENA
descriptor_read_readdatavalid => desc_assembler[240].ENA
descriptor_read_readdatavalid => desc_assembler[239].ENA
descriptor_read_readdatavalid => desc_assembler[238].ENA
descriptor_read_readdatavalid => desc_assembler[237].ENA
descriptor_read_readdatavalid => desc_assembler[236].ENA
descriptor_read_readdatavalid => desc_assembler[235].ENA
descriptor_read_readdatavalid => desc_assembler[234].ENA
descriptor_read_readdatavalid => desc_assembler[233].ENA
descriptor_read_readdatavalid => desc_assembler[232].ENA
descriptor_read_readdatavalid => desc_assembler[231].ENA
descriptor_read_readdatavalid => desc_assembler[230].ENA
descriptor_read_readdatavalid => desc_assembler[229].ENA
descriptor_read_readdatavalid => desc_assembler[228].ENA
descriptor_read_readdatavalid => desc_assembler[227].ENA
descriptor_read_readdatavalid => desc_assembler[226].ENA
descriptor_read_readdatavalid => desc_assembler[225].ENA
descriptor_read_readdatavalid => desc_assembler[224].ENA
descriptor_read_readdatavalid => desc_assembler[223].ENA
descriptor_read_readdatavalid => desc_assembler[222].ENA
descriptor_read_readdatavalid => desc_assembler[221].ENA
descriptor_read_readdatavalid => desc_assembler[220].ENA
descriptor_read_readdatavalid => desc_assembler[219].ENA
descriptor_read_readdatavalid => desc_assembler[218].ENA
descriptor_read_readdatavalid => desc_assembler[217].ENA
descriptor_read_readdatavalid => desc_assembler[216].ENA
descriptor_read_readdatavalid => desc_assembler[215].ENA
descriptor_read_readdatavalid => desc_assembler[214].ENA
descriptor_read_readdatavalid => desc_assembler[213].ENA
descriptor_read_readdatavalid => desc_assembler[212].ENA
descriptor_read_readdatavalid => desc_assembler[211].ENA
descriptor_read_readdatavalid => desc_assembler[210].ENA
descriptor_read_readdatavalid => desc_assembler[209].ENA
descriptor_read_readdatavalid => desc_assembler[208].ENA
descriptor_read_readdatavalid => desc_assembler[207].ENA
descriptor_read_readdatavalid => desc_assembler[206].ENA
descriptor_read_readdatavalid => desc_assembler[205].ENA
descriptor_read_readdatavalid => desc_assembler[204].ENA
descriptor_read_readdatavalid => desc_assembler[203].ENA
descriptor_read_readdatavalid => desc_assembler[202].ENA
descriptor_read_readdatavalid => desc_assembler[201].ENA
descriptor_read_readdatavalid => desc_assembler[200].ENA
descriptor_read_readdatavalid => desc_assembler[199].ENA
descriptor_read_readdatavalid => desc_assembler[198].ENA
descriptor_read_readdatavalid => desc_assembler[197].ENA
descriptor_read_readdatavalid => desc_assembler[196].ENA
descriptor_read_readdatavalid => desc_assembler[195].ENA
descriptor_read_readdatavalid => desc_assembler[194].ENA
descriptor_read_readdatavalid => desc_assembler[193].ENA
descriptor_read_readdatavalid => desc_assembler[192].ENA
descriptor_read_readdatavalid => desc_assembler[191].ENA
descriptor_read_readdatavalid => desc_assembler[190].ENA
descriptor_read_readdatavalid => desc_assembler[189].ENA
descriptor_read_readdatavalid => desc_assembler[188].ENA
descriptor_read_readdatavalid => desc_assembler[187].ENA
descriptor_read_readdatavalid => desc_assembler[186].ENA
descriptor_read_readdatavalid => desc_assembler[185].ENA
descriptor_read_readdatavalid => desc_assembler[184].ENA
descriptor_read_readdatavalid => desc_assembler[183].ENA
descriptor_read_readdatavalid => desc_assembler[182].ENA
descriptor_read_readdatavalid => desc_assembler[181].ENA
descriptor_read_readdatavalid => desc_assembler[180].ENA
descriptor_read_readdatavalid => desc_assembler[179].ENA
descriptor_read_readdatavalid => desc_assembler[178].ENA
descriptor_read_readdatavalid => desc_assembler[177].ENA
descriptor_read_readdatavalid => desc_assembler[176].ENA
descriptor_read_readdatavalid => desc_assembler[175].ENA
descriptor_read_readdatavalid => desc_assembler[174].ENA
descriptor_read_readdatavalid => desc_assembler[173].ENA
descriptor_read_readdatavalid => desc_assembler[172].ENA
descriptor_read_readdatavalid => desc_assembler[171].ENA
descriptor_read_readdatavalid => desc_assembler[170].ENA
descriptor_read_readdatavalid => desc_assembler[169].ENA
descriptor_read_readdatavalid => desc_assembler[168].ENA
descriptor_read_readdatavalid => desc_assembler[167].ENA
descriptor_read_readdatavalid => desc_assembler[166].ENA
descriptor_read_readdatavalid => desc_assembler[165].ENA
descriptor_read_readdatavalid => desc_assembler[164].ENA
descriptor_read_readdatavalid => desc_assembler[163].ENA
descriptor_read_readdatavalid => desc_assembler[162].ENA
descriptor_read_readdatavalid => desc_assembler[161].ENA
descriptor_read_readdatavalid => desc_assembler[160].ENA
descriptor_read_readdatavalid => desc_assembler[159].ENA
descriptor_read_readdatavalid => desc_assembler[158].ENA
descriptor_read_readdatavalid => desc_assembler[157].ENA
descriptor_read_readdatavalid => desc_assembler[156].ENA
descriptor_read_readdatavalid => desc_assembler[155].ENA
descriptor_read_readdatavalid => desc_assembler[154].ENA
descriptor_read_readdatavalid => desc_assembler[153].ENA
descriptor_read_readdatavalid => desc_assembler[152].ENA
descriptor_read_readdatavalid => desc_assembler[151].ENA
descriptor_read_readdatavalid => desc_assembler[150].ENA
descriptor_read_readdatavalid => desc_assembler[149].ENA
descriptor_read_readdatavalid => desc_assembler[148].ENA
descriptor_read_readdatavalid => desc_assembler[147].ENA
descriptor_read_readdatavalid => desc_assembler[146].ENA
descriptor_read_readdatavalid => desc_assembler[145].ENA
descriptor_read_readdatavalid => desc_assembler[144].ENA
descriptor_read_readdatavalid => desc_assembler[143].ENA
descriptor_read_readdatavalid => desc_assembler[142].ENA
descriptor_read_readdatavalid => desc_assembler[141].ENA
descriptor_read_readdatavalid => desc_assembler[140].ENA
descriptor_read_readdatavalid => desc_assembler[139].ENA
descriptor_read_readdatavalid => desc_assembler[138].ENA
descriptor_read_readdatavalid => desc_assembler[137].ENA
descriptor_read_readdatavalid => desc_assembler[136].ENA
descriptor_read_readdatavalid => desc_assembler[135].ENA
descriptor_read_readdatavalid => desc_assembler[134].ENA
descriptor_read_readdatavalid => desc_assembler[133].ENA
descriptor_read_readdatavalid => desc_assembler[132].ENA
descriptor_read_readdatavalid => desc_assembler[131].ENA
descriptor_read_readdatavalid => desc_assembler[130].ENA
descriptor_read_readdatavalid => desc_assembler[129].ENA
descriptor_read_readdatavalid => desc_assembler[128].ENA
descriptor_read_readdatavalid => desc_assembler[127].ENA
descriptor_read_readdatavalid => desc_assembler[126].ENA
descriptor_read_readdatavalid => desc_assembler[125].ENA
descriptor_read_readdatavalid => desc_assembler[124].ENA
descriptor_read_readdatavalid => desc_assembler[123].ENA
descriptor_read_readdatavalid => desc_assembler[122].ENA
descriptor_read_readdatavalid => desc_assembler[121].ENA
descriptor_read_readdatavalid => desc_assembler[120].ENA
descriptor_read_readdatavalid => desc_assembler[119].ENA
descriptor_read_readdatavalid => desc_assembler[118].ENA
descriptor_read_readdatavalid => desc_assembler[117].ENA
descriptor_read_readdatavalid => desc_assembler[116].ENA
descriptor_read_readdatavalid => desc_assembler[115].ENA
descriptor_read_readdatavalid => desc_assembler[114].ENA
descriptor_read_readdatavalid => desc_assembler[113].ENA
descriptor_read_readdatavalid => desc_assembler[112].ENA
descriptor_read_readdatavalid => desc_assembler[111].ENA
descriptor_read_readdatavalid => desc_assembler[110].ENA
descriptor_read_readdatavalid => desc_assembler[109].ENA
descriptor_read_readdatavalid => desc_assembler[108].ENA
descriptor_read_readdatavalid => desc_assembler[107].ENA
descriptor_read_readdatavalid => desc_assembler[106].ENA
descriptor_read_readdatavalid => desc_assembler[105].ENA
descriptor_read_readdatavalid => desc_assembler[104].ENA
descriptor_read_readdatavalid => desc_assembler[103].ENA
descriptor_read_readdatavalid => desc_assembler[102].ENA
descriptor_read_readdatavalid => desc_assembler[101].ENA
descriptor_read_readdatavalid => desc_assembler[100].ENA
descriptor_read_readdatavalid => desc_assembler[99].ENA
descriptor_read_readdatavalid => desc_assembler[98].ENA
descriptor_read_readdatavalid => desc_assembler[97].ENA
descriptor_read_readdatavalid => desc_assembler[96].ENA
descriptor_read_readdatavalid => desc_assembler[95].ENA
descriptor_read_readdatavalid => desc_assembler[94].ENA
descriptor_read_readdatavalid => desc_assembler[93].ENA
descriptor_read_readdatavalid => desc_assembler[92].ENA
descriptor_read_readdatavalid => desc_assembler[91].ENA
descriptor_read_readdatavalid => desc_assembler[90].ENA
descriptor_read_readdatavalid => desc_assembler[89].ENA
descriptor_read_readdatavalid => desc_assembler[88].ENA
descriptor_read_readdatavalid => desc_assembler[87].ENA
descriptor_read_readdatavalid => desc_assembler[86].ENA
descriptor_read_readdatavalid => desc_assembler[85].ENA
descriptor_read_readdatavalid => desc_assembler[84].ENA
descriptor_read_readdatavalid => desc_assembler[83].ENA
descriptor_read_readdatavalid => desc_assembler[82].ENA
descriptor_read_readdatavalid => desc_assembler[81].ENA
descriptor_read_readdatavalid => desc_assembler[80].ENA
descriptor_read_readdatavalid => desc_assembler[79].ENA
descriptor_read_readdatavalid => desc_assembler[78].ENA
descriptor_read_readdatavalid => desc_assembler[77].ENA
descriptor_read_readdatavalid => desc_assembler[76].ENA
descriptor_read_readdatavalid => desc_assembler[75].ENA
descriptor_read_readdatavalid => desc_assembler[74].ENA
descriptor_read_readdatavalid => desc_assembler[73].ENA
descriptor_read_readdatavalid => desc_assembler[72].ENA
descriptor_read_readdatavalid => desc_assembler[71].ENA
descriptor_read_readdatavalid => desc_assembler[70].ENA
descriptor_read_readdatavalid => desc_assembler[69].ENA
descriptor_read_readdatavalid => desc_assembler[68].ENA
descriptor_read_readdatavalid => desc_assembler[67].ENA
descriptor_read_readdatavalid => desc_assembler[66].ENA
descriptor_read_readdatavalid => desc_assembler[65].ENA
descriptor_read_readdatavalid => desc_assembler[64].ENA
descriptor_read_readdatavalid => desc_assembler[63].ENA
descriptor_read_readdatavalid => desc_assembler[62].ENA
descriptor_read_readdatavalid => desc_assembler[61].ENA
descriptor_read_readdatavalid => desc_assembler[60].ENA
descriptor_read_readdatavalid => desc_assembler[59].ENA
descriptor_read_readdatavalid => desc_assembler[58].ENA
descriptor_read_readdatavalid => desc_assembler[57].ENA
descriptor_read_readdatavalid => desc_assembler[56].ENA
descriptor_read_readdatavalid => desc_assembler[55].ENA
descriptor_read_readdatavalid => desc_assembler[54].ENA
descriptor_read_readdatavalid => desc_assembler[53].ENA
descriptor_read_readdatavalid => desc_assembler[52].ENA
descriptor_read_readdatavalid => desc_assembler[51].ENA
descriptor_read_readdatavalid => desc_assembler[50].ENA
descriptor_read_readdatavalid => desc_assembler[49].ENA
descriptor_read_readdatavalid => desc_assembler[48].ENA
descriptor_read_readdatavalid => desc_assembler[47].ENA
descriptor_read_readdatavalid => desc_assembler[46].ENA
descriptor_read_readdatavalid => desc_assembler[45].ENA
descriptor_read_readdatavalid => desc_assembler[44].ENA
descriptor_read_readdatavalid => desc_assembler[43].ENA
descriptor_read_readdatavalid => desc_assembler[42].ENA
descriptor_read_readdatavalid => desc_assembler[41].ENA
descriptor_read_readdatavalid => desc_assembler[40].ENA
descriptor_read_readdatavalid => desc_assembler[39].ENA
descriptor_read_readdatavalid => desc_assembler[38].ENA
descriptor_read_readdatavalid => desc_assembler[37].ENA
descriptor_read_readdatavalid => desc_assembler[36].ENA
descriptor_read_readdatavalid => desc_assembler[35].ENA
descriptor_read_readdatavalid => desc_assembler[34].ENA
descriptor_read_readdatavalid => desc_assembler[33].ENA
descriptor_read_readdatavalid => desc_assembler[32].ENA
descriptor_read_readdatavalid => desc_assembler[31].ENA
descriptor_read_readdatavalid => desc_assembler[30].ENA
descriptor_read_readdatavalid => desc_assembler[29].ENA
descriptor_read_readdatavalid => desc_assembler[28].ENA
descriptor_read_readdatavalid => desc_assembler[27].ENA
descriptor_read_readdatavalid => desc_assembler[26].ENA
descriptor_read_readdatavalid => desc_assembler[25].ENA
descriptor_read_readdatavalid => desc_assembler[24].ENA
descriptor_read_readdatavalid => desc_assembler[23].ENA
descriptor_read_readdatavalid => desc_assembler[22].ENA
descriptor_read_readdatavalid => desc_assembler[21].ENA
descriptor_read_readdatavalid => desc_assembler[20].ENA
descriptor_read_readdatavalid => desc_assembler[19].ENA
descriptor_read_readdatavalid => desc_assembler[18].ENA
descriptor_read_readdatavalid => desc_assembler[17].ENA
descriptor_read_readdatavalid => desc_assembler[16].ENA
descriptor_read_readdatavalid => desc_assembler[15].ENA
descriptor_read_readdatavalid => desc_assembler[14].ENA
descriptor_read_readdatavalid => desc_assembler[13].ENA
descriptor_read_readdatavalid => desc_assembler[12].ENA
descriptor_read_readdatavalid => desc_assembler[11].ENA
descriptor_read_readdatavalid => desc_assembler[10].ENA
descriptor_read_readdatavalid => desc_assembler[9].ENA
descriptor_read_readdatavalid => desc_assembler[8].ENA
descriptor_read_readdatavalid => desc_assembler[7].ENA
descriptor_read_readdatavalid => desc_assembler[6].ENA
descriptor_read_readdatavalid => desc_assembler[5].ENA
descriptor_read_readdatavalid => desc_assembler[4].ENA
descriptor_read_readdatavalid => desc_assembler[3].ENA
descriptor_read_readdatavalid => desc_assembler[2].ENA
descriptor_read_readdatavalid => desc_assembler[1].ENA
descriptor_read_readdatavalid => desc_assembler[0].ENA
descriptor_read_waitrequest => posted_desc_counter.IN1
descriptor_read_waitrequest => desc_read_start.ENA
descriptor_read_waitrequest => descriptor_read_read~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[31]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[30]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[29]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[28]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[27]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[26]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[25]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[24]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[23]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[22]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[21]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[20]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[19]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[18]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[17]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[16]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[15]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[14]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[13]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[12]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[11]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[10]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[9]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[8]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[7]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[6]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[5]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[4]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[3]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[2]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[1]~reg0.ENA
descriptor_read_waitrequest => descriptor_read_address[0]~reg0.ENA
reset => reset.IN1
reset_n => desc_assembler[0].ACLR
reset_n => desc_assembler[1].ACLR
reset_n => desc_assembler[2].ACLR
reset_n => desc_assembler[3].ACLR
reset_n => desc_assembler[4].ACLR
reset_n => desc_assembler[5].ACLR
reset_n => desc_assembler[6].ACLR
reset_n => desc_assembler[7].ACLR
reset_n => desc_assembler[8].ACLR
reset_n => desc_assembler[9].ACLR
reset_n => desc_assembler[10].ACLR
reset_n => desc_assembler[11].ACLR
reset_n => desc_assembler[12].ACLR
reset_n => desc_assembler[13].ACLR
reset_n => desc_assembler[14].ACLR
reset_n => desc_assembler[15].ACLR
reset_n => desc_assembler[16].ACLR
reset_n => desc_assembler[17].ACLR
reset_n => desc_assembler[18].ACLR
reset_n => desc_assembler[19].ACLR
reset_n => desc_assembler[20].ACLR
reset_n => desc_assembler[21].ACLR
reset_n => desc_assembler[22].ACLR
reset_n => desc_assembler[23].ACLR
reset_n => desc_assembler[24].ACLR
reset_n => desc_assembler[25].ACLR
reset_n => desc_assembler[26].ACLR
reset_n => desc_assembler[27].ACLR
reset_n => desc_assembler[28].ACLR
reset_n => desc_assembler[29].ACLR
reset_n => desc_assembler[30].ACLR
reset_n => desc_assembler[31].ACLR
reset_n => desc_assembler[32].ACLR
reset_n => desc_assembler[33].ACLR
reset_n => desc_assembler[34].ACLR
reset_n => desc_assembler[35].ACLR
reset_n => desc_assembler[36].ACLR
reset_n => desc_assembler[37].ACLR
reset_n => desc_assembler[38].ACLR
reset_n => desc_assembler[39].ACLR
reset_n => desc_assembler[40].ACLR
reset_n => desc_assembler[41].ACLR
reset_n => desc_assembler[42].ACLR
reset_n => desc_assembler[43].ACLR
reset_n => desc_assembler[44].ACLR
reset_n => desc_assembler[45].ACLR
reset_n => desc_assembler[46].ACLR
reset_n => desc_assembler[47].ACLR
reset_n => desc_assembler[48].ACLR
reset_n => desc_assembler[49].ACLR
reset_n => desc_assembler[50].ACLR
reset_n => desc_assembler[51].ACLR
reset_n => desc_assembler[52].ACLR
reset_n => desc_assembler[53].ACLR
reset_n => desc_assembler[54].ACLR
reset_n => desc_assembler[55].ACLR
reset_n => desc_assembler[56].ACLR
reset_n => desc_assembler[57].ACLR
reset_n => desc_assembler[58].ACLR
reset_n => desc_assembler[59].ACLR
reset_n => desc_assembler[60].ACLR
reset_n => desc_assembler[61].ACLR
reset_n => desc_assembler[62].ACLR
reset_n => desc_assembler[63].ACLR
reset_n => desc_assembler[64].ACLR
reset_n => desc_assembler[65].ACLR
reset_n => desc_assembler[66].ACLR
reset_n => desc_assembler[67].ACLR
reset_n => desc_assembler[68].ACLR
reset_n => desc_assembler[69].ACLR
reset_n => desc_assembler[70].ACLR
reset_n => desc_assembler[71].ACLR
reset_n => desc_assembler[72].ACLR
reset_n => desc_assembler[73].ACLR
reset_n => desc_assembler[74].ACLR
reset_n => desc_assembler[75].ACLR
reset_n => desc_assembler[76].ACLR
reset_n => desc_assembler[77].ACLR
reset_n => desc_assembler[78].ACLR
reset_n => desc_assembler[79].ACLR
reset_n => desc_assembler[80].ACLR
reset_n => desc_assembler[81].ACLR
reset_n => desc_assembler[82].ACLR
reset_n => desc_assembler[83].ACLR
reset_n => desc_assembler[84].ACLR
reset_n => desc_assembler[85].ACLR
reset_n => desc_assembler[86].ACLR
reset_n => desc_assembler[87].ACLR
reset_n => desc_assembler[88].ACLR
reset_n => desc_assembler[89].ACLR
reset_n => desc_assembler[90].ACLR
reset_n => desc_assembler[91].ACLR
reset_n => desc_assembler[92].ACLR
reset_n => desc_assembler[93].ACLR
reset_n => desc_assembler[94].ACLR
reset_n => desc_assembler[95].ACLR
reset_n => desc_assembler[96].ACLR
reset_n => desc_assembler[97].ACLR
reset_n => desc_assembler[98].ACLR
reset_n => desc_assembler[99].ACLR
reset_n => desc_assembler[100].ACLR
reset_n => desc_assembler[101].ACLR
reset_n => desc_assembler[102].ACLR
reset_n => desc_assembler[103].ACLR
reset_n => desc_assembler[104].ACLR
reset_n => desc_assembler[105].ACLR
reset_n => desc_assembler[106].ACLR
reset_n => desc_assembler[107].ACLR
reset_n => desc_assembler[108].ACLR
reset_n => desc_assembler[109].ACLR
reset_n => desc_assembler[110].ACLR
reset_n => desc_assembler[111].ACLR
reset_n => desc_assembler[112].ACLR
reset_n => desc_assembler[113].ACLR
reset_n => desc_assembler[114].ACLR
reset_n => desc_assembler[115].ACLR
reset_n => desc_assembler[116].ACLR
reset_n => desc_assembler[117].ACLR
reset_n => desc_assembler[118].ACLR
reset_n => desc_assembler[119].ACLR
reset_n => desc_assembler[120].ACLR
reset_n => desc_assembler[121].ACLR
reset_n => desc_assembler[122].ACLR
reset_n => desc_assembler[123].ACLR
reset_n => desc_assembler[124].ACLR
reset_n => desc_assembler[125].ACLR
reset_n => desc_assembler[126].ACLR
reset_n => desc_assembler[127].ACLR
reset_n => desc_assembler[128].ACLR
reset_n => desc_assembler[129].ACLR
reset_n => desc_assembler[130].ACLR
reset_n => desc_assembler[131].ACLR
reset_n => desc_assembler[132].ACLR
reset_n => desc_assembler[133].ACLR
reset_n => desc_assembler[134].ACLR
reset_n => desc_assembler[135].ACLR
reset_n => desc_assembler[136].ACLR
reset_n => desc_assembler[137].ACLR
reset_n => desc_assembler[138].ACLR
reset_n => desc_assembler[139].ACLR
reset_n => desc_assembler[140].ACLR
reset_n => desc_assembler[141].ACLR
reset_n => desc_assembler[142].ACLR
reset_n => desc_assembler[143].ACLR
reset_n => desc_assembler[144].ACLR
reset_n => desc_assembler[145].ACLR
reset_n => desc_assembler[146].ACLR
reset_n => desc_assembler[147].ACLR
reset_n => desc_assembler[148].ACLR
reset_n => desc_assembler[149].ACLR
reset_n => desc_assembler[150].ACLR
reset_n => desc_assembler[151].ACLR
reset_n => desc_assembler[152].ACLR
reset_n => desc_assembler[153].ACLR
reset_n => desc_assembler[154].ACLR
reset_n => desc_assembler[155].ACLR
reset_n => desc_assembler[156].ACLR
reset_n => desc_assembler[157].ACLR
reset_n => desc_assembler[158].ACLR
reset_n => desc_assembler[159].ACLR
reset_n => desc_assembler[160].ACLR
reset_n => desc_assembler[161].ACLR
reset_n => desc_assembler[162].ACLR
reset_n => desc_assembler[163].ACLR
reset_n => desc_assembler[164].ACLR
reset_n => desc_assembler[165].ACLR
reset_n => desc_assembler[166].ACLR
reset_n => desc_assembler[167].ACLR
reset_n => desc_assembler[168].ACLR
reset_n => desc_assembler[169].ACLR
reset_n => desc_assembler[170].ACLR
reset_n => desc_assembler[171].ACLR
reset_n => desc_assembler[172].ACLR
reset_n => desc_assembler[173].ACLR
reset_n => desc_assembler[174].ACLR
reset_n => desc_assembler[175].ACLR
reset_n => desc_assembler[176].ACLR
reset_n => desc_assembler[177].ACLR
reset_n => desc_assembler[178].ACLR
reset_n => desc_assembler[179].ACLR
reset_n => desc_assembler[180].ACLR
reset_n => desc_assembler[181].ACLR
reset_n => desc_assembler[182].ACLR
reset_n => desc_assembler[183].ACLR
reset_n => desc_assembler[184].ACLR
reset_n => desc_assembler[185].ACLR
reset_n => desc_assembler[186].ACLR
reset_n => desc_assembler[187].ACLR
reset_n => desc_assembler[188].ACLR
reset_n => desc_assembler[189].ACLR
reset_n => desc_assembler[190].ACLR
reset_n => desc_assembler[191].ACLR
reset_n => desc_assembler[192].ACLR
reset_n => desc_assembler[193].ACLR
reset_n => desc_assembler[194].ACLR
reset_n => desc_assembler[195].ACLR
reset_n => desc_assembler[196].ACLR
reset_n => desc_assembler[197].ACLR
reset_n => desc_assembler[198].ACLR
reset_n => desc_assembler[199].ACLR
reset_n => desc_assembler[200].ACLR
reset_n => desc_assembler[201].ACLR
reset_n => desc_assembler[202].ACLR
reset_n => desc_assembler[203].ACLR
reset_n => desc_assembler[204].ACLR
reset_n => desc_assembler[205].ACLR
reset_n => desc_assembler[206].ACLR
reset_n => desc_assembler[207].ACLR
reset_n => desc_assembler[208].ACLR
reset_n => desc_assembler[209].ACLR
reset_n => desc_assembler[210].ACLR
reset_n => desc_assembler[211].ACLR
reset_n => desc_assembler[212].ACLR
reset_n => desc_assembler[213].ACLR
reset_n => desc_assembler[214].ACLR
reset_n => desc_assembler[215].ACLR
reset_n => desc_assembler[216].ACLR
reset_n => desc_assembler[217].ACLR
reset_n => desc_assembler[218].ACLR
reset_n => desc_assembler[219].ACLR
reset_n => desc_assembler[220].ACLR
reset_n => desc_assembler[221].ACLR
reset_n => desc_assembler[222].ACLR
reset_n => desc_assembler[223].ACLR
reset_n => desc_assembler[224].ACLR
reset_n => desc_assembler[225].ACLR
reset_n => desc_assembler[226].ACLR
reset_n => desc_assembler[227].ACLR
reset_n => desc_assembler[228].ACLR
reset_n => desc_assembler[229].ACLR
reset_n => desc_assembler[230].ACLR
reset_n => desc_assembler[231].ACLR
reset_n => desc_assembler[232].ACLR
reset_n => desc_assembler[233].ACLR
reset_n => desc_assembler[234].ACLR
reset_n => desc_assembler[235].ACLR
reset_n => desc_assembler[236].ACLR
reset_n => desc_assembler[237].ACLR
reset_n => desc_assembler[238].ACLR
reset_n => desc_assembler[239].ACLR
reset_n => desc_assembler[240].ACLR
reset_n => desc_assembler[241].ACLR
reset_n => desc_assembler[242].ACLR
reset_n => desc_assembler[243].ACLR
reset_n => desc_assembler[244].ACLR
reset_n => desc_assembler[245].ACLR
reset_n => desc_assembler[246].ACLR
reset_n => desc_assembler[247].ACLR
reset_n => desc_assembler[248].ACLR
reset_n => desc_assembler[249].ACLR
reset_n => desc_assembler[250].ACLR
reset_n => desc_assembler[251].ACLR
reset_n => desc_assembler[252].ACLR
reset_n => desc_assembler[253].ACLR
reset_n => desc_assembler[254].ACLR
reset_n => desc_assembler[255].ACLR
reset_n => desc_reg[0].ACLR
reset_n => desc_reg[1].ACLR
reset_n => desc_reg[2].ACLR
reset_n => desc_reg[3].ACLR
reset_n => desc_reg[4].ACLR
reset_n => desc_reg[5].ACLR
reset_n => desc_reg[6].ACLR
reset_n => desc_reg[7].ACLR
reset_n => desc_reg[8].ACLR
reset_n => desc_reg[9].ACLR
reset_n => desc_reg[10].ACLR
reset_n => desc_reg[11].ACLR
reset_n => desc_reg[12].ACLR
reset_n => desc_reg[13].ACLR
reset_n => desc_reg[14].ACLR
reset_n => desc_reg[15].ACLR
reset_n => desc_reg[16].ACLR
reset_n => desc_reg[17].ACLR
reset_n => desc_reg[18].ACLR
reset_n => desc_reg[19].ACLR
reset_n => desc_reg[20].ACLR
reset_n => desc_reg[21].ACLR
reset_n => desc_reg[22].ACLR
reset_n => desc_reg[23].ACLR
reset_n => desc_reg[24].ACLR
reset_n => desc_reg[25].ACLR
reset_n => desc_reg[26].ACLR
reset_n => desc_reg[27].ACLR
reset_n => desc_reg[28].ACLR
reset_n => desc_reg[29].ACLR
reset_n => desc_reg[30].ACLR
reset_n => desc_reg[31].ACLR
reset_n => desc_reg[64].ACLR
reset_n => desc_reg[65].ACLR
reset_n => desc_reg[66].ACLR
reset_n => desc_reg[67].ACLR
reset_n => desc_reg[68].ACLR
reset_n => desc_reg[69].ACLR
reset_n => desc_reg[70].ACLR
reset_n => desc_reg[71].ACLR
reset_n => desc_reg[72].ACLR
reset_n => desc_reg[73].ACLR
reset_n => desc_reg[74].ACLR
reset_n => desc_reg[75].ACLR
reset_n => desc_reg[76].ACLR
reset_n => desc_reg[77].ACLR
reset_n => desc_reg[78].ACLR
reset_n => desc_reg[79].ACLR
reset_n => desc_reg[80].ACLR
reset_n => desc_reg[81].ACLR
reset_n => desc_reg[82].ACLR
reset_n => desc_reg[83].ACLR
reset_n => desc_reg[84].ACLR
reset_n => desc_reg[85].ACLR
reset_n => desc_reg[86].ACLR
reset_n => desc_reg[87].ACLR
reset_n => desc_reg[88].ACLR
reset_n => desc_reg[89].ACLR
reset_n => desc_reg[90].ACLR
reset_n => desc_reg[91].ACLR
reset_n => desc_reg[92].ACLR
reset_n => desc_reg[93].ACLR
reset_n => desc_reg[94].ACLR
reset_n => desc_reg[95].ACLR
reset_n => desc_reg[128].ACLR
reset_n => desc_reg[129].ACLR
reset_n => desc_reg[130].ACLR
reset_n => desc_reg[131].ACLR
reset_n => desc_reg[132].ACLR
reset_n => desc_reg[133].ACLR
reset_n => desc_reg[134].ACLR
reset_n => desc_reg[135].ACLR
reset_n => desc_reg[136].ACLR
reset_n => desc_reg[137].ACLR
reset_n => desc_reg[138].ACLR
reset_n => desc_reg[139].ACLR
reset_n => desc_reg[140].ACLR
reset_n => desc_reg[141].ACLR
reset_n => desc_reg[142].ACLR
reset_n => desc_reg[143].ACLR
reset_n => desc_reg[144].ACLR
reset_n => desc_reg[145].ACLR
reset_n => desc_reg[146].ACLR
reset_n => desc_reg[147].ACLR
reset_n => desc_reg[148].ACLR
reset_n => desc_reg[149].ACLR
reset_n => desc_reg[150].ACLR
reset_n => desc_reg[151].ACLR
reset_n => desc_reg[152].ACLR
reset_n => desc_reg[153].ACLR
reset_n => desc_reg[154].ACLR
reset_n => desc_reg[155].ACLR
reset_n => desc_reg[156].ACLR
reset_n => desc_reg[157].ACLR
reset_n => desc_reg[158].ACLR
reset_n => desc_reg[159].ACLR
reset_n => desc_reg[192].ACLR
reset_n => desc_reg[193].ACLR
reset_n => desc_reg[194].ACLR
reset_n => desc_reg[195].ACLR
reset_n => desc_reg[196].ACLR
reset_n => desc_reg[197].ACLR
reset_n => desc_reg[198].ACLR
reset_n => desc_reg[199].ACLR
reset_n => desc_reg[200].ACLR
reset_n => desc_reg[201].ACLR
reset_n => desc_reg[202].ACLR
reset_n => desc_reg[203].ACLR
reset_n => desc_reg[204].ACLR
reset_n => desc_reg[205].ACLR
reset_n => desc_reg[206].ACLR
reset_n => desc_reg[207].ACLR
reset_n => desc_reg[208].ACLR
reset_n => desc_reg[209].ACLR
reset_n => desc_reg[210].ACLR
reset_n => desc_reg[211].ACLR
reset_n => desc_reg[212].ACLR
reset_n => desc_reg[213].ACLR
reset_n => desc_reg[214].ACLR
reset_n => desc_reg[215].ACLR
reset_n => desc_reg[216].ACLR
reset_n => desc_reg[217].ACLR
reset_n => desc_reg[218].ACLR
reset_n => desc_reg[219].ACLR
reset_n => desc_reg[220].ACLR
reset_n => desc_reg[221].ACLR
reset_n => desc_reg[222].ACLR
reset_n => desc_reg[223].ACLR
reset_n => desc_reg[248].ACLR
reset_n => desc_reg[249].ACLR
reset_n => desc_reg[250].ACLR
reset_n => desc_reg[251].ACLR
reset_n => desc_reg[252].ACLR
reset_n => desc_reg[253].ACLR
reset_n => desc_reg[254].ACLR
reset_n => desc_reg[255].ACLR
reset_n => chain_run~reg0.ACLR
reset_n => desc_address_fifo_data[0]~reg0.ACLR
reset_n => desc_address_fifo_data[1]~reg0.ACLR
reset_n => desc_address_fifo_data[2]~reg0.ACLR
reset_n => desc_address_fifo_data[3]~reg0.ACLR
reset_n => desc_address_fifo_data[4]~reg0.ACLR
reset_n => desc_address_fifo_data[5]~reg0.ACLR
reset_n => desc_address_fifo_data[6]~reg0.ACLR
reset_n => desc_address_fifo_data[7]~reg0.ACLR
reset_n => desc_address_fifo_data[8]~reg0.ACLR
reset_n => desc_address_fifo_data[9]~reg0.ACLR
reset_n => desc_address_fifo_data[10]~reg0.ACLR
reset_n => desc_address_fifo_data[11]~reg0.ACLR
reset_n => desc_address_fifo_data[12]~reg0.ACLR
reset_n => desc_address_fifo_data[13]~reg0.ACLR
reset_n => desc_address_fifo_data[14]~reg0.ACLR
reset_n => desc_address_fifo_data[15]~reg0.ACLR
reset_n => desc_address_fifo_data[16]~reg0.ACLR
reset_n => desc_address_fifo_data[17]~reg0.ACLR
reset_n => desc_address_fifo_data[18]~reg0.ACLR
reset_n => desc_address_fifo_data[19]~reg0.ACLR
reset_n => desc_address_fifo_data[20]~reg0.ACLR
reset_n => desc_address_fifo_data[21]~reg0.ACLR
reset_n => desc_address_fifo_data[22]~reg0.ACLR
reset_n => desc_address_fifo_data[23]~reg0.ACLR
reset_n => desc_address_fifo_data[24]~reg0.ACLR
reset_n => desc_address_fifo_data[25]~reg0.ACLR
reset_n => desc_address_fifo_data[26]~reg0.ACLR
reset_n => desc_address_fifo_data[27]~reg0.ACLR
reset_n => desc_address_fifo_data[28]~reg0.ACLR
reset_n => desc_address_fifo_data[29]~reg0.ACLR
reset_n => desc_address_fifo_data[30]~reg0.ACLR
reset_n => desc_address_fifo_data[31]~reg0.ACLR
reset_n => descriptor_read_address[0]~reg0.ACLR
reset_n => descriptor_read_address[1]~reg0.ACLR
reset_n => descriptor_read_address[2]~reg0.ACLR
reset_n => descriptor_read_address[3]~reg0.ACLR
reset_n => descriptor_read_address[4]~reg0.ACLR
reset_n => descriptor_read_address[5]~reg0.ACLR
reset_n => descriptor_read_address[6]~reg0.ACLR
reset_n => descriptor_read_address[7]~reg0.ACLR
reset_n => descriptor_read_address[8]~reg0.ACLR
reset_n => descriptor_read_address[9]~reg0.ACLR
reset_n => descriptor_read_address[10]~reg0.ACLR
reset_n => descriptor_read_address[11]~reg0.ACLR
reset_n => descriptor_read_address[12]~reg0.ACLR
reset_n => descriptor_read_address[13]~reg0.ACLR
reset_n => descriptor_read_address[14]~reg0.ACLR
reset_n => descriptor_read_address[15]~reg0.ACLR
reset_n => descriptor_read_address[16]~reg0.ACLR
reset_n => descriptor_read_address[17]~reg0.ACLR
reset_n => descriptor_read_address[18]~reg0.ACLR
reset_n => descriptor_read_address[19]~reg0.ACLR
reset_n => descriptor_read_address[20]~reg0.ACLR
reset_n => descriptor_read_address[21]~reg0.ACLR
reset_n => descriptor_read_address[22]~reg0.ACLR
reset_n => descriptor_read_address[23]~reg0.ACLR
reset_n => descriptor_read_address[24]~reg0.ACLR
reset_n => descriptor_read_address[25]~reg0.ACLR
reset_n => descriptor_read_address[26]~reg0.ACLR
reset_n => descriptor_read_address[27]~reg0.ACLR
reset_n => descriptor_read_address[28]~reg0.ACLR
reset_n => descriptor_read_address[29]~reg0.ACLR
reset_n => descriptor_read_address[30]~reg0.ACLR
reset_n => descriptor_read_address[31]~reg0.ACLR
reset_n => descriptor_read_read~reg0.ACLR
reset_n => command_fifo_wrreq~reg0.ACLR
reset_n => delayed_desc_reg_en.ACLR
reset_n => received_desc_counter[0].ACLR
reset_n => received_desc_counter[1].ACLR
reset_n => received_desc_counter[2].ACLR
reset_n => received_desc_counter[3].ACLR
reset_n => posted_desc_counter[0].ACLR
reset_n => posted_desc_counter[1].ACLR
reset_n => posted_desc_counter[2].ACLR
reset_n => posted_desc_counter[3].ACLR
reset_n => desc_read_start.ACLR
reset_n => posted_read_queued.ACLR
reset_n => delayed_run.ACLR
run => chain_run.IN1
run => run_rising_edge_in.IN1
run => delayed_run.DATAIN
atlantic_channel[0] <= controlbitsfifo_data[3].DB_MAX_OUTPUT_PORT_TYPE
atlantic_channel[1] <= controlbitsfifo_data[4].DB_MAX_OUTPUT_PORT_TYPE
atlantic_channel[2] <= controlbitsfifo_data[5].DB_MAX_OUTPUT_PORT_TYPE
atlantic_channel[3] <= controlbitsfifo_data[6].DB_MAX_OUTPUT_PORT_TYPE
chain_run <= chain_run~reg0.DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[0] <= desc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[1] <= desc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[2] <= desc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[3] <= desc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[4] <= desc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[5] <= desc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[6] <= desc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[7] <= desc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[8] <= desc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[9] <= desc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[10] <= desc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[11] <= desc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[12] <= desc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[13] <= desc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[14] <= desc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[15] <= desc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[16] <= desc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[17] <= desc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[18] <= desc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[19] <= desc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[20] <= desc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[21] <= desc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[22] <= desc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[23] <= desc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[24] <= desc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[25] <= desc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[26] <= desc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[27] <= desc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[28] <= desc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[29] <= desc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[30] <= desc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[31] <= desc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[32] <= desc_reg[64].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[33] <= desc_reg[65].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[34] <= desc_reg[66].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[35] <= desc_reg[67].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[36] <= desc_reg[68].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[37] <= desc_reg[69].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[38] <= desc_reg[70].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[39] <= desc_reg[71].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[40] <= desc_reg[72].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[41] <= desc_reg[73].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[42] <= desc_reg[74].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[43] <= desc_reg[75].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[44] <= desc_reg[76].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[45] <= desc_reg[77].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[46] <= desc_reg[78].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[47] <= desc_reg[79].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[48] <= desc_reg[80].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[49] <= desc_reg[81].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[50] <= desc_reg[82].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[51] <= desc_reg[83].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[52] <= desc_reg[84].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[53] <= desc_reg[85].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[54] <= desc_reg[86].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[55] <= desc_reg[87].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[56] <= desc_reg[88].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[57] <= desc_reg[89].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[58] <= desc_reg[90].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[59] <= desc_reg[91].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[60] <= desc_reg[92].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[61] <= desc_reg[93].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[62] <= desc_reg[94].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[63] <= desc_reg[95].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[64] <= desc_reg[192].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[65] <= desc_reg[193].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[66] <= desc_reg[194].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[67] <= desc_reg[195].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[68] <= desc_reg[196].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[69] <= desc_reg[197].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[70] <= desc_reg[198].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[71] <= desc_reg[199].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[72] <= desc_reg[200].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[73] <= desc_reg[201].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[74] <= desc_reg[202].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[75] <= desc_reg[203].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[76] <= desc_reg[204].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[77] <= desc_reg[205].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[78] <= desc_reg[206].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[79] <= desc_reg[207].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[80] <= desc_reg[208].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[81] <= desc_reg[209].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[82] <= desc_reg[210].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[83] <= desc_reg[211].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[84] <= desc_reg[212].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[85] <= desc_reg[213].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[86] <= desc_reg[214].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[87] <= desc_reg[215].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[88] <= desc_reg[216].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[89] <= desc_reg[217].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[90] <= desc_reg[218].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[91] <= desc_reg[219].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[92] <= desc_reg[220].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[93] <= desc_reg[221].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[94] <= desc_reg[222].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[95] <= desc_reg[223].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[96] <= controlbitsfifo_data[0].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[97] <= controlbitsfifo_data[1].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[98] <= controlbitsfifo_data[2].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[99] <= controlbitsfifo_data[3].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[100] <= controlbitsfifo_data[4].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[101] <= controlbitsfifo_data[5].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[102] <= controlbitsfifo_data[6].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_data[103] <= desc_reg[255].DB_MAX_OUTPUT_PORT_TYPE
command_fifo_wrreq <= controlbitsfifo_wrreq.DB_MAX_OUTPUT_PORT_TYPE
control[0] <= controlbitsfifo_data[0].DB_MAX_OUTPUT_PORT_TYPE
control[1] <= controlbitsfifo_data[1].DB_MAX_OUTPUT_PORT_TYPE
control[2] <= controlbitsfifo_data[2].DB_MAX_OUTPUT_PORT_TYPE
control[3] <= controlbitsfifo_data[3].DB_MAX_OUTPUT_PORT_TYPE
control[4] <= controlbitsfifo_data[4].DB_MAX_OUTPUT_PORT_TYPE
control[5] <= controlbitsfifo_data[5].DB_MAX_OUTPUT_PORT_TYPE
control[6] <= controlbitsfifo_data[6].DB_MAX_OUTPUT_PORT_TYPE
control[7] <= desc_reg[255].DB_MAX_OUTPUT_PORT_TYPE
controlbitsfifo_q[0] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[1] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[2] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[3] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[4] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[5] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
controlbitsfifo_q[6] <= descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo.controlbitsfifo_q
desc_address_fifo_data[0] <= desc_address_fifo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[1] <= desc_address_fifo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[2] <= desc_address_fifo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[3] <= desc_address_fifo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[4] <= desc_address_fifo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[5] <= desc_address_fifo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[6] <= desc_address_fifo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[7] <= desc_address_fifo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[8] <= desc_address_fifo_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[9] <= desc_address_fifo_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[10] <= desc_address_fifo_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[11] <= desc_address_fifo_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[12] <= desc_address_fifo_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[13] <= desc_address_fifo_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[14] <= desc_address_fifo_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[15] <= desc_address_fifo_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[16] <= desc_address_fifo_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[17] <= desc_address_fifo_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[18] <= desc_address_fifo_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[19] <= desc_address_fifo_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[20] <= desc_address_fifo_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[21] <= desc_address_fifo_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[22] <= desc_address_fifo_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[23] <= desc_address_fifo_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[24] <= desc_address_fifo_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[25] <= desc_address_fifo_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[26] <= desc_address_fifo_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[27] <= desc_address_fifo_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[28] <= desc_address_fifo_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[29] <= desc_address_fifo_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[30] <= desc_address_fifo_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_data[31] <= desc_address_fifo_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_wrreq <= controlbitsfifo_wrreq.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[0] <= descriptor_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[1] <= descriptor_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[2] <= descriptor_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[3] <= descriptor_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[4] <= descriptor_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[5] <= descriptor_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[6] <= descriptor_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[7] <= descriptor_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[8] <= descriptor_read_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[9] <= descriptor_read_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[10] <= descriptor_read_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[11] <= descriptor_read_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[12] <= descriptor_read_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[13] <= descriptor_read_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[14] <= descriptor_read_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[15] <= descriptor_read_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[16] <= descriptor_read_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[17] <= descriptor_read_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[18] <= descriptor_read_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[19] <= descriptor_read_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[20] <= descriptor_read_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[21] <= descriptor_read_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[22] <= descriptor_read_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[23] <= descriptor_read_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[24] <= descriptor_read_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[25] <= descriptor_read_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[26] <= descriptor_read_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[27] <= descriptor_read_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[28] <= descriptor_read_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[29] <= descriptor_read_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[30] <= descriptor_read_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_address[31] <= descriptor_read_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_read_read <= descriptor_read_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
generate_eop <= controlbitsfifo_data[0].DB_MAX_OUTPUT_PORT_TYPE
next_desc[0] <= desc_reg[128].DB_MAX_OUTPUT_PORT_TYPE
next_desc[1] <= desc_reg[129].DB_MAX_OUTPUT_PORT_TYPE
next_desc[2] <= desc_reg[130].DB_MAX_OUTPUT_PORT_TYPE
next_desc[3] <= desc_reg[131].DB_MAX_OUTPUT_PORT_TYPE
next_desc[4] <= desc_reg[132].DB_MAX_OUTPUT_PORT_TYPE
next_desc[5] <= desc_reg[133].DB_MAX_OUTPUT_PORT_TYPE
next_desc[6] <= desc_reg[134].DB_MAX_OUTPUT_PORT_TYPE
next_desc[7] <= desc_reg[135].DB_MAX_OUTPUT_PORT_TYPE
next_desc[8] <= desc_reg[136].DB_MAX_OUTPUT_PORT_TYPE
next_desc[9] <= desc_reg[137].DB_MAX_OUTPUT_PORT_TYPE
next_desc[10] <= desc_reg[138].DB_MAX_OUTPUT_PORT_TYPE
next_desc[11] <= desc_reg[139].DB_MAX_OUTPUT_PORT_TYPE
next_desc[12] <= desc_reg[140].DB_MAX_OUTPUT_PORT_TYPE
next_desc[13] <= desc_reg[141].DB_MAX_OUTPUT_PORT_TYPE
next_desc[14] <= desc_reg[142].DB_MAX_OUTPUT_PORT_TYPE
next_desc[15] <= desc_reg[143].DB_MAX_OUTPUT_PORT_TYPE
next_desc[16] <= desc_reg[144].DB_MAX_OUTPUT_PORT_TYPE
next_desc[17] <= desc_reg[145].DB_MAX_OUTPUT_PORT_TYPE
next_desc[18] <= desc_reg[146].DB_MAX_OUTPUT_PORT_TYPE
next_desc[19] <= desc_reg[147].DB_MAX_OUTPUT_PORT_TYPE
next_desc[20] <= desc_reg[148].DB_MAX_OUTPUT_PORT_TYPE
next_desc[21] <= desc_reg[149].DB_MAX_OUTPUT_PORT_TYPE
next_desc[22] <= desc_reg[150].DB_MAX_OUTPUT_PORT_TYPE
next_desc[23] <= desc_reg[151].DB_MAX_OUTPUT_PORT_TYPE
next_desc[24] <= desc_reg[152].DB_MAX_OUTPUT_PORT_TYPE
next_desc[25] <= desc_reg[153].DB_MAX_OUTPUT_PORT_TYPE
next_desc[26] <= desc_reg[154].DB_MAX_OUTPUT_PORT_TYPE
next_desc[27] <= desc_reg[155].DB_MAX_OUTPUT_PORT_TYPE
next_desc[28] <= desc_reg[156].DB_MAX_OUTPUT_PORT_TYPE
next_desc[29] <= desc_reg[157].DB_MAX_OUTPUT_PORT_TYPE
next_desc[30] <= desc_reg[158].DB_MAX_OUTPUT_PORT_TYPE
next_desc[31] <= desc_reg[159].DB_MAX_OUTPUT_PORT_TYPE
owned_by_hw <= desc_reg[255].DB_MAX_OUTPUT_PORT_TYPE
read_fixed_address <= controlbitsfifo_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_fixed_address <= controlbitsfifo_data[2].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo
clk => clk.IN1
controlbitsfifo_data[0] => controlbitsfifo_data[0].IN1
controlbitsfifo_data[1] => controlbitsfifo_data[1].IN1
controlbitsfifo_data[2] => controlbitsfifo_data[2].IN1
controlbitsfifo_data[3] => controlbitsfifo_data[3].IN1
controlbitsfifo_data[4] => controlbitsfifo_data[4].IN1
controlbitsfifo_data[5] => controlbitsfifo_data[5].IN1
controlbitsfifo_data[6] => controlbitsfifo_data[6].IN1
controlbitsfifo_rdreq => controlbitsfifo_rdreq.IN1
controlbitsfifo_wrreq => controlbitsfifo_wrreq.IN1
reset => reset.IN1
controlbitsfifo_empty <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.empty
controlbitsfifo_full <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.full
controlbitsfifo_q[0] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[1] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[2] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[3] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[4] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[5] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q
controlbitsfifo_q[6] <= scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo.q


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_drc:auto_generated.data[0]
data[0][1] => mux_drc:auto_generated.data[1]
data[0][2] => mux_drc:auto_generated.data[2]
data[0][3] => mux_drc:auto_generated.data[3]
data[0][4] => mux_drc:auto_generated.data[4]
data[0][5] => mux_drc:auto_generated.data[5]
data[0][6] => mux_drc:auto_generated.data[6]
data[1][0] => mux_drc:auto_generated.data[7]
data[1][1] => mux_drc:auto_generated.data[8]
data[1][2] => mux_drc:auto_generated.data[9]
data[1][3] => mux_drc:auto_generated.data[10]
data[1][4] => mux_drc:auto_generated.data[11]
data[1][5] => mux_drc:auto_generated.data[12]
data[1][6] => mux_drc:auto_generated.data[13]
sel[0] => mux_drc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_drc:auto_generated.result[0]
result[1] <= mux_drc:auto_generated.result[1]
result[2] <= mux_drc:auto_generated.result[2]
result[3] <= mux_drc:auto_generated.result[3]
result[4] <= mux_drc:auto_generated.result[4]
result[5] <= mux_drc:auto_generated.result[5]
result[6] <= mux_drc:auto_generated.result[6]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_0bf:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0bf:auto_generated.cnt_en
updown => cntr_0bf:auto_generated.updown
aclr => cntr_0bf:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_0bf:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_0bf:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[6].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_6fg:auto_generated.dataa[0]
datab[0] => cmpr_6fg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6fg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_6fg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_6fg:auto_generated.dataa[0]
datab[0] => cmpr_6fg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6fg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_6fg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma
clk => status_token_fifo_rdreq~reg0.CLK
clk => descriptor_write_write~reg0.CLK
clk => descriptor_write_write0.CLK
clk => descriptor_write_address[0]~reg0.CLK
clk => descriptor_write_address[1]~reg0.CLK
clk => descriptor_write_address[2]~reg0.CLK
clk => descriptor_write_address[3]~reg0.CLK
clk => descriptor_write_address[4]~reg0.CLK
clk => descriptor_write_address[5]~reg0.CLK
clk => descriptor_write_address[6]~reg0.CLK
clk => descriptor_write_address[7]~reg0.CLK
clk => descriptor_write_address[8]~reg0.CLK
clk => descriptor_write_address[9]~reg0.CLK
clk => descriptor_write_address[10]~reg0.CLK
clk => descriptor_write_address[11]~reg0.CLK
clk => descriptor_write_address[12]~reg0.CLK
clk => descriptor_write_address[13]~reg0.CLK
clk => descriptor_write_address[14]~reg0.CLK
clk => descriptor_write_address[15]~reg0.CLK
clk => descriptor_write_address[16]~reg0.CLK
clk => descriptor_write_address[17]~reg0.CLK
clk => descriptor_write_address[18]~reg0.CLK
clk => descriptor_write_address[19]~reg0.CLK
clk => descriptor_write_address[20]~reg0.CLK
clk => descriptor_write_address[21]~reg0.CLK
clk => descriptor_write_address[22]~reg0.CLK
clk => descriptor_write_address[23]~reg0.CLK
clk => descriptor_write_address[24]~reg0.CLK
clk => descriptor_write_address[25]~reg0.CLK
clk => descriptor_write_address[26]~reg0.CLK
clk => descriptor_write_address[27]~reg0.CLK
clk => descriptor_write_address[28]~reg0.CLK
clk => descriptor_write_address[29]~reg0.CLK
clk => descriptor_write_address[30]~reg0.CLK
clk => descriptor_write_address[31]~reg0.CLK
clk => descriptor_write_writedata[0]~reg0.CLK
clk => descriptor_write_writedata[1]~reg0.CLK
clk => descriptor_write_writedata[2]~reg0.CLK
clk => descriptor_write_writedata[3]~reg0.CLK
clk => descriptor_write_writedata[4]~reg0.CLK
clk => descriptor_write_writedata[5]~reg0.CLK
clk => descriptor_write_writedata[6]~reg0.CLK
clk => descriptor_write_writedata[7]~reg0.CLK
clk => descriptor_write_writedata[8]~reg0.CLK
clk => descriptor_write_writedata[9]~reg0.CLK
clk => descriptor_write_writedata[10]~reg0.CLK
clk => descriptor_write_writedata[11]~reg0.CLK
clk => descriptor_write_writedata[12]~reg0.CLK
clk => descriptor_write_writedata[13]~reg0.CLK
clk => descriptor_write_writedata[14]~reg0.CLK
clk => descriptor_write_writedata[15]~reg0.CLK
clk => descriptor_write_writedata[16]~reg0.CLK
clk => descriptor_write_writedata[17]~reg0.CLK
clk => descriptor_write_writedata[18]~reg0.CLK
clk => descriptor_write_writedata[19]~reg0.CLK
clk => descriptor_write_writedata[20]~reg0.CLK
clk => descriptor_write_writedata[21]~reg0.CLK
clk => descriptor_write_writedata[22]~reg0.CLK
clk => descriptor_write_writedata[23]~reg0.CLK
clk => descriptor_write_writedata[24]~reg0.CLK
clk => descriptor_write_writedata[25]~reg0.CLK
clk => descriptor_write_writedata[26]~reg0.CLK
clk => descriptor_write_writedata[27]~reg0.CLK
clk => descriptor_write_writedata[28]~reg0.CLK
clk => descriptor_write_writedata[29]~reg0.CLK
clk => descriptor_write_writedata[30]~reg0.CLK
clk => descriptor_write_writedata[31]~reg0.CLK
controlbitsfifo_q[0] => descriptor_write_writedata[24]~reg0.DATAIN
controlbitsfifo_q[1] => descriptor_write_writedata[25]~reg0.DATAIN
controlbitsfifo_q[2] => descriptor_write_writedata[26]~reg0.DATAIN
controlbitsfifo_q[3] => descriptor_write_writedata[27]~reg0.DATAIN
controlbitsfifo_q[4] => descriptor_write_writedata[28]~reg0.DATAIN
controlbitsfifo_q[5] => descriptor_write_writedata[29]~reg0.DATAIN
controlbitsfifo_q[6] => descriptor_write_writedata[30]~reg0.DATAIN
desc_address_fifo_empty => fifos_not_empty.IN0
desc_address_fifo_q[0] => descriptor_write_address[0]~reg0.DATAIN
desc_address_fifo_q[1] => descriptor_write_address[1]~reg0.DATAIN
desc_address_fifo_q[2] => Add0.IN60
desc_address_fifo_q[3] => Add0.IN59
desc_address_fifo_q[4] => Add0.IN58
desc_address_fifo_q[5] => Add0.IN57
desc_address_fifo_q[6] => Add0.IN56
desc_address_fifo_q[7] => Add0.IN55
desc_address_fifo_q[8] => Add0.IN54
desc_address_fifo_q[9] => Add0.IN53
desc_address_fifo_q[10] => Add0.IN52
desc_address_fifo_q[11] => Add0.IN51
desc_address_fifo_q[12] => Add0.IN50
desc_address_fifo_q[13] => Add0.IN49
desc_address_fifo_q[14] => Add0.IN48
desc_address_fifo_q[15] => Add0.IN47
desc_address_fifo_q[16] => Add0.IN46
desc_address_fifo_q[17] => Add0.IN45
desc_address_fifo_q[18] => Add0.IN44
desc_address_fifo_q[19] => Add0.IN43
desc_address_fifo_q[20] => Add0.IN42
desc_address_fifo_q[21] => Add0.IN41
desc_address_fifo_q[22] => Add0.IN40
desc_address_fifo_q[23] => Add0.IN39
desc_address_fifo_q[24] => Add0.IN38
desc_address_fifo_q[25] => Add0.IN37
desc_address_fifo_q[26] => Add0.IN36
desc_address_fifo_q[27] => Add0.IN35
desc_address_fifo_q[28] => Add0.IN34
desc_address_fifo_q[29] => Add0.IN33
desc_address_fifo_q[30] => Add0.IN32
desc_address_fifo_q[31] => Add0.IN31
descriptor_write_waitrequest => can_write.IN1
descriptor_write_waitrequest => descriptor_write_writedata[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_writedata[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[31]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[30]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[29]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[28]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[27]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[26]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[25]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[24]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[23]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[22]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[21]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[20]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[19]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[18]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[17]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[16]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[15]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[14]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[13]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[12]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[11]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[10]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[9]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[8]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[7]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[6]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[5]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[4]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[3]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[2]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[1]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_address[0]~reg0.ENA
descriptor_write_waitrequest => descriptor_write_write0.ENA
descriptor_write_waitrequest => descriptor_write_write~reg0.ENA
park => descriptor_write_writedata[31]~reg0.DATAIN
reset_n => descriptor_write_address[0]~reg0.ACLR
reset_n => descriptor_write_address[1]~reg0.ACLR
reset_n => descriptor_write_address[2]~reg0.ACLR
reset_n => descriptor_write_address[3]~reg0.ACLR
reset_n => descriptor_write_address[4]~reg0.ACLR
reset_n => descriptor_write_address[5]~reg0.ACLR
reset_n => descriptor_write_address[6]~reg0.ACLR
reset_n => descriptor_write_address[7]~reg0.ACLR
reset_n => descriptor_write_address[8]~reg0.ACLR
reset_n => descriptor_write_address[9]~reg0.ACLR
reset_n => descriptor_write_address[10]~reg0.ACLR
reset_n => descriptor_write_address[11]~reg0.ACLR
reset_n => descriptor_write_address[12]~reg0.ACLR
reset_n => descriptor_write_address[13]~reg0.ACLR
reset_n => descriptor_write_address[14]~reg0.ACLR
reset_n => descriptor_write_address[15]~reg0.ACLR
reset_n => descriptor_write_address[16]~reg0.ACLR
reset_n => descriptor_write_address[17]~reg0.ACLR
reset_n => descriptor_write_address[18]~reg0.ACLR
reset_n => descriptor_write_address[19]~reg0.ACLR
reset_n => descriptor_write_address[20]~reg0.ACLR
reset_n => descriptor_write_address[21]~reg0.ACLR
reset_n => descriptor_write_address[22]~reg0.ACLR
reset_n => descriptor_write_address[23]~reg0.ACLR
reset_n => descriptor_write_address[24]~reg0.ACLR
reset_n => descriptor_write_address[25]~reg0.ACLR
reset_n => descriptor_write_address[26]~reg0.ACLR
reset_n => descriptor_write_address[27]~reg0.ACLR
reset_n => descriptor_write_address[28]~reg0.ACLR
reset_n => descriptor_write_address[29]~reg0.ACLR
reset_n => descriptor_write_address[30]~reg0.ACLR
reset_n => descriptor_write_address[31]~reg0.ACLR
reset_n => status_token_fifo_rdreq~reg0.ACLR
reset_n => descriptor_write_write~reg0.ACLR
reset_n => descriptor_write_writedata[0]~reg0.ACLR
reset_n => descriptor_write_writedata[1]~reg0.ACLR
reset_n => descriptor_write_writedata[2]~reg0.ACLR
reset_n => descriptor_write_writedata[3]~reg0.ACLR
reset_n => descriptor_write_writedata[4]~reg0.ACLR
reset_n => descriptor_write_writedata[5]~reg0.ACLR
reset_n => descriptor_write_writedata[6]~reg0.ACLR
reset_n => descriptor_write_writedata[7]~reg0.ACLR
reset_n => descriptor_write_writedata[8]~reg0.ACLR
reset_n => descriptor_write_writedata[9]~reg0.ACLR
reset_n => descriptor_write_writedata[10]~reg0.ACLR
reset_n => descriptor_write_writedata[11]~reg0.ACLR
reset_n => descriptor_write_writedata[12]~reg0.ACLR
reset_n => descriptor_write_writedata[13]~reg0.ACLR
reset_n => descriptor_write_writedata[14]~reg0.ACLR
reset_n => descriptor_write_writedata[15]~reg0.ACLR
reset_n => descriptor_write_writedata[16]~reg0.ACLR
reset_n => descriptor_write_writedata[17]~reg0.ACLR
reset_n => descriptor_write_writedata[18]~reg0.ACLR
reset_n => descriptor_write_writedata[19]~reg0.ACLR
reset_n => descriptor_write_writedata[20]~reg0.ACLR
reset_n => descriptor_write_writedata[21]~reg0.ACLR
reset_n => descriptor_write_writedata[22]~reg0.ACLR
reset_n => descriptor_write_writedata[23]~reg0.ACLR
reset_n => descriptor_write_writedata[24]~reg0.ACLR
reset_n => descriptor_write_writedata[25]~reg0.ACLR
reset_n => descriptor_write_writedata[26]~reg0.ACLR
reset_n => descriptor_write_writedata[27]~reg0.ACLR
reset_n => descriptor_write_writedata[28]~reg0.ACLR
reset_n => descriptor_write_writedata[29]~reg0.ACLR
reset_n => descriptor_write_writedata[30]~reg0.ACLR
reset_n => descriptor_write_writedata[31]~reg0.ACLR
reset_n => descriptor_write_write0.ACLR
status_token_fifo_data[0] => ~NO_FANOUT~
status_token_fifo_data[1] => ~NO_FANOUT~
status_token_fifo_data[2] => ~NO_FANOUT~
status_token_fifo_data[3] => ~NO_FANOUT~
status_token_fifo_data[4] => ~NO_FANOUT~
status_token_fifo_data[5] => ~NO_FANOUT~
status_token_fifo_data[6] => ~NO_FANOUT~
status_token_fifo_data[7] => ~NO_FANOUT~
status_token_fifo_data[8] => ~NO_FANOUT~
status_token_fifo_data[9] => ~NO_FANOUT~
status_token_fifo_data[10] => ~NO_FANOUT~
status_token_fifo_data[11] => ~NO_FANOUT~
status_token_fifo_data[12] => ~NO_FANOUT~
status_token_fifo_data[13] => ~NO_FANOUT~
status_token_fifo_data[14] => ~NO_FANOUT~
status_token_fifo_data[15] => ~NO_FANOUT~
status_token_fifo_data[16] => atlantic_error.IN1
status_token_fifo_data[17] => atlantic_error.IN1
status_token_fifo_data[18] => atlantic_error.IN1
status_token_fifo_data[19] => atlantic_error.IN1
status_token_fifo_data[20] => atlantic_error.IN1
status_token_fifo_data[21] => atlantic_error.IN0
status_token_fifo_data[22] => atlantic_error.IN1
status_token_fifo_data[23] => t_eop.DATAIN
status_token_fifo_empty => fifos_not_empty.IN1
status_token_fifo_q[0] => descriptor_write_writedata[0]~reg0.DATAIN
status_token_fifo_q[1] => descriptor_write_writedata[1]~reg0.DATAIN
status_token_fifo_q[2] => descriptor_write_writedata[2]~reg0.DATAIN
status_token_fifo_q[3] => descriptor_write_writedata[3]~reg0.DATAIN
status_token_fifo_q[4] => descriptor_write_writedata[4]~reg0.DATAIN
status_token_fifo_q[5] => descriptor_write_writedata[5]~reg0.DATAIN
status_token_fifo_q[6] => descriptor_write_writedata[6]~reg0.DATAIN
status_token_fifo_q[7] => descriptor_write_writedata[7]~reg0.DATAIN
status_token_fifo_q[8] => descriptor_write_writedata[8]~reg0.DATAIN
status_token_fifo_q[9] => descriptor_write_writedata[9]~reg0.DATAIN
status_token_fifo_q[10] => descriptor_write_writedata[10]~reg0.DATAIN
status_token_fifo_q[11] => descriptor_write_writedata[11]~reg0.DATAIN
status_token_fifo_q[12] => descriptor_write_writedata[12]~reg0.DATAIN
status_token_fifo_q[13] => descriptor_write_writedata[13]~reg0.DATAIN
status_token_fifo_q[14] => descriptor_write_writedata[14]~reg0.DATAIN
status_token_fifo_q[15] => descriptor_write_writedata[15]~reg0.DATAIN
status_token_fifo_q[16] => descriptor_write_writedata[16]~reg0.DATAIN
status_token_fifo_q[17] => descriptor_write_writedata[17]~reg0.DATAIN
status_token_fifo_q[18] => descriptor_write_writedata[18]~reg0.DATAIN
status_token_fifo_q[19] => descriptor_write_writedata[19]~reg0.DATAIN
status_token_fifo_q[20] => descriptor_write_writedata[20]~reg0.DATAIN
status_token_fifo_q[21] => descriptor_write_writedata[21]~reg0.DATAIN
status_token_fifo_q[22] => descriptor_write_writedata[22]~reg0.DATAIN
status_token_fifo_q[23] => descriptor_write_writedata[23]~reg0.DATAIN
atlantic_error <= atlantic_error.DB_MAX_OUTPUT_PORT_TYPE
controlbitsfifo_rdreq <= status_token_fifo_rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
desc_address_fifo_rdreq <= status_token_fifo_rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[0] <= descriptor_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[1] <= descriptor_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[2] <= descriptor_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[3] <= descriptor_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[4] <= descriptor_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[5] <= descriptor_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[6] <= descriptor_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[7] <= descriptor_write_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[8] <= descriptor_write_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[9] <= descriptor_write_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[10] <= descriptor_write_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[11] <= descriptor_write_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[12] <= descriptor_write_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[13] <= descriptor_write_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[14] <= descriptor_write_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[15] <= descriptor_write_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[16] <= descriptor_write_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[17] <= descriptor_write_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[18] <= descriptor_write_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[19] <= descriptor_write_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[20] <= descriptor_write_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[21] <= descriptor_write_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[22] <= descriptor_write_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[23] <= descriptor_write_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[24] <= descriptor_write_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[25] <= descriptor_write_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[26] <= descriptor_write_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[27] <= descriptor_write_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[28] <= descriptor_write_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[29] <= descriptor_write_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[30] <= descriptor_write_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_address[31] <= descriptor_write_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_busy <= descriptor_write_busy.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_write <= descriptor_write_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[0] <= descriptor_write_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[1] <= descriptor_write_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[2] <= descriptor_write_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[3] <= descriptor_write_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[4] <= descriptor_write_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[5] <= descriptor_write_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[6] <= descriptor_write_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[7] <= descriptor_write_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[8] <= descriptor_write_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[9] <= descriptor_write_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[10] <= descriptor_write_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[11] <= descriptor_write_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[12] <= descriptor_write_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[13] <= descriptor_write_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[14] <= descriptor_write_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[15] <= descriptor_write_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[16] <= descriptor_write_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[17] <= descriptor_write_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[18] <= descriptor_write_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[19] <= descriptor_write_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[20] <= descriptor_write_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[21] <= descriptor_write_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[22] <= descriptor_write_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[23] <= descriptor_write_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[24] <= descriptor_write_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[25] <= descriptor_write_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[26] <= descriptor_write_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[27] <= descriptor_write_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[28] <= descriptor_write_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[29] <= descriptor_write_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[30] <= descriptor_write_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
descriptor_write_writedata[31] <= descriptor_write_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_rdreq <= status_token_fifo_rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_eop <= status_token_fifo_data[23].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber
clk => command_valid.CLK
clk => delay1_command_valid.CLK
clk => command_fifo_rdreq_reg.CLK
clk => read_command_data[0]~reg0.CLK
clk => read_command_data[1]~reg0.CLK
clk => read_command_data[2]~reg0.CLK
clk => read_command_data[3]~reg0.CLK
clk => read_command_data[4]~reg0.CLK
clk => read_command_data[5]~reg0.CLK
clk => read_command_data[6]~reg0.CLK
clk => read_command_data[7]~reg0.CLK
clk => read_command_data[8]~reg0.CLK
clk => read_command_data[9]~reg0.CLK
clk => read_command_data[10]~reg0.CLK
clk => read_command_data[11]~reg0.CLK
clk => read_command_data[12]~reg0.CLK
clk => read_command_data[13]~reg0.CLK
clk => read_command_data[14]~reg0.CLK
clk => read_command_data[15]~reg0.CLK
clk => read_command_data[16]~reg0.CLK
clk => read_command_data[17]~reg0.CLK
clk => read_command_data[18]~reg0.CLK
clk => read_command_data[19]~reg0.CLK
clk => read_command_data[20]~reg0.CLK
clk => read_command_data[21]~reg0.CLK
clk => read_command_data[22]~reg0.CLK
clk => read_command_data[23]~reg0.CLK
clk => read_command_data[24]~reg0.CLK
clk => read_command_data[25]~reg0.CLK
clk => read_command_data[26]~reg0.CLK
clk => read_command_data[27]~reg0.CLK
clk => read_command_data[28]~reg0.CLK
clk => read_command_data[29]~reg0.CLK
clk => read_command_data[30]~reg0.CLK
clk => read_command_data[31]~reg0.CLK
clk => read_command_data[32]~reg0.CLK
clk => read_command_data[33]~reg0.CLK
clk => read_command_data[34]~reg0.CLK
clk => read_command_data[35]~reg0.CLK
clk => read_command_data[36]~reg0.CLK
clk => read_command_data[37]~reg0.CLK
clk => read_command_data[38]~reg0.CLK
clk => read_command_data[39]~reg0.CLK
clk => read_command_data[40]~reg0.CLK
clk => read_command_data[41]~reg0.CLK
clk => read_command_data[42]~reg0.CLK
clk => read_command_data[43]~reg0.CLK
clk => read_command_data[44]~reg0.CLK
clk => read_command_data[45]~reg0.CLK
clk => read_command_data[46]~reg0.CLK
clk => read_command_data[47]~reg0.CLK
clk => read_command_data[48]~reg0.CLK
clk => read_command_data[49]~reg0.CLK
clk => read_command_data[50]~reg0.CLK
clk => read_command_data[51]~reg0.CLK
clk => read_command_data[52]~reg0.CLK
clk => read_command_data[53]~reg0.CLK
clk => read_command_data[54]~reg0.CLK
clk => read_command_data[55]~reg0.CLK
clk => read_command_data[56]~reg0.CLK
clk => read_command_data[57]~reg0.CLK
clk => read_command_data[58]~reg0.CLK
command_fifo_empty => command_fifo_rdreq_reg.ENA
command_fifo_q[0] => read_command_data[0]~reg0.DATAIN
command_fifo_q[1] => read_command_data[1]~reg0.DATAIN
command_fifo_q[2] => read_command_data[2]~reg0.DATAIN
command_fifo_q[3] => read_command_data[3]~reg0.DATAIN
command_fifo_q[4] => read_command_data[4]~reg0.DATAIN
command_fifo_q[5] => read_command_data[5]~reg0.DATAIN
command_fifo_q[6] => read_command_data[6]~reg0.DATAIN
command_fifo_q[7] => read_command_data[7]~reg0.DATAIN
command_fifo_q[8] => read_command_data[8]~reg0.DATAIN
command_fifo_q[9] => read_command_data[9]~reg0.DATAIN
command_fifo_q[10] => read_command_data[10]~reg0.DATAIN
command_fifo_q[11] => read_command_data[11]~reg0.DATAIN
command_fifo_q[12] => read_command_data[12]~reg0.DATAIN
command_fifo_q[13] => read_command_data[13]~reg0.DATAIN
command_fifo_q[14] => read_command_data[14]~reg0.DATAIN
command_fifo_q[15] => read_command_data[15]~reg0.DATAIN
command_fifo_q[16] => read_command_data[16]~reg0.DATAIN
command_fifo_q[17] => read_command_data[17]~reg0.DATAIN
command_fifo_q[18] => read_command_data[18]~reg0.DATAIN
command_fifo_q[19] => read_command_data[19]~reg0.DATAIN
command_fifo_q[20] => read_command_data[20]~reg0.DATAIN
command_fifo_q[21] => read_command_data[21]~reg0.DATAIN
command_fifo_q[22] => read_command_data[22]~reg0.DATAIN
command_fifo_q[23] => read_command_data[23]~reg0.DATAIN
command_fifo_q[24] => read_command_data[24]~reg0.DATAIN
command_fifo_q[25] => read_command_data[25]~reg0.DATAIN
command_fifo_q[26] => read_command_data[26]~reg0.DATAIN
command_fifo_q[27] => read_command_data[27]~reg0.DATAIN
command_fifo_q[28] => read_command_data[28]~reg0.DATAIN
command_fifo_q[29] => read_command_data[29]~reg0.DATAIN
command_fifo_q[30] => read_command_data[30]~reg0.DATAIN
command_fifo_q[31] => read_command_data[31]~reg0.DATAIN
command_fifo_q[32] => ~NO_FANOUT~
command_fifo_q[33] => ~NO_FANOUT~
command_fifo_q[34] => ~NO_FANOUT~
command_fifo_q[35] => ~NO_FANOUT~
command_fifo_q[36] => ~NO_FANOUT~
command_fifo_q[37] => ~NO_FANOUT~
command_fifo_q[38] => ~NO_FANOUT~
command_fifo_q[39] => ~NO_FANOUT~
command_fifo_q[40] => ~NO_FANOUT~
command_fifo_q[41] => ~NO_FANOUT~
command_fifo_q[42] => ~NO_FANOUT~
command_fifo_q[43] => ~NO_FANOUT~
command_fifo_q[44] => ~NO_FANOUT~
command_fifo_q[45] => ~NO_FANOUT~
command_fifo_q[46] => ~NO_FANOUT~
command_fifo_q[47] => ~NO_FANOUT~
command_fifo_q[48] => ~NO_FANOUT~
command_fifo_q[49] => ~NO_FANOUT~
command_fifo_q[50] => ~NO_FANOUT~
command_fifo_q[51] => ~NO_FANOUT~
command_fifo_q[52] => ~NO_FANOUT~
command_fifo_q[53] => ~NO_FANOUT~
command_fifo_q[54] => ~NO_FANOUT~
command_fifo_q[55] => ~NO_FANOUT~
command_fifo_q[56] => ~NO_FANOUT~
command_fifo_q[57] => ~NO_FANOUT~
command_fifo_q[58] => ~NO_FANOUT~
command_fifo_q[59] => ~NO_FANOUT~
command_fifo_q[60] => ~NO_FANOUT~
command_fifo_q[61] => ~NO_FANOUT~
command_fifo_q[62] => ~NO_FANOUT~
command_fifo_q[63] => ~NO_FANOUT~
command_fifo_q[64] => read_command_data[32]~reg0.DATAIN
command_fifo_q[65] => read_command_data[33]~reg0.DATAIN
command_fifo_q[66] => read_command_data[34]~reg0.DATAIN
command_fifo_q[67] => read_command_data[35]~reg0.DATAIN
command_fifo_q[68] => read_command_data[36]~reg0.DATAIN
command_fifo_q[69] => read_command_data[37]~reg0.DATAIN
command_fifo_q[70] => read_command_data[38]~reg0.DATAIN
command_fifo_q[71] => read_command_data[39]~reg0.DATAIN
command_fifo_q[72] => read_command_data[40]~reg0.DATAIN
command_fifo_q[73] => read_command_data[41]~reg0.DATAIN
command_fifo_q[74] => read_command_data[42]~reg0.DATAIN
command_fifo_q[75] => read_command_data[43]~reg0.DATAIN
command_fifo_q[76] => read_command_data[44]~reg0.DATAIN
command_fifo_q[77] => read_command_data[45]~reg0.DATAIN
command_fifo_q[78] => read_command_data[46]~reg0.DATAIN
command_fifo_q[79] => read_command_data[47]~reg0.DATAIN
command_fifo_q[80] => read_command_data[48]~reg0.DATAIN
command_fifo_q[81] => read_command_data[49]~reg0.DATAIN
command_fifo_q[82] => read_command_data[50]~reg0.DATAIN
command_fifo_q[83] => read_command_data[51]~reg0.DATAIN
command_fifo_q[84] => read_command_data[52]~reg0.DATAIN
command_fifo_q[85] => read_command_data[53]~reg0.DATAIN
command_fifo_q[86] => read_command_data[54]~reg0.DATAIN
command_fifo_q[87] => read_command_data[55]~reg0.DATAIN
command_fifo_q[88] => ~NO_FANOUT~
command_fifo_q[89] => ~NO_FANOUT~
command_fifo_q[90] => ~NO_FANOUT~
command_fifo_q[91] => ~NO_FANOUT~
command_fifo_q[92] => ~NO_FANOUT~
command_fifo_q[93] => ~NO_FANOUT~
command_fifo_q[94] => ~NO_FANOUT~
command_fifo_q[95] => ~NO_FANOUT~
command_fifo_q[96] => read_command_data[57]~reg0.DATAIN
command_fifo_q[97] => read_command_data[56]~reg0.DATAIN
command_fifo_q[98] => read_command_data[58]~reg0.DATAIN
command_fifo_q[99] => ~NO_FANOUT~
command_fifo_q[100] => ~NO_FANOUT~
command_fifo_q[101] => ~NO_FANOUT~
command_fifo_q[102] => ~NO_FANOUT~
command_fifo_q[103] => ~NO_FANOUT~
m_read_waitrequest => command_fifo_rdreq_in.IN0
read_go => command_fifo_rdreq_in.IN1
reset_n => read_command_data[0]~reg0.ACLR
reset_n => read_command_data[1]~reg0.ACLR
reset_n => read_command_data[2]~reg0.ACLR
reset_n => read_command_data[3]~reg0.ACLR
reset_n => read_command_data[4]~reg0.ACLR
reset_n => read_command_data[5]~reg0.ACLR
reset_n => read_command_data[6]~reg0.ACLR
reset_n => read_command_data[7]~reg0.ACLR
reset_n => read_command_data[8]~reg0.ACLR
reset_n => read_command_data[9]~reg0.ACLR
reset_n => read_command_data[10]~reg0.ACLR
reset_n => read_command_data[11]~reg0.ACLR
reset_n => read_command_data[12]~reg0.ACLR
reset_n => read_command_data[13]~reg0.ACLR
reset_n => read_command_data[14]~reg0.ACLR
reset_n => read_command_data[15]~reg0.ACLR
reset_n => read_command_data[16]~reg0.ACLR
reset_n => read_command_data[17]~reg0.ACLR
reset_n => read_command_data[18]~reg0.ACLR
reset_n => read_command_data[19]~reg0.ACLR
reset_n => read_command_data[20]~reg0.ACLR
reset_n => read_command_data[21]~reg0.ACLR
reset_n => read_command_data[22]~reg0.ACLR
reset_n => read_command_data[23]~reg0.ACLR
reset_n => read_command_data[24]~reg0.ACLR
reset_n => read_command_data[25]~reg0.ACLR
reset_n => read_command_data[26]~reg0.ACLR
reset_n => read_command_data[27]~reg0.ACLR
reset_n => read_command_data[28]~reg0.ACLR
reset_n => read_command_data[29]~reg0.ACLR
reset_n => read_command_data[30]~reg0.ACLR
reset_n => read_command_data[31]~reg0.ACLR
reset_n => read_command_data[32]~reg0.ACLR
reset_n => read_command_data[33]~reg0.ACLR
reset_n => read_command_data[34]~reg0.ACLR
reset_n => read_command_data[35]~reg0.ACLR
reset_n => read_command_data[36]~reg0.ACLR
reset_n => read_command_data[37]~reg0.ACLR
reset_n => read_command_data[38]~reg0.ACLR
reset_n => read_command_data[39]~reg0.ACLR
reset_n => read_command_data[40]~reg0.ACLR
reset_n => read_command_data[41]~reg0.ACLR
reset_n => read_command_data[42]~reg0.ACLR
reset_n => read_command_data[43]~reg0.ACLR
reset_n => read_command_data[44]~reg0.ACLR
reset_n => read_command_data[45]~reg0.ACLR
reset_n => read_command_data[46]~reg0.ACLR
reset_n => read_command_data[47]~reg0.ACLR
reset_n => read_command_data[48]~reg0.ACLR
reset_n => read_command_data[49]~reg0.ACLR
reset_n => read_command_data[50]~reg0.ACLR
reset_n => read_command_data[51]~reg0.ACLR
reset_n => read_command_data[52]~reg0.ACLR
reset_n => read_command_data[53]~reg0.ACLR
reset_n => read_command_data[54]~reg0.ACLR
reset_n => read_command_data[55]~reg0.ACLR
reset_n => read_command_data[56]~reg0.ACLR
reset_n => read_command_data[57]~reg0.ACLR
reset_n => read_command_data[58]~reg0.ACLR
reset_n => command_fifo_rdreq_reg.ACLR
reset_n => command_valid.ACLR
reset_n => delay1_command_valid.ACLR
command_fifo_rdreq <= command_fifo_rdreq_reg.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[0] <= read_command_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[1] <= read_command_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[2] <= read_command_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[3] <= read_command_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[4] <= read_command_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[5] <= read_command_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[6] <= read_command_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[7] <= read_command_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[8] <= read_command_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[9] <= read_command_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[10] <= read_command_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[11] <= read_command_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[12] <= read_command_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[13] <= read_command_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[14] <= read_command_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[15] <= read_command_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[16] <= read_command_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[17] <= read_command_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[18] <= read_command_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[19] <= read_command_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[20] <= read_command_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[21] <= read_command_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[22] <= read_command_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[23] <= read_command_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[24] <= read_command_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[25] <= read_command_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[26] <= read_command_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[27] <= read_command_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[28] <= read_command_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[29] <= read_command_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[30] <= read_command_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[31] <= read_command_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[32] <= read_command_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[33] <= read_command_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[34] <= read_command_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[35] <= read_command_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[36] <= read_command_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[37] <= read_command_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[38] <= read_command_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[39] <= read_command_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[40] <= read_command_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[41] <= read_command_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[42] <= read_command_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[43] <= read_command_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[44] <= read_command_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[45] <= read_command_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[46] <= read_command_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[47] <= read_command_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[48] <= read_command_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[49] <= read_command_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[50] <= read_command_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[51] <= read_command_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[52] <= read_command_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[53] <= read_command_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[54] <= read_command_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[55] <= read_command_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[56] <= read_command_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[57] <= read_command_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_data[58] <= read_command_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_command_valid <= command_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_read:the_lcd_sgdma_m_read
clk => status_reg[0].CLK
clk => status_reg[1].CLK
clk => status_reg[2].CLK
clk => status_reg[3].CLK
clk => status_reg[4].CLK
clk => status_reg[5].CLK
clk => status_reg[6].CLK
clk => status_reg[7].CLK
clk => empty_value[0].CLK
clk => empty_value[1].CLK
clk => empty_value[2].CLK
clk => source_stream_startofpacket~reg0.CLK
clk => m_read_state[0].CLK
clk => m_read_state[1].CLK
clk => m_read_state[2].CLK
clk => m_read_state[3].CLK
clk => m_read_state[4].CLK
clk => m_read_state[5].CLK
clk => m_read_state[6].CLK
clk => remaining_transactions[0].CLK
clk => remaining_transactions[1].CLK
clk => remaining_transactions[2].CLK
clk => remaining_transactions[3].CLK
clk => remaining_transactions[4].CLK
clk => remaining_transactions[5].CLK
clk => remaining_transactions[6].CLK
clk => remaining_transactions[7].CLK
clk => remaining_transactions[8].CLK
clk => remaining_transactions[9].CLK
clk => remaining_transactions[10].CLK
clk => remaining_transactions[11].CLK
clk => remaining_transactions[12].CLK
clk => remaining_transactions[13].CLK
clk => remaining_transactions[14].CLK
clk => remaining_transactions[15].CLK
clk => received_data_counter[0].CLK
clk => received_data_counter[1].CLK
clk => received_data_counter[2].CLK
clk => received_data_counter[3].CLK
clk => received_data_counter[4].CLK
clk => received_data_counter[5].CLK
clk => received_data_counter[6].CLK
clk => received_data_counter[7].CLK
clk => received_data_counter[8].CLK
clk => received_data_counter[9].CLK
clk => received_data_counter[10].CLK
clk => received_data_counter[11].CLK
clk => received_data_counter[12].CLK
clk => received_data_counter[13].CLK
clk => received_data_counter[14].CLK
clk => received_data_counter[15].CLK
clk => m_read_address[0]~reg0.CLK
clk => m_read_address[1]~reg0.CLK
clk => m_read_address[2]~reg0.CLK
clk => m_read_address[3]~reg0.CLK
clk => m_read_address[4]~reg0.CLK
clk => m_read_address[5]~reg0.CLK
clk => m_read_address[6]~reg0.CLK
clk => m_read_address[7]~reg0.CLK
clk => m_read_address[8]~reg0.CLK
clk => m_read_address[9]~reg0.CLK
clk => m_read_address[10]~reg0.CLK
clk => m_read_address[11]~reg0.CLK
clk => m_read_address[12]~reg0.CLK
clk => m_read_address[13]~reg0.CLK
clk => m_read_address[14]~reg0.CLK
clk => m_read_address[15]~reg0.CLK
clk => m_read_address[16]~reg0.CLK
clk => m_read_address[17]~reg0.CLK
clk => m_read_address[18]~reg0.CLK
clk => m_read_address[19]~reg0.CLK
clk => m_read_address[20]~reg0.CLK
clk => m_read_address[21]~reg0.CLK
clk => m_read_address[22]~reg0.CLK
clk => m_read_address[23]~reg0.CLK
clk => m_read_address[24]~reg0.CLK
clk => m_read_address[25]~reg0.CLK
clk => m_read_address[26]~reg0.CLK
clk => m_read_address[27]~reg0.CLK
clk => m_read_address[28]~reg0.CLK
clk => m_read_address[29]~reg0.CLK
clk => m_read_address[30]~reg0.CLK
clk => m_read_address[31]~reg0.CLK
clk => m_read_read~reg0.CLK
clk => transactions_in_queue[0].CLK
clk => transactions_in_queue[1].CLK
clk => transactions_in_queue[2].CLK
clk => transactions_in_queue[3].CLK
clk => transactions_in_queue[4].CLK
clk => transactions_in_queue[5].CLK
clk => transactions_left_to_post[0].CLK
clk => transactions_left_to_post[1].CLK
clk => transactions_left_to_post[2].CLK
clk => transactions_left_to_post[3].CLK
clk => transactions_left_to_post[4].CLK
clk => transactions_left_to_post[5].CLK
clk => transactions_left_to_post[6].CLK
clk => transactions_left_to_post[7].CLK
clk => transactions_left_to_post[8].CLK
clk => transactions_left_to_post[9].CLK
clk => transactions_left_to_post[10].CLK
clk => transactions_left_to_post[11].CLK
clk => transactions_left_to_post[12].CLK
clk => transactions_left_to_post[13].CLK
clk => transactions_left_to_post[14].CLK
clk => transactions_left_to_post[15].CLK
clk => read_command_data_reg[3].CLK
clk => read_command_data_reg[4].CLK
clk => read_command_data_reg[5].CLK
clk => read_command_data_reg[6].CLK
clk => read_command_data_reg[7].CLK
clk => read_command_data_reg[8].CLK
clk => read_command_data_reg[9].CLK
clk => read_command_data_reg[10].CLK
clk => read_command_data_reg[11].CLK
clk => read_command_data_reg[12].CLK
clk => read_command_data_reg[13].CLK
clk => read_command_data_reg[14].CLK
clk => read_command_data_reg[15].CLK
clk => read_command_data_reg[16].CLK
clk => read_command_data_reg[17].CLK
clk => read_command_data_reg[18].CLK
clk => read_command_data_reg[19].CLK
clk => read_command_data_reg[20].CLK
clk => read_command_data_reg[21].CLK
clk => read_command_data_reg[22].CLK
clk => read_command_data_reg[23].CLK
clk => read_command_data_reg[24].CLK
clk => read_command_data_reg[25].CLK
clk => read_command_data_reg[26].CLK
clk => read_command_data_reg[27].CLK
clk => read_command_data_reg[28].CLK
clk => read_command_data_reg[29].CLK
clk => read_command_data_reg[30].CLK
clk => read_command_data_reg[31].CLK
clk => read_command_data_reg[32].CLK
clk => read_command_data_reg[33].CLK
clk => read_command_data_reg[34].CLK
clk => read_command_data_reg[35].CLK
clk => read_command_data_reg[36].CLK
clk => read_command_data_reg[37].CLK
clk => read_command_data_reg[38].CLK
clk => read_command_data_reg[39].CLK
clk => read_command_data_reg[40].CLK
clk => read_command_data_reg[41].CLK
clk => read_command_data_reg[42].CLK
clk => read_command_data_reg[43].CLK
clk => read_command_data_reg[44].CLK
clk => read_command_data_reg[45].CLK
clk => read_command_data_reg[46].CLK
clk => read_command_data_reg[47].CLK
clk => read_command_data_reg[56].CLK
clk => read_command_data_reg[57].CLK
clk => read_command_data_reg[58].CLK
m_read_readdata[0] => source_stream_data[0].DATAIN
m_read_readdata[1] => source_stream_data[1].DATAIN
m_read_readdata[2] => source_stream_data[2].DATAIN
m_read_readdata[3] => source_stream_data[3].DATAIN
m_read_readdata[4] => source_stream_data[4].DATAIN
m_read_readdata[5] => source_stream_data[5].DATAIN
m_read_readdata[6] => source_stream_data[6].DATAIN
m_read_readdata[7] => source_stream_data[7].DATAIN
m_read_readdata[8] => source_stream_data[8].DATAIN
m_read_readdata[9] => source_stream_data[9].DATAIN
m_read_readdata[10] => source_stream_data[10].DATAIN
m_read_readdata[11] => source_stream_data[11].DATAIN
m_read_readdata[12] => source_stream_data[12].DATAIN
m_read_readdata[13] => source_stream_data[13].DATAIN
m_read_readdata[14] => source_stream_data[14].DATAIN
m_read_readdata[15] => source_stream_data[15].DATAIN
m_read_readdata[16] => source_stream_data[16].DATAIN
m_read_readdata[17] => source_stream_data[17].DATAIN
m_read_readdata[18] => source_stream_data[18].DATAIN
m_read_readdata[19] => source_stream_data[19].DATAIN
m_read_readdata[20] => source_stream_data[20].DATAIN
m_read_readdata[21] => source_stream_data[21].DATAIN
m_read_readdata[22] => source_stream_data[22].DATAIN
m_read_readdata[23] => source_stream_data[23].DATAIN
m_read_readdata[24] => source_stream_data[24].DATAIN
m_read_readdata[25] => source_stream_data[25].DATAIN
m_read_readdata[26] => source_stream_data[26].DATAIN
m_read_readdata[27] => source_stream_data[27].DATAIN
m_read_readdata[28] => source_stream_data[28].DATAIN
m_read_readdata[29] => source_stream_data[29].DATAIN
m_read_readdata[30] => source_stream_data[30].DATAIN
m_read_readdata[31] => source_stream_data[31].DATAIN
m_read_readdata[32] => source_stream_data[32].DATAIN
m_read_readdata[33] => source_stream_data[33].DATAIN
m_read_readdata[34] => source_stream_data[34].DATAIN
m_read_readdata[35] => source_stream_data[35].DATAIN
m_read_readdata[36] => source_stream_data[36].DATAIN
m_read_readdata[37] => source_stream_data[37].DATAIN
m_read_readdata[38] => source_stream_data[38].DATAIN
m_read_readdata[39] => source_stream_data[39].DATAIN
m_read_readdata[40] => source_stream_data[40].DATAIN
m_read_readdata[41] => source_stream_data[41].DATAIN
m_read_readdata[42] => source_stream_data[42].DATAIN
m_read_readdata[43] => source_stream_data[43].DATAIN
m_read_readdata[44] => source_stream_data[44].DATAIN
m_read_readdata[45] => source_stream_data[45].DATAIN
m_read_readdata[46] => source_stream_data[46].DATAIN
m_read_readdata[47] => source_stream_data[47].DATAIN
m_read_readdata[48] => source_stream_data[48].DATAIN
m_read_readdata[49] => source_stream_data[49].DATAIN
m_read_readdata[50] => source_stream_data[50].DATAIN
m_read_readdata[51] => source_stream_data[51].DATAIN
m_read_readdata[52] => source_stream_data[52].DATAIN
m_read_readdata[53] => source_stream_data[53].DATAIN
m_read_readdata[54] => source_stream_data[54].DATAIN
m_read_readdata[55] => source_stream_data[55].DATAIN
m_read_readdata[56] => source_stream_data[56].DATAIN
m_read_readdata[57] => source_stream_data[57].DATAIN
m_read_readdata[58] => source_stream_data[58].DATAIN
m_read_readdata[59] => source_stream_data[59].DATAIN
m_read_readdata[60] => source_stream_data[60].DATAIN
m_read_readdata[61] => source_stream_data[61].DATAIN
m_read_readdata[62] => source_stream_data[62].DATAIN
m_read_readdata[63] => source_stream_data[63].DATAIN
m_read_readdatavalid => transactions_in_queue.IN1
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => received_data_counter.OUTPUTSELECT
m_read_readdatavalid => source_stream_valid.IN1
m_read_readdatavalid => source_stream_endofpacket.IN1
m_read_readdatavalid => transactions_in_queue.IN1
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => m_read_address.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => transactions_left_to_post.OUTPUTSELECT
m_read_waitrequest => read_posted.IN1
m_read_waitrequest => always7.IN0
m_read_waitrequest => m_read_read~reg0.ENA
read_command_data[0] => ~NO_FANOUT~
read_command_data[1] => ~NO_FANOUT~
read_command_data[2] => ~NO_FANOUT~
read_command_data[3] => read_command_data_reg[3].DATAIN
read_command_data[4] => read_command_data_reg[4].DATAIN
read_command_data[5] => read_command_data_reg[5].DATAIN
read_command_data[6] => read_command_data_reg[6].DATAIN
read_command_data[7] => read_command_data_reg[7].DATAIN
read_command_data[8] => read_command_data_reg[8].DATAIN
read_command_data[9] => read_command_data_reg[9].DATAIN
read_command_data[10] => read_command_data_reg[10].DATAIN
read_command_data[11] => read_command_data_reg[11].DATAIN
read_command_data[12] => read_command_data_reg[12].DATAIN
read_command_data[13] => read_command_data_reg[13].DATAIN
read_command_data[14] => read_command_data_reg[14].DATAIN
read_command_data[15] => read_command_data_reg[15].DATAIN
read_command_data[16] => read_command_data_reg[16].DATAIN
read_command_data[17] => read_command_data_reg[17].DATAIN
read_command_data[18] => read_command_data_reg[18].DATAIN
read_command_data[19] => read_command_data_reg[19].DATAIN
read_command_data[20] => read_command_data_reg[20].DATAIN
read_command_data[21] => read_command_data_reg[21].DATAIN
read_command_data[22] => read_command_data_reg[22].DATAIN
read_command_data[23] => read_command_data_reg[23].DATAIN
read_command_data[24] => read_command_data_reg[24].DATAIN
read_command_data[25] => read_command_data_reg[25].DATAIN
read_command_data[26] => read_command_data_reg[26].DATAIN
read_command_data[27] => read_command_data_reg[27].DATAIN
read_command_data[28] => read_command_data_reg[28].DATAIN
read_command_data[29] => read_command_data_reg[29].DATAIN
read_command_data[30] => read_command_data_reg[30].DATAIN
read_command_data[31] => read_command_data_reg[31].DATAIN
read_command_data[32] => read_command_data_reg[32].DATAIN
read_command_data[33] => read_command_data_reg[33].DATAIN
read_command_data[34] => read_command_data_reg[34].DATAIN
read_command_data[35] => read_command_data_reg[35].DATAIN
read_command_data[36] => read_command_data_reg[36].DATAIN
read_command_data[37] => read_command_data_reg[37].DATAIN
read_command_data[38] => read_command_data_reg[38].DATAIN
read_command_data[39] => read_command_data_reg[39].DATAIN
read_command_data[40] => read_command_data_reg[40].DATAIN
read_command_data[41] => read_command_data_reg[41].DATAIN
read_command_data[42] => read_command_data_reg[42].DATAIN
read_command_data[43] => read_command_data_reg[43].DATAIN
read_command_data[44] => read_command_data_reg[44].DATAIN
read_command_data[45] => read_command_data_reg[45].DATAIN
read_command_data[46] => read_command_data_reg[46].DATAIN
read_command_data[47] => read_command_data_reg[47].DATAIN
read_command_data[48] => ~NO_FANOUT~
read_command_data[49] => ~NO_FANOUT~
read_command_data[50] => ~NO_FANOUT~
read_command_data[51] => ~NO_FANOUT~
read_command_data[52] => ~NO_FANOUT~
read_command_data[53] => ~NO_FANOUT~
read_command_data[54] => ~NO_FANOUT~
read_command_data[55] => ~NO_FANOUT~
read_command_data[56] => read_command_data_reg[56].DATAIN
read_command_data[57] => read_command_data_reg[57].DATAIN
read_command_data[58] => read_command_data_reg[58].DATAIN
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => m_read_state.OUTPUTSELECT
read_command_valid => read_command_data_reg[58].ENA
read_command_valid => read_command_data_reg[57].ENA
read_command_valid => read_command_data_reg[56].ENA
read_command_valid => read_command_data_reg[47].ENA
read_command_valid => read_command_data_reg[46].ENA
read_command_valid => read_command_data_reg[45].ENA
read_command_valid => read_command_data_reg[44].ENA
read_command_valid => read_command_data_reg[43].ENA
read_command_valid => read_command_data_reg[42].ENA
read_command_valid => read_command_data_reg[41].ENA
read_command_valid => read_command_data_reg[40].ENA
read_command_valid => read_command_data_reg[39].ENA
read_command_valid => read_command_data_reg[38].ENA
read_command_valid => read_command_data_reg[37].ENA
read_command_valid => read_command_data_reg[36].ENA
read_command_valid => read_command_data_reg[35].ENA
read_command_valid => read_command_data_reg[34].ENA
read_command_valid => read_command_data_reg[33].ENA
read_command_valid => read_command_data_reg[32].ENA
read_command_valid => read_command_data_reg[31].ENA
read_command_valid => read_command_data_reg[30].ENA
read_command_valid => read_command_data_reg[29].ENA
read_command_valid => read_command_data_reg[28].ENA
read_command_valid => read_command_data_reg[27].ENA
read_command_valid => read_command_data_reg[26].ENA
read_command_valid => read_command_data_reg[25].ENA
read_command_valid => read_command_data_reg[24].ENA
read_command_valid => read_command_data_reg[23].ENA
read_command_valid => read_command_data_reg[22].ENA
read_command_valid => read_command_data_reg[21].ENA
read_command_valid => read_command_data_reg[20].ENA
read_command_valid => read_command_data_reg[19].ENA
read_command_valid => read_command_data_reg[18].ENA
read_command_valid => read_command_data_reg[17].ENA
read_command_valid => read_command_data_reg[16].ENA
read_command_valid => read_command_data_reg[15].ENA
read_command_valid => read_command_data_reg[14].ENA
read_command_valid => read_command_data_reg[13].ENA
read_command_valid => read_command_data_reg[12].ENA
read_command_valid => read_command_data_reg[11].ENA
read_command_valid => read_command_data_reg[10].ENA
read_command_valid => read_command_data_reg[9].ENA
read_command_valid => read_command_data_reg[8].ENA
read_command_valid => read_command_data_reg[7].ENA
read_command_valid => read_command_data_reg[6].ENA
read_command_valid => read_command_data_reg[5].ENA
read_command_valid => read_command_data_reg[4].ENA
read_command_valid => read_command_data_reg[3].ENA
reset_n => m_read_address[0]~reg0.ACLR
reset_n => m_read_address[1]~reg0.ACLR
reset_n => m_read_address[2]~reg0.ACLR
reset_n => m_read_address[3]~reg0.ACLR
reset_n => m_read_address[4]~reg0.ACLR
reset_n => m_read_address[5]~reg0.ACLR
reset_n => m_read_address[6]~reg0.ACLR
reset_n => m_read_address[7]~reg0.ACLR
reset_n => m_read_address[8]~reg0.ACLR
reset_n => m_read_address[9]~reg0.ACLR
reset_n => m_read_address[10]~reg0.ACLR
reset_n => m_read_address[11]~reg0.ACLR
reset_n => m_read_address[12]~reg0.ACLR
reset_n => m_read_address[13]~reg0.ACLR
reset_n => m_read_address[14]~reg0.ACLR
reset_n => m_read_address[15]~reg0.ACLR
reset_n => m_read_address[16]~reg0.ACLR
reset_n => m_read_address[17]~reg0.ACLR
reset_n => m_read_address[18]~reg0.ACLR
reset_n => m_read_address[19]~reg0.ACLR
reset_n => m_read_address[20]~reg0.ACLR
reset_n => m_read_address[21]~reg0.ACLR
reset_n => m_read_address[22]~reg0.ACLR
reset_n => m_read_address[23]~reg0.ACLR
reset_n => m_read_address[24]~reg0.ACLR
reset_n => m_read_address[25]~reg0.ACLR
reset_n => m_read_address[26]~reg0.ACLR
reset_n => m_read_address[27]~reg0.ACLR
reset_n => m_read_address[28]~reg0.ACLR
reset_n => m_read_address[29]~reg0.ACLR
reset_n => m_read_address[30]~reg0.ACLR
reset_n => m_read_address[31]~reg0.ACLR
reset_n => m_read_read~reg0.ACLR
reset_n => source_stream_startofpacket~reg0.ACLR
reset_n => status_reg[0].ACLR
reset_n => status_reg[1].ACLR
reset_n => status_reg[2].ACLR
reset_n => status_reg[3].ACLR
reset_n => status_reg[4].ACLR
reset_n => status_reg[5].ACLR
reset_n => status_reg[6].ACLR
reset_n => status_reg[7].ACLR
reset_n => received_data_counter[0].ACLR
reset_n => received_data_counter[1].ACLR
reset_n => received_data_counter[2].ACLR
reset_n => received_data_counter[3].ACLR
reset_n => received_data_counter[4].ACLR
reset_n => received_data_counter[5].ACLR
reset_n => received_data_counter[6].ACLR
reset_n => received_data_counter[7].ACLR
reset_n => received_data_counter[8].ACLR
reset_n => received_data_counter[9].ACLR
reset_n => received_data_counter[10].ACLR
reset_n => received_data_counter[11].ACLR
reset_n => received_data_counter[12].ACLR
reset_n => received_data_counter[13].ACLR
reset_n => received_data_counter[14].ACLR
reset_n => received_data_counter[15].ACLR
reset_n => read_command_data_reg[3].ACLR
reset_n => read_command_data_reg[4].ACLR
reset_n => read_command_data_reg[5].ACLR
reset_n => read_command_data_reg[6].ACLR
reset_n => read_command_data_reg[7].ACLR
reset_n => read_command_data_reg[8].ACLR
reset_n => read_command_data_reg[9].ACLR
reset_n => read_command_data_reg[10].ACLR
reset_n => read_command_data_reg[11].ACLR
reset_n => read_command_data_reg[12].ACLR
reset_n => read_command_data_reg[13].ACLR
reset_n => read_command_data_reg[14].ACLR
reset_n => read_command_data_reg[15].ACLR
reset_n => read_command_data_reg[16].ACLR
reset_n => read_command_data_reg[17].ACLR
reset_n => read_command_data_reg[18].ACLR
reset_n => read_command_data_reg[19].ACLR
reset_n => read_command_data_reg[20].ACLR
reset_n => read_command_data_reg[21].ACLR
reset_n => read_command_data_reg[22].ACLR
reset_n => read_command_data_reg[23].ACLR
reset_n => read_command_data_reg[24].ACLR
reset_n => read_command_data_reg[25].ACLR
reset_n => read_command_data_reg[26].ACLR
reset_n => read_command_data_reg[27].ACLR
reset_n => read_command_data_reg[28].ACLR
reset_n => read_command_data_reg[29].ACLR
reset_n => read_command_data_reg[30].ACLR
reset_n => read_command_data_reg[31].ACLR
reset_n => read_command_data_reg[32].ACLR
reset_n => read_command_data_reg[33].ACLR
reset_n => read_command_data_reg[34].ACLR
reset_n => read_command_data_reg[35].ACLR
reset_n => read_command_data_reg[36].ACLR
reset_n => read_command_data_reg[37].ACLR
reset_n => read_command_data_reg[38].ACLR
reset_n => read_command_data_reg[39].ACLR
reset_n => read_command_data_reg[40].ACLR
reset_n => read_command_data_reg[41].ACLR
reset_n => read_command_data_reg[42].ACLR
reset_n => read_command_data_reg[43].ACLR
reset_n => read_command_data_reg[44].ACLR
reset_n => read_command_data_reg[45].ACLR
reset_n => read_command_data_reg[46].ACLR
reset_n => read_command_data_reg[47].ACLR
reset_n => read_command_data_reg[56].ACLR
reset_n => read_command_data_reg[57].ACLR
reset_n => read_command_data_reg[58].ACLR
reset_n => transactions_left_to_post[0].ACLR
reset_n => transactions_left_to_post[1].ACLR
reset_n => transactions_left_to_post[2].ACLR
reset_n => transactions_left_to_post[3].ACLR
reset_n => transactions_left_to_post[4].ACLR
reset_n => transactions_left_to_post[5].ACLR
reset_n => transactions_left_to_post[6].ACLR
reset_n => transactions_left_to_post[7].ACLR
reset_n => transactions_left_to_post[8].ACLR
reset_n => transactions_left_to_post[9].ACLR
reset_n => transactions_left_to_post[10].ACLR
reset_n => transactions_left_to_post[11].ACLR
reset_n => transactions_left_to_post[12].ACLR
reset_n => transactions_left_to_post[13].ACLR
reset_n => transactions_left_to_post[14].ACLR
reset_n => transactions_left_to_post[15].ACLR
reset_n => transactions_in_queue[0].ACLR
reset_n => transactions_in_queue[1].ACLR
reset_n => transactions_in_queue[2].ACLR
reset_n => transactions_in_queue[3].ACLR
reset_n => transactions_in_queue[4].ACLR
reset_n => transactions_in_queue[5].ACLR
reset_n => remaining_transactions[0].ACLR
reset_n => remaining_transactions[1].ACLR
reset_n => remaining_transactions[2].ACLR
reset_n => remaining_transactions[3].ACLR
reset_n => remaining_transactions[4].ACLR
reset_n => remaining_transactions[5].ACLR
reset_n => remaining_transactions[6].ACLR
reset_n => remaining_transactions[7].ACLR
reset_n => remaining_transactions[8].ACLR
reset_n => remaining_transactions[9].ACLR
reset_n => remaining_transactions[10].ACLR
reset_n => remaining_transactions[11].ACLR
reset_n => remaining_transactions[12].ACLR
reset_n => remaining_transactions[13].ACLR
reset_n => remaining_transactions[14].ACLR
reset_n => remaining_transactions[15].ACLR
reset_n => m_read_state[0].PRESET
reset_n => m_read_state[1].ACLR
reset_n => m_read_state[2].ACLR
reset_n => m_read_state[3].ACLR
reset_n => m_read_state[4].ACLR
reset_n => m_read_state[5].ACLR
reset_n => m_read_state[6].ACLR
reset_n => empty_value[0].ACLR
reset_n => empty_value[1].ACLR
reset_n => empty_value[2].ACLR
source_stream_ready => always7.IN1
source_stream_ready => Selector3.IN11
source_stream_ready => source_stream_startofpacket.DATAB
source_stream_ready => always7.IN1
source_stream_ready => Selector2.IN11
status_token_fifo_full => ~NO_FANOUT~
m_read_address[0] <= m_read_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[1] <= m_read_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[2] <= m_read_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[3] <= m_read_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[4] <= m_read_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[5] <= m_read_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[6] <= m_read_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[7] <= m_read_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[8] <= m_read_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[9] <= m_read_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[10] <= m_read_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[11] <= m_read_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[12] <= m_read_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[13] <= m_read_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[14] <= m_read_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[15] <= m_read_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[16] <= m_read_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[17] <= m_read_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[18] <= m_read_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[19] <= m_read_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[20] <= m_read_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[21] <= m_read_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[22] <= m_read_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[23] <= m_read_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[24] <= m_read_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[25] <= m_read_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[26] <= m_read_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[27] <= m_read_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[28] <= m_read_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[29] <= m_read_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[30] <= m_read_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_address[31] <= m_read_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_read_read <= m_read_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_go <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[0] <= m_read_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[1] <= m_read_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[2] <= m_read_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[3] <= m_read_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[4] <= m_read_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[5] <= m_read_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[6] <= m_read_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[7] <= m_read_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[8] <= m_read_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[9] <= m_read_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[10] <= m_read_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[11] <= m_read_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[12] <= m_read_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[13] <= m_read_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[14] <= m_read_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[15] <= m_read_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[16] <= m_read_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[17] <= m_read_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[18] <= m_read_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[19] <= m_read_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[20] <= m_read_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[21] <= m_read_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[22] <= m_read_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[23] <= m_read_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[24] <= m_read_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[25] <= m_read_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[26] <= m_read_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[27] <= m_read_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[28] <= m_read_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[29] <= m_read_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[30] <= m_read_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[31] <= m_read_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[32] <= m_read_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[33] <= m_read_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[34] <= m_read_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[35] <= m_read_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[36] <= m_read_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[37] <= m_read_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[38] <= m_read_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[39] <= m_read_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[40] <= m_read_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[41] <= m_read_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[42] <= m_read_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[43] <= m_read_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[44] <= m_read_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[45] <= m_read_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[46] <= m_read_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[47] <= m_read_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[48] <= m_read_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[49] <= m_read_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[50] <= m_read_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[51] <= m_read_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[52] <= m_read_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[53] <= m_read_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[54] <= m_read_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[55] <= m_read_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[56] <= m_read_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[57] <= m_read_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[58] <= m_read_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[59] <= m_read_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[60] <= m_read_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[61] <= m_read_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[62] <= m_read_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[63] <= m_read_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
source_stream_empty[0] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_empty[1] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_empty[2] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_endofpacket <= source_stream_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_stream_startofpacket <= source_stream_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_stream_valid <= source_stream_valid.DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[0] <= received_data_counter[0].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[1] <= received_data_counter[1].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[2] <= received_data_counter[2].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[3] <= received_data_counter[3].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[4] <= received_data_counter[4].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[5] <= received_data_counter[5].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[6] <= received_data_counter[6].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[7] <= received_data_counter[7].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[8] <= received_data_counter[8].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[9] <= received_data_counter[9].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[10] <= received_data_counter[10].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[11] <= received_data_counter[11].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[12] <= received_data_counter[12].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[13] <= received_data_counter[13].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[14] <= received_data_counter[14].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[15] <= received_data_counter[15].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[16] <= status_reg[0].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[17] <= status_reg[1].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[18] <= status_reg[2].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[19] <= status_reg[3].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[20] <= status_reg[4].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[21] <= status_reg[5].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[22] <= status_reg[6].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_data[23] <= status_reg[7].DB_MAX_OUTPUT_PORT_TYPE
status_token_fifo_wrreq <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo
clk => clk.IN1
reset => reset.IN1
reset_n => m_readfifo_data[0].ACLR
reset_n => m_readfifo_data[1].ACLR
reset_n => m_readfifo_data[2].ACLR
reset_n => m_readfifo_data[3].ACLR
reset_n => m_readfifo_data[4].ACLR
reset_n => m_readfifo_data[5].ACLR
reset_n => m_readfifo_data[6].ACLR
reset_n => m_readfifo_data[7].ACLR
reset_n => m_readfifo_data[8].ACLR
reset_n => m_readfifo_data[9].ACLR
reset_n => m_readfifo_data[10].ACLR
reset_n => m_readfifo_data[11].ACLR
reset_n => m_readfifo_data[12].ACLR
reset_n => m_readfifo_data[13].ACLR
reset_n => m_readfifo_data[14].ACLR
reset_n => m_readfifo_data[15].ACLR
reset_n => m_readfifo_data[16].ACLR
reset_n => m_readfifo_data[17].ACLR
reset_n => m_readfifo_data[18].ACLR
reset_n => m_readfifo_data[19].ACLR
reset_n => m_readfifo_data[20].ACLR
reset_n => m_readfifo_data[21].ACLR
reset_n => m_readfifo_data[22].ACLR
reset_n => m_readfifo_data[23].ACLR
reset_n => m_readfifo_data[24].ACLR
reset_n => m_readfifo_data[25].ACLR
reset_n => m_readfifo_data[26].ACLR
reset_n => m_readfifo_data[27].ACLR
reset_n => m_readfifo_data[28].ACLR
reset_n => m_readfifo_data[29].ACLR
reset_n => m_readfifo_data[30].ACLR
reset_n => m_readfifo_data[31].ACLR
reset_n => m_readfifo_data[32].ACLR
reset_n => m_readfifo_data[33].ACLR
reset_n => m_readfifo_data[34].ACLR
reset_n => m_readfifo_data[35].ACLR
reset_n => m_readfifo_data[36].ACLR
reset_n => m_readfifo_data[37].ACLR
reset_n => m_readfifo_data[38].ACLR
reset_n => m_readfifo_data[39].ACLR
reset_n => m_readfifo_data[40].ACLR
reset_n => m_readfifo_data[41].ACLR
reset_n => m_readfifo_data[42].ACLR
reset_n => m_readfifo_data[43].ACLR
reset_n => m_readfifo_data[44].ACLR
reset_n => m_readfifo_data[45].ACLR
reset_n => m_readfifo_data[46].ACLR
reset_n => m_readfifo_data[47].ACLR
reset_n => m_readfifo_data[48].ACLR
reset_n => m_readfifo_data[49].ACLR
reset_n => m_readfifo_data[50].ACLR
reset_n => m_readfifo_data[51].ACLR
reset_n => m_readfifo_data[52].ACLR
reset_n => m_readfifo_data[53].ACLR
reset_n => m_readfifo_data[54].ACLR
reset_n => m_readfifo_data[55].ACLR
reset_n => m_readfifo_data[56].ACLR
reset_n => m_readfifo_data[57].ACLR
reset_n => m_readfifo_data[58].ACLR
reset_n => m_readfifo_data[59].ACLR
reset_n => m_readfifo_data[60].ACLR
reset_n => m_readfifo_data[61].ACLR
reset_n => m_readfifo_data[62].ACLR
reset_n => m_readfifo_data[63].ACLR
reset_n => m_readfifo_data[64].ACLR
reset_n => m_readfifo_data[65].ACLR
reset_n => m_readfifo_data[66].ACLR
reset_n => m_readfifo_data[67].ACLR
reset_n => m_readfifo_data[68].ACLR
reset_n => source_stream_valid_reg.ACLR
reset_n => delayed_m_readfifo_empty.ACLR
reset_n => m_readfifo_wrreq.ACLR
reset_n => m_readfifo_rdreq_delay.ACLR
reset_n => transmitted_eop.ACLR
reset_n => source_stream_endofpacket_hold.ACLR
reset_n => source_stream_empty_hold[0].ACLR
reset_n => source_stream_empty_hold[1].ACLR
reset_n => source_stream_empty_hold[2].ACLR
sink_stream_data[0] => m_readfifo_data[0].DATAIN
sink_stream_data[1] => m_readfifo_data[1].DATAIN
sink_stream_data[2] => m_readfifo_data[2].DATAIN
sink_stream_data[3] => m_readfifo_data[3].DATAIN
sink_stream_data[4] => m_readfifo_data[4].DATAIN
sink_stream_data[5] => m_readfifo_data[5].DATAIN
sink_stream_data[6] => m_readfifo_data[6].DATAIN
sink_stream_data[7] => m_readfifo_data[7].DATAIN
sink_stream_data[8] => m_readfifo_data[8].DATAIN
sink_stream_data[9] => m_readfifo_data[9].DATAIN
sink_stream_data[10] => m_readfifo_data[10].DATAIN
sink_stream_data[11] => m_readfifo_data[11].DATAIN
sink_stream_data[12] => m_readfifo_data[12].DATAIN
sink_stream_data[13] => m_readfifo_data[13].DATAIN
sink_stream_data[14] => m_readfifo_data[14].DATAIN
sink_stream_data[15] => m_readfifo_data[15].DATAIN
sink_stream_data[16] => m_readfifo_data[16].DATAIN
sink_stream_data[17] => m_readfifo_data[17].DATAIN
sink_stream_data[18] => m_readfifo_data[18].DATAIN
sink_stream_data[19] => m_readfifo_data[19].DATAIN
sink_stream_data[20] => m_readfifo_data[20].DATAIN
sink_stream_data[21] => m_readfifo_data[21].DATAIN
sink_stream_data[22] => m_readfifo_data[22].DATAIN
sink_stream_data[23] => m_readfifo_data[23].DATAIN
sink_stream_data[24] => m_readfifo_data[24].DATAIN
sink_stream_data[25] => m_readfifo_data[25].DATAIN
sink_stream_data[26] => m_readfifo_data[26].DATAIN
sink_stream_data[27] => m_readfifo_data[27].DATAIN
sink_stream_data[28] => m_readfifo_data[28].DATAIN
sink_stream_data[29] => m_readfifo_data[29].DATAIN
sink_stream_data[30] => m_readfifo_data[30].DATAIN
sink_stream_data[31] => m_readfifo_data[31].DATAIN
sink_stream_data[32] => m_readfifo_data[32].DATAIN
sink_stream_data[33] => m_readfifo_data[33].DATAIN
sink_stream_data[34] => m_readfifo_data[34].DATAIN
sink_stream_data[35] => m_readfifo_data[35].DATAIN
sink_stream_data[36] => m_readfifo_data[36].DATAIN
sink_stream_data[37] => m_readfifo_data[37].DATAIN
sink_stream_data[38] => m_readfifo_data[38].DATAIN
sink_stream_data[39] => m_readfifo_data[39].DATAIN
sink_stream_data[40] => m_readfifo_data[40].DATAIN
sink_stream_data[41] => m_readfifo_data[41].DATAIN
sink_stream_data[42] => m_readfifo_data[42].DATAIN
sink_stream_data[43] => m_readfifo_data[43].DATAIN
sink_stream_data[44] => m_readfifo_data[44].DATAIN
sink_stream_data[45] => m_readfifo_data[45].DATAIN
sink_stream_data[46] => m_readfifo_data[46].DATAIN
sink_stream_data[47] => m_readfifo_data[47].DATAIN
sink_stream_data[48] => m_readfifo_data[48].DATAIN
sink_stream_data[49] => m_readfifo_data[49].DATAIN
sink_stream_data[50] => m_readfifo_data[50].DATAIN
sink_stream_data[51] => m_readfifo_data[51].DATAIN
sink_stream_data[52] => m_readfifo_data[52].DATAIN
sink_stream_data[53] => m_readfifo_data[53].DATAIN
sink_stream_data[54] => m_readfifo_data[54].DATAIN
sink_stream_data[55] => m_readfifo_data[55].DATAIN
sink_stream_data[56] => m_readfifo_data[56].DATAIN
sink_stream_data[57] => m_readfifo_data[57].DATAIN
sink_stream_data[58] => m_readfifo_data[58].DATAIN
sink_stream_data[59] => m_readfifo_data[59].DATAIN
sink_stream_data[60] => m_readfifo_data[60].DATAIN
sink_stream_data[61] => m_readfifo_data[61].DATAIN
sink_stream_data[62] => m_readfifo_data[62].DATAIN
sink_stream_data[63] => m_readfifo_data[63].DATAIN
sink_stream_empty[0] => m_readfifo_data[64].DATAIN
sink_stream_empty[1] => m_readfifo_data[65].DATAIN
sink_stream_empty[2] => m_readfifo_data[66].DATAIN
sink_stream_endofpacket => m_readfifo_data[67].DATAIN
sink_stream_startofpacket => m_readfifo_data[68].DATAIN
sink_stream_valid => m_readfifo_wrreq.DATAIN
source_stream_ready => m_readfifo_rdreq.IN1
source_stream_ready => always1.IN0
source_stream_ready => transmitted_eop.IN1
source_stream_ready => source_stream_endofpacket_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => source_stream_empty_hold.OUTPUTSELECT
source_stream_ready => hold_condition.IN1
sink_stream_ready <= sink_stream_ready.DB_MAX_OUTPUT_PORT_TYPE
source_stream_data[0] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[1] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[2] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[3] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[4] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[5] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[6] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[7] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[8] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[9] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[10] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[11] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[12] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[13] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[14] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[15] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[16] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[17] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[18] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[19] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[20] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[21] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[22] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[23] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[24] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[25] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[26] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[27] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[28] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[29] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[30] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[31] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[32] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[33] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[34] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[35] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[36] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[37] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[38] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[39] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[40] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[41] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[42] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[43] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[44] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[45] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[46] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[47] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[48] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[49] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[50] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[51] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[52] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[53] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[54] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[55] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[56] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[57] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[58] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[59] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[60] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[61] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[62] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_data[63] <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_empty[0] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_empty[1] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_empty[2] <= source_stream_empty.DB_MAX_OUTPUT_PORT_TYPE
source_stream_endofpacket <= source_stream_endofpacket_sig.DB_MAX_OUTPUT_PORT_TYPE
source_stream_startofpacket <= lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo.m_readfifo_q
source_stream_valid <= source_stream_valid_reg.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo
clk => clk.IN1
m_readfifo_data[0] => m_readfifo_data[0].IN1
m_readfifo_data[1] => m_readfifo_data[1].IN1
m_readfifo_data[2] => m_readfifo_data[2].IN1
m_readfifo_data[3] => m_readfifo_data[3].IN1
m_readfifo_data[4] => m_readfifo_data[4].IN1
m_readfifo_data[5] => m_readfifo_data[5].IN1
m_readfifo_data[6] => m_readfifo_data[6].IN1
m_readfifo_data[7] => m_readfifo_data[7].IN1
m_readfifo_data[8] => m_readfifo_data[8].IN1
m_readfifo_data[9] => m_readfifo_data[9].IN1
m_readfifo_data[10] => m_readfifo_data[10].IN1
m_readfifo_data[11] => m_readfifo_data[11].IN1
m_readfifo_data[12] => m_readfifo_data[12].IN1
m_readfifo_data[13] => m_readfifo_data[13].IN1
m_readfifo_data[14] => m_readfifo_data[14].IN1
m_readfifo_data[15] => m_readfifo_data[15].IN1
m_readfifo_data[16] => m_readfifo_data[16].IN1
m_readfifo_data[17] => m_readfifo_data[17].IN1
m_readfifo_data[18] => m_readfifo_data[18].IN1
m_readfifo_data[19] => m_readfifo_data[19].IN1
m_readfifo_data[20] => m_readfifo_data[20].IN1
m_readfifo_data[21] => m_readfifo_data[21].IN1
m_readfifo_data[22] => m_readfifo_data[22].IN1
m_readfifo_data[23] => m_readfifo_data[23].IN1
m_readfifo_data[24] => m_readfifo_data[24].IN1
m_readfifo_data[25] => m_readfifo_data[25].IN1
m_readfifo_data[26] => m_readfifo_data[26].IN1
m_readfifo_data[27] => m_readfifo_data[27].IN1
m_readfifo_data[28] => m_readfifo_data[28].IN1
m_readfifo_data[29] => m_readfifo_data[29].IN1
m_readfifo_data[30] => m_readfifo_data[30].IN1
m_readfifo_data[31] => m_readfifo_data[31].IN1
m_readfifo_data[32] => m_readfifo_data[32].IN1
m_readfifo_data[33] => m_readfifo_data[33].IN1
m_readfifo_data[34] => m_readfifo_data[34].IN1
m_readfifo_data[35] => m_readfifo_data[35].IN1
m_readfifo_data[36] => m_readfifo_data[36].IN1
m_readfifo_data[37] => m_readfifo_data[37].IN1
m_readfifo_data[38] => m_readfifo_data[38].IN1
m_readfifo_data[39] => m_readfifo_data[39].IN1
m_readfifo_data[40] => m_readfifo_data[40].IN1
m_readfifo_data[41] => m_readfifo_data[41].IN1
m_readfifo_data[42] => m_readfifo_data[42].IN1
m_readfifo_data[43] => m_readfifo_data[43].IN1
m_readfifo_data[44] => m_readfifo_data[44].IN1
m_readfifo_data[45] => m_readfifo_data[45].IN1
m_readfifo_data[46] => m_readfifo_data[46].IN1
m_readfifo_data[47] => m_readfifo_data[47].IN1
m_readfifo_data[48] => m_readfifo_data[48].IN1
m_readfifo_data[49] => m_readfifo_data[49].IN1
m_readfifo_data[50] => m_readfifo_data[50].IN1
m_readfifo_data[51] => m_readfifo_data[51].IN1
m_readfifo_data[52] => m_readfifo_data[52].IN1
m_readfifo_data[53] => m_readfifo_data[53].IN1
m_readfifo_data[54] => m_readfifo_data[54].IN1
m_readfifo_data[55] => m_readfifo_data[55].IN1
m_readfifo_data[56] => m_readfifo_data[56].IN1
m_readfifo_data[57] => m_readfifo_data[57].IN1
m_readfifo_data[58] => m_readfifo_data[58].IN1
m_readfifo_data[59] => m_readfifo_data[59].IN1
m_readfifo_data[60] => m_readfifo_data[60].IN1
m_readfifo_data[61] => m_readfifo_data[61].IN1
m_readfifo_data[62] => m_readfifo_data[62].IN1
m_readfifo_data[63] => m_readfifo_data[63].IN1
m_readfifo_data[64] => m_readfifo_data[64].IN1
m_readfifo_data[65] => m_readfifo_data[65].IN1
m_readfifo_data[66] => m_readfifo_data[66].IN1
m_readfifo_data[67] => m_readfifo_data[67].IN1
m_readfifo_data[68] => m_readfifo_data[68].IN1
m_readfifo_rdreq => m_readfifo_rdreq.IN1
m_readfifo_wrreq => m_readfifo_wrreq.IN1
reset => reset.IN1
m_readfifo_empty <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.empty
m_readfifo_full <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.full
m_readfifo_q[0] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[1] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[2] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[3] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[4] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[5] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[6] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[7] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[8] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[9] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[10] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[11] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[12] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[13] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[14] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[15] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[16] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[17] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[18] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[19] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[20] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[21] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[22] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[23] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[24] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[25] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[26] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[27] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[28] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[29] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[30] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[31] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[32] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[33] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[34] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[35] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[36] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[37] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[38] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[39] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[40] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[41] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[42] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[43] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[44] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[45] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[46] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[47] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[48] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[49] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[50] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[51] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[52] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[53] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[54] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[55] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[56] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[57] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[58] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[59] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[60] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[61] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[62] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[63] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[64] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[65] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[66] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[67] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_q[68] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.q
m_readfifo_usedw[0] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.usedw
m_readfifo_usedw[1] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.usedw
m_readfifo_usedw[2] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.usedw
m_readfifo_usedw[3] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.usedw
m_readfifo_usedw[4] <= scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo.usedw


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo
data[0] => scfifo_dv31:auto_generated.data[0]
data[1] => scfifo_dv31:auto_generated.data[1]
data[2] => scfifo_dv31:auto_generated.data[2]
data[3] => scfifo_dv31:auto_generated.data[3]
data[4] => scfifo_dv31:auto_generated.data[4]
data[5] => scfifo_dv31:auto_generated.data[5]
data[6] => scfifo_dv31:auto_generated.data[6]
data[7] => scfifo_dv31:auto_generated.data[7]
data[8] => scfifo_dv31:auto_generated.data[8]
data[9] => scfifo_dv31:auto_generated.data[9]
data[10] => scfifo_dv31:auto_generated.data[10]
data[11] => scfifo_dv31:auto_generated.data[11]
data[12] => scfifo_dv31:auto_generated.data[12]
data[13] => scfifo_dv31:auto_generated.data[13]
data[14] => scfifo_dv31:auto_generated.data[14]
data[15] => scfifo_dv31:auto_generated.data[15]
data[16] => scfifo_dv31:auto_generated.data[16]
data[17] => scfifo_dv31:auto_generated.data[17]
data[18] => scfifo_dv31:auto_generated.data[18]
data[19] => scfifo_dv31:auto_generated.data[19]
data[20] => scfifo_dv31:auto_generated.data[20]
data[21] => scfifo_dv31:auto_generated.data[21]
data[22] => scfifo_dv31:auto_generated.data[22]
data[23] => scfifo_dv31:auto_generated.data[23]
data[24] => scfifo_dv31:auto_generated.data[24]
data[25] => scfifo_dv31:auto_generated.data[25]
data[26] => scfifo_dv31:auto_generated.data[26]
data[27] => scfifo_dv31:auto_generated.data[27]
data[28] => scfifo_dv31:auto_generated.data[28]
data[29] => scfifo_dv31:auto_generated.data[29]
data[30] => scfifo_dv31:auto_generated.data[30]
data[31] => scfifo_dv31:auto_generated.data[31]
data[32] => scfifo_dv31:auto_generated.data[32]
data[33] => scfifo_dv31:auto_generated.data[33]
data[34] => scfifo_dv31:auto_generated.data[34]
data[35] => scfifo_dv31:auto_generated.data[35]
data[36] => scfifo_dv31:auto_generated.data[36]
data[37] => scfifo_dv31:auto_generated.data[37]
data[38] => scfifo_dv31:auto_generated.data[38]
data[39] => scfifo_dv31:auto_generated.data[39]
data[40] => scfifo_dv31:auto_generated.data[40]
data[41] => scfifo_dv31:auto_generated.data[41]
data[42] => scfifo_dv31:auto_generated.data[42]
data[43] => scfifo_dv31:auto_generated.data[43]
data[44] => scfifo_dv31:auto_generated.data[44]
data[45] => scfifo_dv31:auto_generated.data[45]
data[46] => scfifo_dv31:auto_generated.data[46]
data[47] => scfifo_dv31:auto_generated.data[47]
data[48] => scfifo_dv31:auto_generated.data[48]
data[49] => scfifo_dv31:auto_generated.data[49]
data[50] => scfifo_dv31:auto_generated.data[50]
data[51] => scfifo_dv31:auto_generated.data[51]
data[52] => scfifo_dv31:auto_generated.data[52]
data[53] => scfifo_dv31:auto_generated.data[53]
data[54] => scfifo_dv31:auto_generated.data[54]
data[55] => scfifo_dv31:auto_generated.data[55]
data[56] => scfifo_dv31:auto_generated.data[56]
data[57] => scfifo_dv31:auto_generated.data[57]
data[58] => scfifo_dv31:auto_generated.data[58]
data[59] => scfifo_dv31:auto_generated.data[59]
data[60] => scfifo_dv31:auto_generated.data[60]
data[61] => scfifo_dv31:auto_generated.data[61]
data[62] => scfifo_dv31:auto_generated.data[62]
data[63] => scfifo_dv31:auto_generated.data[63]
data[64] => scfifo_dv31:auto_generated.data[64]
data[65] => scfifo_dv31:auto_generated.data[65]
data[66] => scfifo_dv31:auto_generated.data[66]
data[67] => scfifo_dv31:auto_generated.data[67]
data[68] => scfifo_dv31:auto_generated.data[68]
q[0] <= scfifo_dv31:auto_generated.q[0]
q[1] <= scfifo_dv31:auto_generated.q[1]
q[2] <= scfifo_dv31:auto_generated.q[2]
q[3] <= scfifo_dv31:auto_generated.q[3]
q[4] <= scfifo_dv31:auto_generated.q[4]
q[5] <= scfifo_dv31:auto_generated.q[5]
q[6] <= scfifo_dv31:auto_generated.q[6]
q[7] <= scfifo_dv31:auto_generated.q[7]
q[8] <= scfifo_dv31:auto_generated.q[8]
q[9] <= scfifo_dv31:auto_generated.q[9]
q[10] <= scfifo_dv31:auto_generated.q[10]
q[11] <= scfifo_dv31:auto_generated.q[11]
q[12] <= scfifo_dv31:auto_generated.q[12]
q[13] <= scfifo_dv31:auto_generated.q[13]
q[14] <= scfifo_dv31:auto_generated.q[14]
q[15] <= scfifo_dv31:auto_generated.q[15]
q[16] <= scfifo_dv31:auto_generated.q[16]
q[17] <= scfifo_dv31:auto_generated.q[17]
q[18] <= scfifo_dv31:auto_generated.q[18]
q[19] <= scfifo_dv31:auto_generated.q[19]
q[20] <= scfifo_dv31:auto_generated.q[20]
q[21] <= scfifo_dv31:auto_generated.q[21]
q[22] <= scfifo_dv31:auto_generated.q[22]
q[23] <= scfifo_dv31:auto_generated.q[23]
q[24] <= scfifo_dv31:auto_generated.q[24]
q[25] <= scfifo_dv31:auto_generated.q[25]
q[26] <= scfifo_dv31:auto_generated.q[26]
q[27] <= scfifo_dv31:auto_generated.q[27]
q[28] <= scfifo_dv31:auto_generated.q[28]
q[29] <= scfifo_dv31:auto_generated.q[29]
q[30] <= scfifo_dv31:auto_generated.q[30]
q[31] <= scfifo_dv31:auto_generated.q[31]
q[32] <= scfifo_dv31:auto_generated.q[32]
q[33] <= scfifo_dv31:auto_generated.q[33]
q[34] <= scfifo_dv31:auto_generated.q[34]
q[35] <= scfifo_dv31:auto_generated.q[35]
q[36] <= scfifo_dv31:auto_generated.q[36]
q[37] <= scfifo_dv31:auto_generated.q[37]
q[38] <= scfifo_dv31:auto_generated.q[38]
q[39] <= scfifo_dv31:auto_generated.q[39]
q[40] <= scfifo_dv31:auto_generated.q[40]
q[41] <= scfifo_dv31:auto_generated.q[41]
q[42] <= scfifo_dv31:auto_generated.q[42]
q[43] <= scfifo_dv31:auto_generated.q[43]
q[44] <= scfifo_dv31:auto_generated.q[44]
q[45] <= scfifo_dv31:auto_generated.q[45]
q[46] <= scfifo_dv31:auto_generated.q[46]
q[47] <= scfifo_dv31:auto_generated.q[47]
q[48] <= scfifo_dv31:auto_generated.q[48]
q[49] <= scfifo_dv31:auto_generated.q[49]
q[50] <= scfifo_dv31:auto_generated.q[50]
q[51] <= scfifo_dv31:auto_generated.q[51]
q[52] <= scfifo_dv31:auto_generated.q[52]
q[53] <= scfifo_dv31:auto_generated.q[53]
q[54] <= scfifo_dv31:auto_generated.q[54]
q[55] <= scfifo_dv31:auto_generated.q[55]
q[56] <= scfifo_dv31:auto_generated.q[56]
q[57] <= scfifo_dv31:auto_generated.q[57]
q[58] <= scfifo_dv31:auto_generated.q[58]
q[59] <= scfifo_dv31:auto_generated.q[59]
q[60] <= scfifo_dv31:auto_generated.q[60]
q[61] <= scfifo_dv31:auto_generated.q[61]
q[62] <= scfifo_dv31:auto_generated.q[62]
q[63] <= scfifo_dv31:auto_generated.q[63]
q[64] <= scfifo_dv31:auto_generated.q[64]
q[65] <= scfifo_dv31:auto_generated.q[65]
q[66] <= scfifo_dv31:auto_generated.q[66]
q[67] <= scfifo_dv31:auto_generated.q[67]
q[68] <= scfifo_dv31:auto_generated.q[68]
wrreq => scfifo_dv31:auto_generated.wrreq
rdreq => scfifo_dv31:auto_generated.rdreq
clock => scfifo_dv31:auto_generated.clock
aclr => scfifo_dv31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_dv31:auto_generated.empty
full <= scfifo_dv31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_dv31:auto_generated.usedw[0]
usedw[1] <= scfifo_dv31:auto_generated.usedw[1]
usedw[2] <= scfifo_dv31:auto_generated.usedw[2]
usedw[3] <= scfifo_dv31:auto_generated.usedw[3]
usedw[4] <= scfifo_dv31:auto_generated.usedw[4]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated
aclr => a_dpfifo_k541:dpfifo.aclr
clock => a_dpfifo_k541:dpfifo.clock
data[0] => a_dpfifo_k541:dpfifo.data[0]
data[1] => a_dpfifo_k541:dpfifo.data[1]
data[2] => a_dpfifo_k541:dpfifo.data[2]
data[3] => a_dpfifo_k541:dpfifo.data[3]
data[4] => a_dpfifo_k541:dpfifo.data[4]
data[5] => a_dpfifo_k541:dpfifo.data[5]
data[6] => a_dpfifo_k541:dpfifo.data[6]
data[7] => a_dpfifo_k541:dpfifo.data[7]
data[8] => a_dpfifo_k541:dpfifo.data[8]
data[9] => a_dpfifo_k541:dpfifo.data[9]
data[10] => a_dpfifo_k541:dpfifo.data[10]
data[11] => a_dpfifo_k541:dpfifo.data[11]
data[12] => a_dpfifo_k541:dpfifo.data[12]
data[13] => a_dpfifo_k541:dpfifo.data[13]
data[14] => a_dpfifo_k541:dpfifo.data[14]
data[15] => a_dpfifo_k541:dpfifo.data[15]
data[16] => a_dpfifo_k541:dpfifo.data[16]
data[17] => a_dpfifo_k541:dpfifo.data[17]
data[18] => a_dpfifo_k541:dpfifo.data[18]
data[19] => a_dpfifo_k541:dpfifo.data[19]
data[20] => a_dpfifo_k541:dpfifo.data[20]
data[21] => a_dpfifo_k541:dpfifo.data[21]
data[22] => a_dpfifo_k541:dpfifo.data[22]
data[23] => a_dpfifo_k541:dpfifo.data[23]
data[24] => a_dpfifo_k541:dpfifo.data[24]
data[25] => a_dpfifo_k541:dpfifo.data[25]
data[26] => a_dpfifo_k541:dpfifo.data[26]
data[27] => a_dpfifo_k541:dpfifo.data[27]
data[28] => a_dpfifo_k541:dpfifo.data[28]
data[29] => a_dpfifo_k541:dpfifo.data[29]
data[30] => a_dpfifo_k541:dpfifo.data[30]
data[31] => a_dpfifo_k541:dpfifo.data[31]
data[32] => a_dpfifo_k541:dpfifo.data[32]
data[33] => a_dpfifo_k541:dpfifo.data[33]
data[34] => a_dpfifo_k541:dpfifo.data[34]
data[35] => a_dpfifo_k541:dpfifo.data[35]
data[36] => a_dpfifo_k541:dpfifo.data[36]
data[37] => a_dpfifo_k541:dpfifo.data[37]
data[38] => a_dpfifo_k541:dpfifo.data[38]
data[39] => a_dpfifo_k541:dpfifo.data[39]
data[40] => a_dpfifo_k541:dpfifo.data[40]
data[41] => a_dpfifo_k541:dpfifo.data[41]
data[42] => a_dpfifo_k541:dpfifo.data[42]
data[43] => a_dpfifo_k541:dpfifo.data[43]
data[44] => a_dpfifo_k541:dpfifo.data[44]
data[45] => a_dpfifo_k541:dpfifo.data[45]
data[46] => a_dpfifo_k541:dpfifo.data[46]
data[47] => a_dpfifo_k541:dpfifo.data[47]
data[48] => a_dpfifo_k541:dpfifo.data[48]
data[49] => a_dpfifo_k541:dpfifo.data[49]
data[50] => a_dpfifo_k541:dpfifo.data[50]
data[51] => a_dpfifo_k541:dpfifo.data[51]
data[52] => a_dpfifo_k541:dpfifo.data[52]
data[53] => a_dpfifo_k541:dpfifo.data[53]
data[54] => a_dpfifo_k541:dpfifo.data[54]
data[55] => a_dpfifo_k541:dpfifo.data[55]
data[56] => a_dpfifo_k541:dpfifo.data[56]
data[57] => a_dpfifo_k541:dpfifo.data[57]
data[58] => a_dpfifo_k541:dpfifo.data[58]
data[59] => a_dpfifo_k541:dpfifo.data[59]
data[60] => a_dpfifo_k541:dpfifo.data[60]
data[61] => a_dpfifo_k541:dpfifo.data[61]
data[62] => a_dpfifo_k541:dpfifo.data[62]
data[63] => a_dpfifo_k541:dpfifo.data[63]
data[64] => a_dpfifo_k541:dpfifo.data[64]
data[65] => a_dpfifo_k541:dpfifo.data[65]
data[66] => a_dpfifo_k541:dpfifo.data[66]
data[67] => a_dpfifo_k541:dpfifo.data[67]
data[68] => a_dpfifo_k541:dpfifo.data[68]
empty <= a_dpfifo_k541:dpfifo.empty
full <= a_dpfifo_k541:dpfifo.full
q[0] <= a_dpfifo_k541:dpfifo.q[0]
q[1] <= a_dpfifo_k541:dpfifo.q[1]
q[2] <= a_dpfifo_k541:dpfifo.q[2]
q[3] <= a_dpfifo_k541:dpfifo.q[3]
q[4] <= a_dpfifo_k541:dpfifo.q[4]
q[5] <= a_dpfifo_k541:dpfifo.q[5]
q[6] <= a_dpfifo_k541:dpfifo.q[6]
q[7] <= a_dpfifo_k541:dpfifo.q[7]
q[8] <= a_dpfifo_k541:dpfifo.q[8]
q[9] <= a_dpfifo_k541:dpfifo.q[9]
q[10] <= a_dpfifo_k541:dpfifo.q[10]
q[11] <= a_dpfifo_k541:dpfifo.q[11]
q[12] <= a_dpfifo_k541:dpfifo.q[12]
q[13] <= a_dpfifo_k541:dpfifo.q[13]
q[14] <= a_dpfifo_k541:dpfifo.q[14]
q[15] <= a_dpfifo_k541:dpfifo.q[15]
q[16] <= a_dpfifo_k541:dpfifo.q[16]
q[17] <= a_dpfifo_k541:dpfifo.q[17]
q[18] <= a_dpfifo_k541:dpfifo.q[18]
q[19] <= a_dpfifo_k541:dpfifo.q[19]
q[20] <= a_dpfifo_k541:dpfifo.q[20]
q[21] <= a_dpfifo_k541:dpfifo.q[21]
q[22] <= a_dpfifo_k541:dpfifo.q[22]
q[23] <= a_dpfifo_k541:dpfifo.q[23]
q[24] <= a_dpfifo_k541:dpfifo.q[24]
q[25] <= a_dpfifo_k541:dpfifo.q[25]
q[26] <= a_dpfifo_k541:dpfifo.q[26]
q[27] <= a_dpfifo_k541:dpfifo.q[27]
q[28] <= a_dpfifo_k541:dpfifo.q[28]
q[29] <= a_dpfifo_k541:dpfifo.q[29]
q[30] <= a_dpfifo_k541:dpfifo.q[30]
q[31] <= a_dpfifo_k541:dpfifo.q[31]
q[32] <= a_dpfifo_k541:dpfifo.q[32]
q[33] <= a_dpfifo_k541:dpfifo.q[33]
q[34] <= a_dpfifo_k541:dpfifo.q[34]
q[35] <= a_dpfifo_k541:dpfifo.q[35]
q[36] <= a_dpfifo_k541:dpfifo.q[36]
q[37] <= a_dpfifo_k541:dpfifo.q[37]
q[38] <= a_dpfifo_k541:dpfifo.q[38]
q[39] <= a_dpfifo_k541:dpfifo.q[39]
q[40] <= a_dpfifo_k541:dpfifo.q[40]
q[41] <= a_dpfifo_k541:dpfifo.q[41]
q[42] <= a_dpfifo_k541:dpfifo.q[42]
q[43] <= a_dpfifo_k541:dpfifo.q[43]
q[44] <= a_dpfifo_k541:dpfifo.q[44]
q[45] <= a_dpfifo_k541:dpfifo.q[45]
q[46] <= a_dpfifo_k541:dpfifo.q[46]
q[47] <= a_dpfifo_k541:dpfifo.q[47]
q[48] <= a_dpfifo_k541:dpfifo.q[48]
q[49] <= a_dpfifo_k541:dpfifo.q[49]
q[50] <= a_dpfifo_k541:dpfifo.q[50]
q[51] <= a_dpfifo_k541:dpfifo.q[51]
q[52] <= a_dpfifo_k541:dpfifo.q[52]
q[53] <= a_dpfifo_k541:dpfifo.q[53]
q[54] <= a_dpfifo_k541:dpfifo.q[54]
q[55] <= a_dpfifo_k541:dpfifo.q[55]
q[56] <= a_dpfifo_k541:dpfifo.q[56]
q[57] <= a_dpfifo_k541:dpfifo.q[57]
q[58] <= a_dpfifo_k541:dpfifo.q[58]
q[59] <= a_dpfifo_k541:dpfifo.q[59]
q[60] <= a_dpfifo_k541:dpfifo.q[60]
q[61] <= a_dpfifo_k541:dpfifo.q[61]
q[62] <= a_dpfifo_k541:dpfifo.q[62]
q[63] <= a_dpfifo_k541:dpfifo.q[63]
q[64] <= a_dpfifo_k541:dpfifo.q[64]
q[65] <= a_dpfifo_k541:dpfifo.q[65]
q[66] <= a_dpfifo_k541:dpfifo.q[66]
q[67] <= a_dpfifo_k541:dpfifo.q[67]
q[68] <= a_dpfifo_k541:dpfifo.q[68]
rdreq => a_dpfifo_k541:dpfifo.rreq
usedw[0] <= a_dpfifo_k541:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k541:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k541:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k541:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k541:dpfifo.usedw[4]
wrreq => a_dpfifo_k541:dpfifo.wreq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vnb:rd_ptr_msb.aclr
aclr => cntr_co7:usedw_counter.aclr
aclr => cntr_0ob:wr_ptr.aclr
clock => altsyncram_5vd1:FIFOram.clock0
clock => altsyncram_5vd1:FIFOram.clock1
clock => cntr_vnb:rd_ptr_msb.clock
clock => cntr_co7:usedw_counter.clock
clock => cntr_0ob:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_5vd1:FIFOram.data_a[0]
data[1] => altsyncram_5vd1:FIFOram.data_a[1]
data[2] => altsyncram_5vd1:FIFOram.data_a[2]
data[3] => altsyncram_5vd1:FIFOram.data_a[3]
data[4] => altsyncram_5vd1:FIFOram.data_a[4]
data[5] => altsyncram_5vd1:FIFOram.data_a[5]
data[6] => altsyncram_5vd1:FIFOram.data_a[6]
data[7] => altsyncram_5vd1:FIFOram.data_a[7]
data[8] => altsyncram_5vd1:FIFOram.data_a[8]
data[9] => altsyncram_5vd1:FIFOram.data_a[9]
data[10] => altsyncram_5vd1:FIFOram.data_a[10]
data[11] => altsyncram_5vd1:FIFOram.data_a[11]
data[12] => altsyncram_5vd1:FIFOram.data_a[12]
data[13] => altsyncram_5vd1:FIFOram.data_a[13]
data[14] => altsyncram_5vd1:FIFOram.data_a[14]
data[15] => altsyncram_5vd1:FIFOram.data_a[15]
data[16] => altsyncram_5vd1:FIFOram.data_a[16]
data[17] => altsyncram_5vd1:FIFOram.data_a[17]
data[18] => altsyncram_5vd1:FIFOram.data_a[18]
data[19] => altsyncram_5vd1:FIFOram.data_a[19]
data[20] => altsyncram_5vd1:FIFOram.data_a[20]
data[21] => altsyncram_5vd1:FIFOram.data_a[21]
data[22] => altsyncram_5vd1:FIFOram.data_a[22]
data[23] => altsyncram_5vd1:FIFOram.data_a[23]
data[24] => altsyncram_5vd1:FIFOram.data_a[24]
data[25] => altsyncram_5vd1:FIFOram.data_a[25]
data[26] => altsyncram_5vd1:FIFOram.data_a[26]
data[27] => altsyncram_5vd1:FIFOram.data_a[27]
data[28] => altsyncram_5vd1:FIFOram.data_a[28]
data[29] => altsyncram_5vd1:FIFOram.data_a[29]
data[30] => altsyncram_5vd1:FIFOram.data_a[30]
data[31] => altsyncram_5vd1:FIFOram.data_a[31]
data[32] => altsyncram_5vd1:FIFOram.data_a[32]
data[33] => altsyncram_5vd1:FIFOram.data_a[33]
data[34] => altsyncram_5vd1:FIFOram.data_a[34]
data[35] => altsyncram_5vd1:FIFOram.data_a[35]
data[36] => altsyncram_5vd1:FIFOram.data_a[36]
data[37] => altsyncram_5vd1:FIFOram.data_a[37]
data[38] => altsyncram_5vd1:FIFOram.data_a[38]
data[39] => altsyncram_5vd1:FIFOram.data_a[39]
data[40] => altsyncram_5vd1:FIFOram.data_a[40]
data[41] => altsyncram_5vd1:FIFOram.data_a[41]
data[42] => altsyncram_5vd1:FIFOram.data_a[42]
data[43] => altsyncram_5vd1:FIFOram.data_a[43]
data[44] => altsyncram_5vd1:FIFOram.data_a[44]
data[45] => altsyncram_5vd1:FIFOram.data_a[45]
data[46] => altsyncram_5vd1:FIFOram.data_a[46]
data[47] => altsyncram_5vd1:FIFOram.data_a[47]
data[48] => altsyncram_5vd1:FIFOram.data_a[48]
data[49] => altsyncram_5vd1:FIFOram.data_a[49]
data[50] => altsyncram_5vd1:FIFOram.data_a[50]
data[51] => altsyncram_5vd1:FIFOram.data_a[51]
data[52] => altsyncram_5vd1:FIFOram.data_a[52]
data[53] => altsyncram_5vd1:FIFOram.data_a[53]
data[54] => altsyncram_5vd1:FIFOram.data_a[54]
data[55] => altsyncram_5vd1:FIFOram.data_a[55]
data[56] => altsyncram_5vd1:FIFOram.data_a[56]
data[57] => altsyncram_5vd1:FIFOram.data_a[57]
data[58] => altsyncram_5vd1:FIFOram.data_a[58]
data[59] => altsyncram_5vd1:FIFOram.data_a[59]
data[60] => altsyncram_5vd1:FIFOram.data_a[60]
data[61] => altsyncram_5vd1:FIFOram.data_a[61]
data[62] => altsyncram_5vd1:FIFOram.data_a[62]
data[63] => altsyncram_5vd1:FIFOram.data_a[63]
data[64] => altsyncram_5vd1:FIFOram.data_a[64]
data[65] => altsyncram_5vd1:FIFOram.data_a[65]
data[66] => altsyncram_5vd1:FIFOram.data_a[66]
data[67] => altsyncram_5vd1:FIFOram.data_a[67]
data[68] => altsyncram_5vd1:FIFOram.data_a[68]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5vd1:FIFOram.q_b[0]
q[1] <= altsyncram_5vd1:FIFOram.q_b[1]
q[2] <= altsyncram_5vd1:FIFOram.q_b[2]
q[3] <= altsyncram_5vd1:FIFOram.q_b[3]
q[4] <= altsyncram_5vd1:FIFOram.q_b[4]
q[5] <= altsyncram_5vd1:FIFOram.q_b[5]
q[6] <= altsyncram_5vd1:FIFOram.q_b[6]
q[7] <= altsyncram_5vd1:FIFOram.q_b[7]
q[8] <= altsyncram_5vd1:FIFOram.q_b[8]
q[9] <= altsyncram_5vd1:FIFOram.q_b[9]
q[10] <= altsyncram_5vd1:FIFOram.q_b[10]
q[11] <= altsyncram_5vd1:FIFOram.q_b[11]
q[12] <= altsyncram_5vd1:FIFOram.q_b[12]
q[13] <= altsyncram_5vd1:FIFOram.q_b[13]
q[14] <= altsyncram_5vd1:FIFOram.q_b[14]
q[15] <= altsyncram_5vd1:FIFOram.q_b[15]
q[16] <= altsyncram_5vd1:FIFOram.q_b[16]
q[17] <= altsyncram_5vd1:FIFOram.q_b[17]
q[18] <= altsyncram_5vd1:FIFOram.q_b[18]
q[19] <= altsyncram_5vd1:FIFOram.q_b[19]
q[20] <= altsyncram_5vd1:FIFOram.q_b[20]
q[21] <= altsyncram_5vd1:FIFOram.q_b[21]
q[22] <= altsyncram_5vd1:FIFOram.q_b[22]
q[23] <= altsyncram_5vd1:FIFOram.q_b[23]
q[24] <= altsyncram_5vd1:FIFOram.q_b[24]
q[25] <= altsyncram_5vd1:FIFOram.q_b[25]
q[26] <= altsyncram_5vd1:FIFOram.q_b[26]
q[27] <= altsyncram_5vd1:FIFOram.q_b[27]
q[28] <= altsyncram_5vd1:FIFOram.q_b[28]
q[29] <= altsyncram_5vd1:FIFOram.q_b[29]
q[30] <= altsyncram_5vd1:FIFOram.q_b[30]
q[31] <= altsyncram_5vd1:FIFOram.q_b[31]
q[32] <= altsyncram_5vd1:FIFOram.q_b[32]
q[33] <= altsyncram_5vd1:FIFOram.q_b[33]
q[34] <= altsyncram_5vd1:FIFOram.q_b[34]
q[35] <= altsyncram_5vd1:FIFOram.q_b[35]
q[36] <= altsyncram_5vd1:FIFOram.q_b[36]
q[37] <= altsyncram_5vd1:FIFOram.q_b[37]
q[38] <= altsyncram_5vd1:FIFOram.q_b[38]
q[39] <= altsyncram_5vd1:FIFOram.q_b[39]
q[40] <= altsyncram_5vd1:FIFOram.q_b[40]
q[41] <= altsyncram_5vd1:FIFOram.q_b[41]
q[42] <= altsyncram_5vd1:FIFOram.q_b[42]
q[43] <= altsyncram_5vd1:FIFOram.q_b[43]
q[44] <= altsyncram_5vd1:FIFOram.q_b[44]
q[45] <= altsyncram_5vd1:FIFOram.q_b[45]
q[46] <= altsyncram_5vd1:FIFOram.q_b[46]
q[47] <= altsyncram_5vd1:FIFOram.q_b[47]
q[48] <= altsyncram_5vd1:FIFOram.q_b[48]
q[49] <= altsyncram_5vd1:FIFOram.q_b[49]
q[50] <= altsyncram_5vd1:FIFOram.q_b[50]
q[51] <= altsyncram_5vd1:FIFOram.q_b[51]
q[52] <= altsyncram_5vd1:FIFOram.q_b[52]
q[53] <= altsyncram_5vd1:FIFOram.q_b[53]
q[54] <= altsyncram_5vd1:FIFOram.q_b[54]
q[55] <= altsyncram_5vd1:FIFOram.q_b[55]
q[56] <= altsyncram_5vd1:FIFOram.q_b[56]
q[57] <= altsyncram_5vd1:FIFOram.q_b[57]
q[58] <= altsyncram_5vd1:FIFOram.q_b[58]
q[59] <= altsyncram_5vd1:FIFOram.q_b[59]
q[60] <= altsyncram_5vd1:FIFOram.q_b[60]
q[61] <= altsyncram_5vd1:FIFOram.q_b[61]
q[62] <= altsyncram_5vd1:FIFOram.q_b[62]
q[63] <= altsyncram_5vd1:FIFOram.q_b[63]
q[64] <= altsyncram_5vd1:FIFOram.q_b[64]
q[65] <= altsyncram_5vd1:FIFOram.q_b[65]
q[66] <= altsyncram_5vd1:FIFOram.q_b[66]
q[67] <= altsyncram_5vd1:FIFOram.q_b[67]
q[68] <= altsyncram_5vd1:FIFOram.q_b[68]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vnb:rd_ptr_msb.sclr
sclr => cntr_co7:usedw_counter.sclr
sclr => cntr_0ob:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_co7:usedw_counter.q[0]
usedw[1] <= cntr_co7:usedw_counter.q[1]
usedw[2] <= cntr_co7:usedw_counter.q[2]
usedw[3] <= cntr_co7:usedw_counter.q[3]
usedw[4] <= cntr_co7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_5vd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_vnb:rd_ptr_msb
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_co7:usedw_counter
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_0ob:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo
clk => clk.IN1
command_fifo_data[0] => command_fifo_data[0].IN1
command_fifo_data[1] => command_fifo_data[1].IN1
command_fifo_data[2] => command_fifo_data[2].IN1
command_fifo_data[3] => command_fifo_data[3].IN1
command_fifo_data[4] => command_fifo_data[4].IN1
command_fifo_data[5] => command_fifo_data[5].IN1
command_fifo_data[6] => command_fifo_data[6].IN1
command_fifo_data[7] => command_fifo_data[7].IN1
command_fifo_data[8] => command_fifo_data[8].IN1
command_fifo_data[9] => command_fifo_data[9].IN1
command_fifo_data[10] => command_fifo_data[10].IN1
command_fifo_data[11] => command_fifo_data[11].IN1
command_fifo_data[12] => command_fifo_data[12].IN1
command_fifo_data[13] => command_fifo_data[13].IN1
command_fifo_data[14] => command_fifo_data[14].IN1
command_fifo_data[15] => command_fifo_data[15].IN1
command_fifo_data[16] => command_fifo_data[16].IN1
command_fifo_data[17] => command_fifo_data[17].IN1
command_fifo_data[18] => command_fifo_data[18].IN1
command_fifo_data[19] => command_fifo_data[19].IN1
command_fifo_data[20] => command_fifo_data[20].IN1
command_fifo_data[21] => command_fifo_data[21].IN1
command_fifo_data[22] => command_fifo_data[22].IN1
command_fifo_data[23] => command_fifo_data[23].IN1
command_fifo_data[24] => command_fifo_data[24].IN1
command_fifo_data[25] => command_fifo_data[25].IN1
command_fifo_data[26] => command_fifo_data[26].IN1
command_fifo_data[27] => command_fifo_data[27].IN1
command_fifo_data[28] => command_fifo_data[28].IN1
command_fifo_data[29] => command_fifo_data[29].IN1
command_fifo_data[30] => command_fifo_data[30].IN1
command_fifo_data[31] => command_fifo_data[31].IN1
command_fifo_data[32] => command_fifo_data[32].IN1
command_fifo_data[33] => command_fifo_data[33].IN1
command_fifo_data[34] => command_fifo_data[34].IN1
command_fifo_data[35] => command_fifo_data[35].IN1
command_fifo_data[36] => command_fifo_data[36].IN1
command_fifo_data[37] => command_fifo_data[37].IN1
command_fifo_data[38] => command_fifo_data[38].IN1
command_fifo_data[39] => command_fifo_data[39].IN1
command_fifo_data[40] => command_fifo_data[40].IN1
command_fifo_data[41] => command_fifo_data[41].IN1
command_fifo_data[42] => command_fifo_data[42].IN1
command_fifo_data[43] => command_fifo_data[43].IN1
command_fifo_data[44] => command_fifo_data[44].IN1
command_fifo_data[45] => command_fifo_data[45].IN1
command_fifo_data[46] => command_fifo_data[46].IN1
command_fifo_data[47] => command_fifo_data[47].IN1
command_fifo_data[48] => command_fifo_data[48].IN1
command_fifo_data[49] => command_fifo_data[49].IN1
command_fifo_data[50] => command_fifo_data[50].IN1
command_fifo_data[51] => command_fifo_data[51].IN1
command_fifo_data[52] => command_fifo_data[52].IN1
command_fifo_data[53] => command_fifo_data[53].IN1
command_fifo_data[54] => command_fifo_data[54].IN1
command_fifo_data[55] => command_fifo_data[55].IN1
command_fifo_data[56] => command_fifo_data[56].IN1
command_fifo_data[57] => command_fifo_data[57].IN1
command_fifo_data[58] => command_fifo_data[58].IN1
command_fifo_data[59] => command_fifo_data[59].IN1
command_fifo_data[60] => command_fifo_data[60].IN1
command_fifo_data[61] => command_fifo_data[61].IN1
command_fifo_data[62] => command_fifo_data[62].IN1
command_fifo_data[63] => command_fifo_data[63].IN1
command_fifo_data[64] => command_fifo_data[64].IN1
command_fifo_data[65] => command_fifo_data[65].IN1
command_fifo_data[66] => command_fifo_data[66].IN1
command_fifo_data[67] => command_fifo_data[67].IN1
command_fifo_data[68] => command_fifo_data[68].IN1
command_fifo_data[69] => command_fifo_data[69].IN1
command_fifo_data[70] => command_fifo_data[70].IN1
command_fifo_data[71] => command_fifo_data[71].IN1
command_fifo_data[72] => command_fifo_data[72].IN1
command_fifo_data[73] => command_fifo_data[73].IN1
command_fifo_data[74] => command_fifo_data[74].IN1
command_fifo_data[75] => command_fifo_data[75].IN1
command_fifo_data[76] => command_fifo_data[76].IN1
command_fifo_data[77] => command_fifo_data[77].IN1
command_fifo_data[78] => command_fifo_data[78].IN1
command_fifo_data[79] => command_fifo_data[79].IN1
command_fifo_data[80] => command_fifo_data[80].IN1
command_fifo_data[81] => command_fifo_data[81].IN1
command_fifo_data[82] => command_fifo_data[82].IN1
command_fifo_data[83] => command_fifo_data[83].IN1
command_fifo_data[84] => command_fifo_data[84].IN1
command_fifo_data[85] => command_fifo_data[85].IN1
command_fifo_data[86] => command_fifo_data[86].IN1
command_fifo_data[87] => command_fifo_data[87].IN1
command_fifo_data[88] => command_fifo_data[88].IN1
command_fifo_data[89] => command_fifo_data[89].IN1
command_fifo_data[90] => command_fifo_data[90].IN1
command_fifo_data[91] => command_fifo_data[91].IN1
command_fifo_data[92] => command_fifo_data[92].IN1
command_fifo_data[93] => command_fifo_data[93].IN1
command_fifo_data[94] => command_fifo_data[94].IN1
command_fifo_data[95] => command_fifo_data[95].IN1
command_fifo_data[96] => command_fifo_data[96].IN1
command_fifo_data[97] => command_fifo_data[97].IN1
command_fifo_data[98] => command_fifo_data[98].IN1
command_fifo_data[99] => command_fifo_data[99].IN1
command_fifo_data[100] => command_fifo_data[100].IN1
command_fifo_data[101] => command_fifo_data[101].IN1
command_fifo_data[102] => command_fifo_data[102].IN1
command_fifo_data[103] => command_fifo_data[103].IN1
command_fifo_rdreq => command_fifo_rdreq.IN1
command_fifo_wrreq => command_fifo_wrreq.IN1
reset => reset.IN1
command_fifo_empty <= scfifo:lcd_sgdma_command_fifo_command_fifo.empty
command_fifo_full <= scfifo:lcd_sgdma_command_fifo_command_fifo.full
command_fifo_q[0] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[1] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[2] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[3] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[4] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[5] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[6] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[7] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[8] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[9] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[10] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[11] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[12] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[13] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[14] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[15] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[16] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[17] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[18] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[19] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[20] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[21] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[22] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[23] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[24] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[25] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[26] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[27] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[28] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[29] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[30] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[31] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[32] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[33] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[34] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[35] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[36] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[37] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[38] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[39] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[40] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[41] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[42] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[43] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[44] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[45] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[46] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[47] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[48] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[49] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[50] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[51] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[52] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[53] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[54] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[55] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[56] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[57] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[58] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[59] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[60] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[61] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[62] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[63] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[64] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[65] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[66] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[67] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[68] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[69] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[70] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[71] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[72] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[73] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[74] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[75] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[76] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[77] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[78] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[79] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[80] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[81] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[82] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[83] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[84] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[85] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[86] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[87] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[88] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[89] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[90] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[91] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[92] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[93] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[94] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[95] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[96] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[97] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[98] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[99] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[100] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[101] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[102] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q
command_fifo_q[103] <= scfifo:lcd_sgdma_command_fifo_command_fifo.q


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo
data[0] => scfifo_kc31:auto_generated.data[0]
data[1] => scfifo_kc31:auto_generated.data[1]
data[2] => scfifo_kc31:auto_generated.data[2]
data[3] => scfifo_kc31:auto_generated.data[3]
data[4] => scfifo_kc31:auto_generated.data[4]
data[5] => scfifo_kc31:auto_generated.data[5]
data[6] => scfifo_kc31:auto_generated.data[6]
data[7] => scfifo_kc31:auto_generated.data[7]
data[8] => scfifo_kc31:auto_generated.data[8]
data[9] => scfifo_kc31:auto_generated.data[9]
data[10] => scfifo_kc31:auto_generated.data[10]
data[11] => scfifo_kc31:auto_generated.data[11]
data[12] => scfifo_kc31:auto_generated.data[12]
data[13] => scfifo_kc31:auto_generated.data[13]
data[14] => scfifo_kc31:auto_generated.data[14]
data[15] => scfifo_kc31:auto_generated.data[15]
data[16] => scfifo_kc31:auto_generated.data[16]
data[17] => scfifo_kc31:auto_generated.data[17]
data[18] => scfifo_kc31:auto_generated.data[18]
data[19] => scfifo_kc31:auto_generated.data[19]
data[20] => scfifo_kc31:auto_generated.data[20]
data[21] => scfifo_kc31:auto_generated.data[21]
data[22] => scfifo_kc31:auto_generated.data[22]
data[23] => scfifo_kc31:auto_generated.data[23]
data[24] => scfifo_kc31:auto_generated.data[24]
data[25] => scfifo_kc31:auto_generated.data[25]
data[26] => scfifo_kc31:auto_generated.data[26]
data[27] => scfifo_kc31:auto_generated.data[27]
data[28] => scfifo_kc31:auto_generated.data[28]
data[29] => scfifo_kc31:auto_generated.data[29]
data[30] => scfifo_kc31:auto_generated.data[30]
data[31] => scfifo_kc31:auto_generated.data[31]
data[32] => scfifo_kc31:auto_generated.data[32]
data[33] => scfifo_kc31:auto_generated.data[33]
data[34] => scfifo_kc31:auto_generated.data[34]
data[35] => scfifo_kc31:auto_generated.data[35]
data[36] => scfifo_kc31:auto_generated.data[36]
data[37] => scfifo_kc31:auto_generated.data[37]
data[38] => scfifo_kc31:auto_generated.data[38]
data[39] => scfifo_kc31:auto_generated.data[39]
data[40] => scfifo_kc31:auto_generated.data[40]
data[41] => scfifo_kc31:auto_generated.data[41]
data[42] => scfifo_kc31:auto_generated.data[42]
data[43] => scfifo_kc31:auto_generated.data[43]
data[44] => scfifo_kc31:auto_generated.data[44]
data[45] => scfifo_kc31:auto_generated.data[45]
data[46] => scfifo_kc31:auto_generated.data[46]
data[47] => scfifo_kc31:auto_generated.data[47]
data[48] => scfifo_kc31:auto_generated.data[48]
data[49] => scfifo_kc31:auto_generated.data[49]
data[50] => scfifo_kc31:auto_generated.data[50]
data[51] => scfifo_kc31:auto_generated.data[51]
data[52] => scfifo_kc31:auto_generated.data[52]
data[53] => scfifo_kc31:auto_generated.data[53]
data[54] => scfifo_kc31:auto_generated.data[54]
data[55] => scfifo_kc31:auto_generated.data[55]
data[56] => scfifo_kc31:auto_generated.data[56]
data[57] => scfifo_kc31:auto_generated.data[57]
data[58] => scfifo_kc31:auto_generated.data[58]
data[59] => scfifo_kc31:auto_generated.data[59]
data[60] => scfifo_kc31:auto_generated.data[60]
data[61] => scfifo_kc31:auto_generated.data[61]
data[62] => scfifo_kc31:auto_generated.data[62]
data[63] => scfifo_kc31:auto_generated.data[63]
data[64] => scfifo_kc31:auto_generated.data[64]
data[65] => scfifo_kc31:auto_generated.data[65]
data[66] => scfifo_kc31:auto_generated.data[66]
data[67] => scfifo_kc31:auto_generated.data[67]
data[68] => scfifo_kc31:auto_generated.data[68]
data[69] => scfifo_kc31:auto_generated.data[69]
data[70] => scfifo_kc31:auto_generated.data[70]
data[71] => scfifo_kc31:auto_generated.data[71]
data[72] => scfifo_kc31:auto_generated.data[72]
data[73] => scfifo_kc31:auto_generated.data[73]
data[74] => scfifo_kc31:auto_generated.data[74]
data[75] => scfifo_kc31:auto_generated.data[75]
data[76] => scfifo_kc31:auto_generated.data[76]
data[77] => scfifo_kc31:auto_generated.data[77]
data[78] => scfifo_kc31:auto_generated.data[78]
data[79] => scfifo_kc31:auto_generated.data[79]
data[80] => scfifo_kc31:auto_generated.data[80]
data[81] => scfifo_kc31:auto_generated.data[81]
data[82] => scfifo_kc31:auto_generated.data[82]
data[83] => scfifo_kc31:auto_generated.data[83]
data[84] => scfifo_kc31:auto_generated.data[84]
data[85] => scfifo_kc31:auto_generated.data[85]
data[86] => scfifo_kc31:auto_generated.data[86]
data[87] => scfifo_kc31:auto_generated.data[87]
data[88] => scfifo_kc31:auto_generated.data[88]
data[89] => scfifo_kc31:auto_generated.data[89]
data[90] => scfifo_kc31:auto_generated.data[90]
data[91] => scfifo_kc31:auto_generated.data[91]
data[92] => scfifo_kc31:auto_generated.data[92]
data[93] => scfifo_kc31:auto_generated.data[93]
data[94] => scfifo_kc31:auto_generated.data[94]
data[95] => scfifo_kc31:auto_generated.data[95]
data[96] => scfifo_kc31:auto_generated.data[96]
data[97] => scfifo_kc31:auto_generated.data[97]
data[98] => scfifo_kc31:auto_generated.data[98]
data[99] => scfifo_kc31:auto_generated.data[99]
data[100] => scfifo_kc31:auto_generated.data[100]
data[101] => scfifo_kc31:auto_generated.data[101]
data[102] => scfifo_kc31:auto_generated.data[102]
data[103] => scfifo_kc31:auto_generated.data[103]
q[0] <= scfifo_kc31:auto_generated.q[0]
q[1] <= scfifo_kc31:auto_generated.q[1]
q[2] <= scfifo_kc31:auto_generated.q[2]
q[3] <= scfifo_kc31:auto_generated.q[3]
q[4] <= scfifo_kc31:auto_generated.q[4]
q[5] <= scfifo_kc31:auto_generated.q[5]
q[6] <= scfifo_kc31:auto_generated.q[6]
q[7] <= scfifo_kc31:auto_generated.q[7]
q[8] <= scfifo_kc31:auto_generated.q[8]
q[9] <= scfifo_kc31:auto_generated.q[9]
q[10] <= scfifo_kc31:auto_generated.q[10]
q[11] <= scfifo_kc31:auto_generated.q[11]
q[12] <= scfifo_kc31:auto_generated.q[12]
q[13] <= scfifo_kc31:auto_generated.q[13]
q[14] <= scfifo_kc31:auto_generated.q[14]
q[15] <= scfifo_kc31:auto_generated.q[15]
q[16] <= scfifo_kc31:auto_generated.q[16]
q[17] <= scfifo_kc31:auto_generated.q[17]
q[18] <= scfifo_kc31:auto_generated.q[18]
q[19] <= scfifo_kc31:auto_generated.q[19]
q[20] <= scfifo_kc31:auto_generated.q[20]
q[21] <= scfifo_kc31:auto_generated.q[21]
q[22] <= scfifo_kc31:auto_generated.q[22]
q[23] <= scfifo_kc31:auto_generated.q[23]
q[24] <= scfifo_kc31:auto_generated.q[24]
q[25] <= scfifo_kc31:auto_generated.q[25]
q[26] <= scfifo_kc31:auto_generated.q[26]
q[27] <= scfifo_kc31:auto_generated.q[27]
q[28] <= scfifo_kc31:auto_generated.q[28]
q[29] <= scfifo_kc31:auto_generated.q[29]
q[30] <= scfifo_kc31:auto_generated.q[30]
q[31] <= scfifo_kc31:auto_generated.q[31]
q[32] <= scfifo_kc31:auto_generated.q[32]
q[33] <= scfifo_kc31:auto_generated.q[33]
q[34] <= scfifo_kc31:auto_generated.q[34]
q[35] <= scfifo_kc31:auto_generated.q[35]
q[36] <= scfifo_kc31:auto_generated.q[36]
q[37] <= scfifo_kc31:auto_generated.q[37]
q[38] <= scfifo_kc31:auto_generated.q[38]
q[39] <= scfifo_kc31:auto_generated.q[39]
q[40] <= scfifo_kc31:auto_generated.q[40]
q[41] <= scfifo_kc31:auto_generated.q[41]
q[42] <= scfifo_kc31:auto_generated.q[42]
q[43] <= scfifo_kc31:auto_generated.q[43]
q[44] <= scfifo_kc31:auto_generated.q[44]
q[45] <= scfifo_kc31:auto_generated.q[45]
q[46] <= scfifo_kc31:auto_generated.q[46]
q[47] <= scfifo_kc31:auto_generated.q[47]
q[48] <= scfifo_kc31:auto_generated.q[48]
q[49] <= scfifo_kc31:auto_generated.q[49]
q[50] <= scfifo_kc31:auto_generated.q[50]
q[51] <= scfifo_kc31:auto_generated.q[51]
q[52] <= scfifo_kc31:auto_generated.q[52]
q[53] <= scfifo_kc31:auto_generated.q[53]
q[54] <= scfifo_kc31:auto_generated.q[54]
q[55] <= scfifo_kc31:auto_generated.q[55]
q[56] <= scfifo_kc31:auto_generated.q[56]
q[57] <= scfifo_kc31:auto_generated.q[57]
q[58] <= scfifo_kc31:auto_generated.q[58]
q[59] <= scfifo_kc31:auto_generated.q[59]
q[60] <= scfifo_kc31:auto_generated.q[60]
q[61] <= scfifo_kc31:auto_generated.q[61]
q[62] <= scfifo_kc31:auto_generated.q[62]
q[63] <= scfifo_kc31:auto_generated.q[63]
q[64] <= scfifo_kc31:auto_generated.q[64]
q[65] <= scfifo_kc31:auto_generated.q[65]
q[66] <= scfifo_kc31:auto_generated.q[66]
q[67] <= scfifo_kc31:auto_generated.q[67]
q[68] <= scfifo_kc31:auto_generated.q[68]
q[69] <= scfifo_kc31:auto_generated.q[69]
q[70] <= scfifo_kc31:auto_generated.q[70]
q[71] <= scfifo_kc31:auto_generated.q[71]
q[72] <= scfifo_kc31:auto_generated.q[72]
q[73] <= scfifo_kc31:auto_generated.q[73]
q[74] <= scfifo_kc31:auto_generated.q[74]
q[75] <= scfifo_kc31:auto_generated.q[75]
q[76] <= scfifo_kc31:auto_generated.q[76]
q[77] <= scfifo_kc31:auto_generated.q[77]
q[78] <= scfifo_kc31:auto_generated.q[78]
q[79] <= scfifo_kc31:auto_generated.q[79]
q[80] <= scfifo_kc31:auto_generated.q[80]
q[81] <= scfifo_kc31:auto_generated.q[81]
q[82] <= scfifo_kc31:auto_generated.q[82]
q[83] <= scfifo_kc31:auto_generated.q[83]
q[84] <= scfifo_kc31:auto_generated.q[84]
q[85] <= scfifo_kc31:auto_generated.q[85]
q[86] <= scfifo_kc31:auto_generated.q[86]
q[87] <= scfifo_kc31:auto_generated.q[87]
q[88] <= scfifo_kc31:auto_generated.q[88]
q[89] <= scfifo_kc31:auto_generated.q[89]
q[90] <= scfifo_kc31:auto_generated.q[90]
q[91] <= scfifo_kc31:auto_generated.q[91]
q[92] <= scfifo_kc31:auto_generated.q[92]
q[93] <= scfifo_kc31:auto_generated.q[93]
q[94] <= scfifo_kc31:auto_generated.q[94]
q[95] <= scfifo_kc31:auto_generated.q[95]
q[96] <= scfifo_kc31:auto_generated.q[96]
q[97] <= scfifo_kc31:auto_generated.q[97]
q[98] <= scfifo_kc31:auto_generated.q[98]
q[99] <= scfifo_kc31:auto_generated.q[99]
q[100] <= scfifo_kc31:auto_generated.q[100]
q[101] <= scfifo_kc31:auto_generated.q[101]
q[102] <= scfifo_kc31:auto_generated.q[102]
q[103] <= scfifo_kc31:auto_generated.q[103]
wrreq => scfifo_kc31:auto_generated.wrreq
rdreq => scfifo_kc31:auto_generated.rdreq
clock => scfifo_kc31:auto_generated.clock
aclr => scfifo_kc31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_kc31:auto_generated.empty
full <= scfifo_kc31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated
aclr => a_dpfifo_ri31:dpfifo.aclr
clock => a_dpfifo_ri31:dpfifo.clock
data[0] => a_dpfifo_ri31:dpfifo.data[0]
data[1] => a_dpfifo_ri31:dpfifo.data[1]
data[2] => a_dpfifo_ri31:dpfifo.data[2]
data[3] => a_dpfifo_ri31:dpfifo.data[3]
data[4] => a_dpfifo_ri31:dpfifo.data[4]
data[5] => a_dpfifo_ri31:dpfifo.data[5]
data[6] => a_dpfifo_ri31:dpfifo.data[6]
data[7] => a_dpfifo_ri31:dpfifo.data[7]
data[8] => a_dpfifo_ri31:dpfifo.data[8]
data[9] => a_dpfifo_ri31:dpfifo.data[9]
data[10] => a_dpfifo_ri31:dpfifo.data[10]
data[11] => a_dpfifo_ri31:dpfifo.data[11]
data[12] => a_dpfifo_ri31:dpfifo.data[12]
data[13] => a_dpfifo_ri31:dpfifo.data[13]
data[14] => a_dpfifo_ri31:dpfifo.data[14]
data[15] => a_dpfifo_ri31:dpfifo.data[15]
data[16] => a_dpfifo_ri31:dpfifo.data[16]
data[17] => a_dpfifo_ri31:dpfifo.data[17]
data[18] => a_dpfifo_ri31:dpfifo.data[18]
data[19] => a_dpfifo_ri31:dpfifo.data[19]
data[20] => a_dpfifo_ri31:dpfifo.data[20]
data[21] => a_dpfifo_ri31:dpfifo.data[21]
data[22] => a_dpfifo_ri31:dpfifo.data[22]
data[23] => a_dpfifo_ri31:dpfifo.data[23]
data[24] => a_dpfifo_ri31:dpfifo.data[24]
data[25] => a_dpfifo_ri31:dpfifo.data[25]
data[26] => a_dpfifo_ri31:dpfifo.data[26]
data[27] => a_dpfifo_ri31:dpfifo.data[27]
data[28] => a_dpfifo_ri31:dpfifo.data[28]
data[29] => a_dpfifo_ri31:dpfifo.data[29]
data[30] => a_dpfifo_ri31:dpfifo.data[30]
data[31] => a_dpfifo_ri31:dpfifo.data[31]
data[32] => a_dpfifo_ri31:dpfifo.data[32]
data[33] => a_dpfifo_ri31:dpfifo.data[33]
data[34] => a_dpfifo_ri31:dpfifo.data[34]
data[35] => a_dpfifo_ri31:dpfifo.data[35]
data[36] => a_dpfifo_ri31:dpfifo.data[36]
data[37] => a_dpfifo_ri31:dpfifo.data[37]
data[38] => a_dpfifo_ri31:dpfifo.data[38]
data[39] => a_dpfifo_ri31:dpfifo.data[39]
data[40] => a_dpfifo_ri31:dpfifo.data[40]
data[41] => a_dpfifo_ri31:dpfifo.data[41]
data[42] => a_dpfifo_ri31:dpfifo.data[42]
data[43] => a_dpfifo_ri31:dpfifo.data[43]
data[44] => a_dpfifo_ri31:dpfifo.data[44]
data[45] => a_dpfifo_ri31:dpfifo.data[45]
data[46] => a_dpfifo_ri31:dpfifo.data[46]
data[47] => a_dpfifo_ri31:dpfifo.data[47]
data[48] => a_dpfifo_ri31:dpfifo.data[48]
data[49] => a_dpfifo_ri31:dpfifo.data[49]
data[50] => a_dpfifo_ri31:dpfifo.data[50]
data[51] => a_dpfifo_ri31:dpfifo.data[51]
data[52] => a_dpfifo_ri31:dpfifo.data[52]
data[53] => a_dpfifo_ri31:dpfifo.data[53]
data[54] => a_dpfifo_ri31:dpfifo.data[54]
data[55] => a_dpfifo_ri31:dpfifo.data[55]
data[56] => a_dpfifo_ri31:dpfifo.data[56]
data[57] => a_dpfifo_ri31:dpfifo.data[57]
data[58] => a_dpfifo_ri31:dpfifo.data[58]
data[59] => a_dpfifo_ri31:dpfifo.data[59]
data[60] => a_dpfifo_ri31:dpfifo.data[60]
data[61] => a_dpfifo_ri31:dpfifo.data[61]
data[62] => a_dpfifo_ri31:dpfifo.data[62]
data[63] => a_dpfifo_ri31:dpfifo.data[63]
data[64] => a_dpfifo_ri31:dpfifo.data[64]
data[65] => a_dpfifo_ri31:dpfifo.data[65]
data[66] => a_dpfifo_ri31:dpfifo.data[66]
data[67] => a_dpfifo_ri31:dpfifo.data[67]
data[68] => a_dpfifo_ri31:dpfifo.data[68]
data[69] => a_dpfifo_ri31:dpfifo.data[69]
data[70] => a_dpfifo_ri31:dpfifo.data[70]
data[71] => a_dpfifo_ri31:dpfifo.data[71]
data[72] => a_dpfifo_ri31:dpfifo.data[72]
data[73] => a_dpfifo_ri31:dpfifo.data[73]
data[74] => a_dpfifo_ri31:dpfifo.data[74]
data[75] => a_dpfifo_ri31:dpfifo.data[75]
data[76] => a_dpfifo_ri31:dpfifo.data[76]
data[77] => a_dpfifo_ri31:dpfifo.data[77]
data[78] => a_dpfifo_ri31:dpfifo.data[78]
data[79] => a_dpfifo_ri31:dpfifo.data[79]
data[80] => a_dpfifo_ri31:dpfifo.data[80]
data[81] => a_dpfifo_ri31:dpfifo.data[81]
data[82] => a_dpfifo_ri31:dpfifo.data[82]
data[83] => a_dpfifo_ri31:dpfifo.data[83]
data[84] => a_dpfifo_ri31:dpfifo.data[84]
data[85] => a_dpfifo_ri31:dpfifo.data[85]
data[86] => a_dpfifo_ri31:dpfifo.data[86]
data[87] => a_dpfifo_ri31:dpfifo.data[87]
data[88] => a_dpfifo_ri31:dpfifo.data[88]
data[89] => a_dpfifo_ri31:dpfifo.data[89]
data[90] => a_dpfifo_ri31:dpfifo.data[90]
data[91] => a_dpfifo_ri31:dpfifo.data[91]
data[92] => a_dpfifo_ri31:dpfifo.data[92]
data[93] => a_dpfifo_ri31:dpfifo.data[93]
data[94] => a_dpfifo_ri31:dpfifo.data[94]
data[95] => a_dpfifo_ri31:dpfifo.data[95]
data[96] => a_dpfifo_ri31:dpfifo.data[96]
data[97] => a_dpfifo_ri31:dpfifo.data[97]
data[98] => a_dpfifo_ri31:dpfifo.data[98]
data[99] => a_dpfifo_ri31:dpfifo.data[99]
data[100] => a_dpfifo_ri31:dpfifo.data[100]
data[101] => a_dpfifo_ri31:dpfifo.data[101]
data[102] => a_dpfifo_ri31:dpfifo.data[102]
data[103] => a_dpfifo_ri31:dpfifo.data[103]
empty <= a_dpfifo_ri31:dpfifo.empty
full <= a_dpfifo_ri31:dpfifo.full
q[0] <= a_dpfifo_ri31:dpfifo.q[0]
q[1] <= a_dpfifo_ri31:dpfifo.q[1]
q[2] <= a_dpfifo_ri31:dpfifo.q[2]
q[3] <= a_dpfifo_ri31:dpfifo.q[3]
q[4] <= a_dpfifo_ri31:dpfifo.q[4]
q[5] <= a_dpfifo_ri31:dpfifo.q[5]
q[6] <= a_dpfifo_ri31:dpfifo.q[6]
q[7] <= a_dpfifo_ri31:dpfifo.q[7]
q[8] <= a_dpfifo_ri31:dpfifo.q[8]
q[9] <= a_dpfifo_ri31:dpfifo.q[9]
q[10] <= a_dpfifo_ri31:dpfifo.q[10]
q[11] <= a_dpfifo_ri31:dpfifo.q[11]
q[12] <= a_dpfifo_ri31:dpfifo.q[12]
q[13] <= a_dpfifo_ri31:dpfifo.q[13]
q[14] <= a_dpfifo_ri31:dpfifo.q[14]
q[15] <= a_dpfifo_ri31:dpfifo.q[15]
q[16] <= a_dpfifo_ri31:dpfifo.q[16]
q[17] <= a_dpfifo_ri31:dpfifo.q[17]
q[18] <= a_dpfifo_ri31:dpfifo.q[18]
q[19] <= a_dpfifo_ri31:dpfifo.q[19]
q[20] <= a_dpfifo_ri31:dpfifo.q[20]
q[21] <= a_dpfifo_ri31:dpfifo.q[21]
q[22] <= a_dpfifo_ri31:dpfifo.q[22]
q[23] <= a_dpfifo_ri31:dpfifo.q[23]
q[24] <= a_dpfifo_ri31:dpfifo.q[24]
q[25] <= a_dpfifo_ri31:dpfifo.q[25]
q[26] <= a_dpfifo_ri31:dpfifo.q[26]
q[27] <= a_dpfifo_ri31:dpfifo.q[27]
q[28] <= a_dpfifo_ri31:dpfifo.q[28]
q[29] <= a_dpfifo_ri31:dpfifo.q[29]
q[30] <= a_dpfifo_ri31:dpfifo.q[30]
q[31] <= a_dpfifo_ri31:dpfifo.q[31]
q[32] <= a_dpfifo_ri31:dpfifo.q[32]
q[33] <= a_dpfifo_ri31:dpfifo.q[33]
q[34] <= a_dpfifo_ri31:dpfifo.q[34]
q[35] <= a_dpfifo_ri31:dpfifo.q[35]
q[36] <= a_dpfifo_ri31:dpfifo.q[36]
q[37] <= a_dpfifo_ri31:dpfifo.q[37]
q[38] <= a_dpfifo_ri31:dpfifo.q[38]
q[39] <= a_dpfifo_ri31:dpfifo.q[39]
q[40] <= a_dpfifo_ri31:dpfifo.q[40]
q[41] <= a_dpfifo_ri31:dpfifo.q[41]
q[42] <= a_dpfifo_ri31:dpfifo.q[42]
q[43] <= a_dpfifo_ri31:dpfifo.q[43]
q[44] <= a_dpfifo_ri31:dpfifo.q[44]
q[45] <= a_dpfifo_ri31:dpfifo.q[45]
q[46] <= a_dpfifo_ri31:dpfifo.q[46]
q[47] <= a_dpfifo_ri31:dpfifo.q[47]
q[48] <= a_dpfifo_ri31:dpfifo.q[48]
q[49] <= a_dpfifo_ri31:dpfifo.q[49]
q[50] <= a_dpfifo_ri31:dpfifo.q[50]
q[51] <= a_dpfifo_ri31:dpfifo.q[51]
q[52] <= a_dpfifo_ri31:dpfifo.q[52]
q[53] <= a_dpfifo_ri31:dpfifo.q[53]
q[54] <= a_dpfifo_ri31:dpfifo.q[54]
q[55] <= a_dpfifo_ri31:dpfifo.q[55]
q[56] <= a_dpfifo_ri31:dpfifo.q[56]
q[57] <= a_dpfifo_ri31:dpfifo.q[57]
q[58] <= a_dpfifo_ri31:dpfifo.q[58]
q[59] <= a_dpfifo_ri31:dpfifo.q[59]
q[60] <= a_dpfifo_ri31:dpfifo.q[60]
q[61] <= a_dpfifo_ri31:dpfifo.q[61]
q[62] <= a_dpfifo_ri31:dpfifo.q[62]
q[63] <= a_dpfifo_ri31:dpfifo.q[63]
q[64] <= a_dpfifo_ri31:dpfifo.q[64]
q[65] <= a_dpfifo_ri31:dpfifo.q[65]
q[66] <= a_dpfifo_ri31:dpfifo.q[66]
q[67] <= a_dpfifo_ri31:dpfifo.q[67]
q[68] <= a_dpfifo_ri31:dpfifo.q[68]
q[69] <= a_dpfifo_ri31:dpfifo.q[69]
q[70] <= a_dpfifo_ri31:dpfifo.q[70]
q[71] <= a_dpfifo_ri31:dpfifo.q[71]
q[72] <= a_dpfifo_ri31:dpfifo.q[72]
q[73] <= a_dpfifo_ri31:dpfifo.q[73]
q[74] <= a_dpfifo_ri31:dpfifo.q[74]
q[75] <= a_dpfifo_ri31:dpfifo.q[75]
q[76] <= a_dpfifo_ri31:dpfifo.q[76]
q[77] <= a_dpfifo_ri31:dpfifo.q[77]
q[78] <= a_dpfifo_ri31:dpfifo.q[78]
q[79] <= a_dpfifo_ri31:dpfifo.q[79]
q[80] <= a_dpfifo_ri31:dpfifo.q[80]
q[81] <= a_dpfifo_ri31:dpfifo.q[81]
q[82] <= a_dpfifo_ri31:dpfifo.q[82]
q[83] <= a_dpfifo_ri31:dpfifo.q[83]
q[84] <= a_dpfifo_ri31:dpfifo.q[84]
q[85] <= a_dpfifo_ri31:dpfifo.q[85]
q[86] <= a_dpfifo_ri31:dpfifo.q[86]
q[87] <= a_dpfifo_ri31:dpfifo.q[87]
q[88] <= a_dpfifo_ri31:dpfifo.q[88]
q[89] <= a_dpfifo_ri31:dpfifo.q[89]
q[90] <= a_dpfifo_ri31:dpfifo.q[90]
q[91] <= a_dpfifo_ri31:dpfifo.q[91]
q[92] <= a_dpfifo_ri31:dpfifo.q[92]
q[93] <= a_dpfifo_ri31:dpfifo.q[93]
q[94] <= a_dpfifo_ri31:dpfifo.q[94]
q[95] <= a_dpfifo_ri31:dpfifo.q[95]
q[96] <= a_dpfifo_ri31:dpfifo.q[96]
q[97] <= a_dpfifo_ri31:dpfifo.q[97]
q[98] <= a_dpfifo_ri31:dpfifo.q[98]
q[99] <= a_dpfifo_ri31:dpfifo.q[99]
q[100] <= a_dpfifo_ri31:dpfifo.q[100]
q[101] <= a_dpfifo_ri31:dpfifo.q[101]
q[102] <= a_dpfifo_ri31:dpfifo.q[102]
q[103] <= a_dpfifo_ri31:dpfifo.q[103]
rdreq => a_dpfifo_ri31:dpfifo.rreq
wrreq => a_dpfifo_ri31:dpfifo.wreq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_8o7:usedw_counter.aclr
aclr => cntr_snb:wr_ptr.aclr
clock => altsyncram_3ud1:FIFOram.clock0
clock => altsyncram_3ud1:FIFOram.clock1
clock => cntr_8o7:usedw_counter.clock
clock => cntr_snb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_3ud1:FIFOram.data_a[0]
data[1] => altsyncram_3ud1:FIFOram.data_a[1]
data[2] => altsyncram_3ud1:FIFOram.data_a[2]
data[3] => altsyncram_3ud1:FIFOram.data_a[3]
data[4] => altsyncram_3ud1:FIFOram.data_a[4]
data[5] => altsyncram_3ud1:FIFOram.data_a[5]
data[6] => altsyncram_3ud1:FIFOram.data_a[6]
data[7] => altsyncram_3ud1:FIFOram.data_a[7]
data[8] => altsyncram_3ud1:FIFOram.data_a[8]
data[9] => altsyncram_3ud1:FIFOram.data_a[9]
data[10] => altsyncram_3ud1:FIFOram.data_a[10]
data[11] => altsyncram_3ud1:FIFOram.data_a[11]
data[12] => altsyncram_3ud1:FIFOram.data_a[12]
data[13] => altsyncram_3ud1:FIFOram.data_a[13]
data[14] => altsyncram_3ud1:FIFOram.data_a[14]
data[15] => altsyncram_3ud1:FIFOram.data_a[15]
data[16] => altsyncram_3ud1:FIFOram.data_a[16]
data[17] => altsyncram_3ud1:FIFOram.data_a[17]
data[18] => altsyncram_3ud1:FIFOram.data_a[18]
data[19] => altsyncram_3ud1:FIFOram.data_a[19]
data[20] => altsyncram_3ud1:FIFOram.data_a[20]
data[21] => altsyncram_3ud1:FIFOram.data_a[21]
data[22] => altsyncram_3ud1:FIFOram.data_a[22]
data[23] => altsyncram_3ud1:FIFOram.data_a[23]
data[24] => altsyncram_3ud1:FIFOram.data_a[24]
data[25] => altsyncram_3ud1:FIFOram.data_a[25]
data[26] => altsyncram_3ud1:FIFOram.data_a[26]
data[27] => altsyncram_3ud1:FIFOram.data_a[27]
data[28] => altsyncram_3ud1:FIFOram.data_a[28]
data[29] => altsyncram_3ud1:FIFOram.data_a[29]
data[30] => altsyncram_3ud1:FIFOram.data_a[30]
data[31] => altsyncram_3ud1:FIFOram.data_a[31]
data[32] => altsyncram_3ud1:FIFOram.data_a[32]
data[33] => altsyncram_3ud1:FIFOram.data_a[33]
data[34] => altsyncram_3ud1:FIFOram.data_a[34]
data[35] => altsyncram_3ud1:FIFOram.data_a[35]
data[36] => altsyncram_3ud1:FIFOram.data_a[36]
data[37] => altsyncram_3ud1:FIFOram.data_a[37]
data[38] => altsyncram_3ud1:FIFOram.data_a[38]
data[39] => altsyncram_3ud1:FIFOram.data_a[39]
data[40] => altsyncram_3ud1:FIFOram.data_a[40]
data[41] => altsyncram_3ud1:FIFOram.data_a[41]
data[42] => altsyncram_3ud1:FIFOram.data_a[42]
data[43] => altsyncram_3ud1:FIFOram.data_a[43]
data[44] => altsyncram_3ud1:FIFOram.data_a[44]
data[45] => altsyncram_3ud1:FIFOram.data_a[45]
data[46] => altsyncram_3ud1:FIFOram.data_a[46]
data[47] => altsyncram_3ud1:FIFOram.data_a[47]
data[48] => altsyncram_3ud1:FIFOram.data_a[48]
data[49] => altsyncram_3ud1:FIFOram.data_a[49]
data[50] => altsyncram_3ud1:FIFOram.data_a[50]
data[51] => altsyncram_3ud1:FIFOram.data_a[51]
data[52] => altsyncram_3ud1:FIFOram.data_a[52]
data[53] => altsyncram_3ud1:FIFOram.data_a[53]
data[54] => altsyncram_3ud1:FIFOram.data_a[54]
data[55] => altsyncram_3ud1:FIFOram.data_a[55]
data[56] => altsyncram_3ud1:FIFOram.data_a[56]
data[57] => altsyncram_3ud1:FIFOram.data_a[57]
data[58] => altsyncram_3ud1:FIFOram.data_a[58]
data[59] => altsyncram_3ud1:FIFOram.data_a[59]
data[60] => altsyncram_3ud1:FIFOram.data_a[60]
data[61] => altsyncram_3ud1:FIFOram.data_a[61]
data[62] => altsyncram_3ud1:FIFOram.data_a[62]
data[63] => altsyncram_3ud1:FIFOram.data_a[63]
data[64] => altsyncram_3ud1:FIFOram.data_a[64]
data[65] => altsyncram_3ud1:FIFOram.data_a[65]
data[66] => altsyncram_3ud1:FIFOram.data_a[66]
data[67] => altsyncram_3ud1:FIFOram.data_a[67]
data[68] => altsyncram_3ud1:FIFOram.data_a[68]
data[69] => altsyncram_3ud1:FIFOram.data_a[69]
data[70] => altsyncram_3ud1:FIFOram.data_a[70]
data[71] => altsyncram_3ud1:FIFOram.data_a[71]
data[72] => altsyncram_3ud1:FIFOram.data_a[72]
data[73] => altsyncram_3ud1:FIFOram.data_a[73]
data[74] => altsyncram_3ud1:FIFOram.data_a[74]
data[75] => altsyncram_3ud1:FIFOram.data_a[75]
data[76] => altsyncram_3ud1:FIFOram.data_a[76]
data[77] => altsyncram_3ud1:FIFOram.data_a[77]
data[78] => altsyncram_3ud1:FIFOram.data_a[78]
data[79] => altsyncram_3ud1:FIFOram.data_a[79]
data[80] => altsyncram_3ud1:FIFOram.data_a[80]
data[81] => altsyncram_3ud1:FIFOram.data_a[81]
data[82] => altsyncram_3ud1:FIFOram.data_a[82]
data[83] => altsyncram_3ud1:FIFOram.data_a[83]
data[84] => altsyncram_3ud1:FIFOram.data_a[84]
data[85] => altsyncram_3ud1:FIFOram.data_a[85]
data[86] => altsyncram_3ud1:FIFOram.data_a[86]
data[87] => altsyncram_3ud1:FIFOram.data_a[87]
data[88] => altsyncram_3ud1:FIFOram.data_a[88]
data[89] => altsyncram_3ud1:FIFOram.data_a[89]
data[90] => altsyncram_3ud1:FIFOram.data_a[90]
data[91] => altsyncram_3ud1:FIFOram.data_a[91]
data[92] => altsyncram_3ud1:FIFOram.data_a[92]
data[93] => altsyncram_3ud1:FIFOram.data_a[93]
data[94] => altsyncram_3ud1:FIFOram.data_a[94]
data[95] => altsyncram_3ud1:FIFOram.data_a[95]
data[96] => altsyncram_3ud1:FIFOram.data_a[96]
data[97] => altsyncram_3ud1:FIFOram.data_a[97]
data[98] => altsyncram_3ud1:FIFOram.data_a[98]
data[99] => altsyncram_3ud1:FIFOram.data_a[99]
data[100] => altsyncram_3ud1:FIFOram.data_a[100]
data[101] => altsyncram_3ud1:FIFOram.data_a[101]
data[102] => altsyncram_3ud1:FIFOram.data_a[102]
data[103] => altsyncram_3ud1:FIFOram.data_a[103]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_3ud1:FIFOram.q_b[0]
q[1] <= altsyncram_3ud1:FIFOram.q_b[1]
q[2] <= altsyncram_3ud1:FIFOram.q_b[2]
q[3] <= altsyncram_3ud1:FIFOram.q_b[3]
q[4] <= altsyncram_3ud1:FIFOram.q_b[4]
q[5] <= altsyncram_3ud1:FIFOram.q_b[5]
q[6] <= altsyncram_3ud1:FIFOram.q_b[6]
q[7] <= altsyncram_3ud1:FIFOram.q_b[7]
q[8] <= altsyncram_3ud1:FIFOram.q_b[8]
q[9] <= altsyncram_3ud1:FIFOram.q_b[9]
q[10] <= altsyncram_3ud1:FIFOram.q_b[10]
q[11] <= altsyncram_3ud1:FIFOram.q_b[11]
q[12] <= altsyncram_3ud1:FIFOram.q_b[12]
q[13] <= altsyncram_3ud1:FIFOram.q_b[13]
q[14] <= altsyncram_3ud1:FIFOram.q_b[14]
q[15] <= altsyncram_3ud1:FIFOram.q_b[15]
q[16] <= altsyncram_3ud1:FIFOram.q_b[16]
q[17] <= altsyncram_3ud1:FIFOram.q_b[17]
q[18] <= altsyncram_3ud1:FIFOram.q_b[18]
q[19] <= altsyncram_3ud1:FIFOram.q_b[19]
q[20] <= altsyncram_3ud1:FIFOram.q_b[20]
q[21] <= altsyncram_3ud1:FIFOram.q_b[21]
q[22] <= altsyncram_3ud1:FIFOram.q_b[22]
q[23] <= altsyncram_3ud1:FIFOram.q_b[23]
q[24] <= altsyncram_3ud1:FIFOram.q_b[24]
q[25] <= altsyncram_3ud1:FIFOram.q_b[25]
q[26] <= altsyncram_3ud1:FIFOram.q_b[26]
q[27] <= altsyncram_3ud1:FIFOram.q_b[27]
q[28] <= altsyncram_3ud1:FIFOram.q_b[28]
q[29] <= altsyncram_3ud1:FIFOram.q_b[29]
q[30] <= altsyncram_3ud1:FIFOram.q_b[30]
q[31] <= altsyncram_3ud1:FIFOram.q_b[31]
q[32] <= altsyncram_3ud1:FIFOram.q_b[32]
q[33] <= altsyncram_3ud1:FIFOram.q_b[33]
q[34] <= altsyncram_3ud1:FIFOram.q_b[34]
q[35] <= altsyncram_3ud1:FIFOram.q_b[35]
q[36] <= altsyncram_3ud1:FIFOram.q_b[36]
q[37] <= altsyncram_3ud1:FIFOram.q_b[37]
q[38] <= altsyncram_3ud1:FIFOram.q_b[38]
q[39] <= altsyncram_3ud1:FIFOram.q_b[39]
q[40] <= altsyncram_3ud1:FIFOram.q_b[40]
q[41] <= altsyncram_3ud1:FIFOram.q_b[41]
q[42] <= altsyncram_3ud1:FIFOram.q_b[42]
q[43] <= altsyncram_3ud1:FIFOram.q_b[43]
q[44] <= altsyncram_3ud1:FIFOram.q_b[44]
q[45] <= altsyncram_3ud1:FIFOram.q_b[45]
q[46] <= altsyncram_3ud1:FIFOram.q_b[46]
q[47] <= altsyncram_3ud1:FIFOram.q_b[47]
q[48] <= altsyncram_3ud1:FIFOram.q_b[48]
q[49] <= altsyncram_3ud1:FIFOram.q_b[49]
q[50] <= altsyncram_3ud1:FIFOram.q_b[50]
q[51] <= altsyncram_3ud1:FIFOram.q_b[51]
q[52] <= altsyncram_3ud1:FIFOram.q_b[52]
q[53] <= altsyncram_3ud1:FIFOram.q_b[53]
q[54] <= altsyncram_3ud1:FIFOram.q_b[54]
q[55] <= altsyncram_3ud1:FIFOram.q_b[55]
q[56] <= altsyncram_3ud1:FIFOram.q_b[56]
q[57] <= altsyncram_3ud1:FIFOram.q_b[57]
q[58] <= altsyncram_3ud1:FIFOram.q_b[58]
q[59] <= altsyncram_3ud1:FIFOram.q_b[59]
q[60] <= altsyncram_3ud1:FIFOram.q_b[60]
q[61] <= altsyncram_3ud1:FIFOram.q_b[61]
q[62] <= altsyncram_3ud1:FIFOram.q_b[62]
q[63] <= altsyncram_3ud1:FIFOram.q_b[63]
q[64] <= altsyncram_3ud1:FIFOram.q_b[64]
q[65] <= altsyncram_3ud1:FIFOram.q_b[65]
q[66] <= altsyncram_3ud1:FIFOram.q_b[66]
q[67] <= altsyncram_3ud1:FIFOram.q_b[67]
q[68] <= altsyncram_3ud1:FIFOram.q_b[68]
q[69] <= altsyncram_3ud1:FIFOram.q_b[69]
q[70] <= altsyncram_3ud1:FIFOram.q_b[70]
q[71] <= altsyncram_3ud1:FIFOram.q_b[71]
q[72] <= altsyncram_3ud1:FIFOram.q_b[72]
q[73] <= altsyncram_3ud1:FIFOram.q_b[73]
q[74] <= altsyncram_3ud1:FIFOram.q_b[74]
q[75] <= altsyncram_3ud1:FIFOram.q_b[75]
q[76] <= altsyncram_3ud1:FIFOram.q_b[76]
q[77] <= altsyncram_3ud1:FIFOram.q_b[77]
q[78] <= altsyncram_3ud1:FIFOram.q_b[78]
q[79] <= altsyncram_3ud1:FIFOram.q_b[79]
q[80] <= altsyncram_3ud1:FIFOram.q_b[80]
q[81] <= altsyncram_3ud1:FIFOram.q_b[81]
q[82] <= altsyncram_3ud1:FIFOram.q_b[82]
q[83] <= altsyncram_3ud1:FIFOram.q_b[83]
q[84] <= altsyncram_3ud1:FIFOram.q_b[84]
q[85] <= altsyncram_3ud1:FIFOram.q_b[85]
q[86] <= altsyncram_3ud1:FIFOram.q_b[86]
q[87] <= altsyncram_3ud1:FIFOram.q_b[87]
q[88] <= altsyncram_3ud1:FIFOram.q_b[88]
q[89] <= altsyncram_3ud1:FIFOram.q_b[89]
q[90] <= altsyncram_3ud1:FIFOram.q_b[90]
q[91] <= altsyncram_3ud1:FIFOram.q_b[91]
q[92] <= altsyncram_3ud1:FIFOram.q_b[92]
q[93] <= altsyncram_3ud1:FIFOram.q_b[93]
q[94] <= altsyncram_3ud1:FIFOram.q_b[94]
q[95] <= altsyncram_3ud1:FIFOram.q_b[95]
q[96] <= altsyncram_3ud1:FIFOram.q_b[96]
q[97] <= altsyncram_3ud1:FIFOram.q_b[97]
q[98] <= altsyncram_3ud1:FIFOram.q_b[98]
q[99] <= altsyncram_3ud1:FIFOram.q_b[99]
q[100] <= altsyncram_3ud1:FIFOram.q_b[100]
q[101] <= altsyncram_3ud1:FIFOram.q_b[101]
q[102] <= altsyncram_3ud1:FIFOram.q_b[102]
q[103] <= altsyncram_3ud1:FIFOram.q_b[103]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_8o7:usedw_counter.sclr
sclr => cntr_snb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_3ud1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cmpr_es8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo
clk => clk.IN1
desc_address_fifo_data[0] => desc_address_fifo_data[0].IN1
desc_address_fifo_data[1] => desc_address_fifo_data[1].IN1
desc_address_fifo_data[2] => desc_address_fifo_data[2].IN1
desc_address_fifo_data[3] => desc_address_fifo_data[3].IN1
desc_address_fifo_data[4] => desc_address_fifo_data[4].IN1
desc_address_fifo_data[5] => desc_address_fifo_data[5].IN1
desc_address_fifo_data[6] => desc_address_fifo_data[6].IN1
desc_address_fifo_data[7] => desc_address_fifo_data[7].IN1
desc_address_fifo_data[8] => desc_address_fifo_data[8].IN1
desc_address_fifo_data[9] => desc_address_fifo_data[9].IN1
desc_address_fifo_data[10] => desc_address_fifo_data[10].IN1
desc_address_fifo_data[11] => desc_address_fifo_data[11].IN1
desc_address_fifo_data[12] => desc_address_fifo_data[12].IN1
desc_address_fifo_data[13] => desc_address_fifo_data[13].IN1
desc_address_fifo_data[14] => desc_address_fifo_data[14].IN1
desc_address_fifo_data[15] => desc_address_fifo_data[15].IN1
desc_address_fifo_data[16] => desc_address_fifo_data[16].IN1
desc_address_fifo_data[17] => desc_address_fifo_data[17].IN1
desc_address_fifo_data[18] => desc_address_fifo_data[18].IN1
desc_address_fifo_data[19] => desc_address_fifo_data[19].IN1
desc_address_fifo_data[20] => desc_address_fifo_data[20].IN1
desc_address_fifo_data[21] => desc_address_fifo_data[21].IN1
desc_address_fifo_data[22] => desc_address_fifo_data[22].IN1
desc_address_fifo_data[23] => desc_address_fifo_data[23].IN1
desc_address_fifo_data[24] => desc_address_fifo_data[24].IN1
desc_address_fifo_data[25] => desc_address_fifo_data[25].IN1
desc_address_fifo_data[26] => desc_address_fifo_data[26].IN1
desc_address_fifo_data[27] => desc_address_fifo_data[27].IN1
desc_address_fifo_data[28] => desc_address_fifo_data[28].IN1
desc_address_fifo_data[29] => desc_address_fifo_data[29].IN1
desc_address_fifo_data[30] => desc_address_fifo_data[30].IN1
desc_address_fifo_data[31] => desc_address_fifo_data[31].IN1
desc_address_fifo_rdreq => desc_address_fifo_rdreq.IN1
desc_address_fifo_wrreq => desc_address_fifo_wrreq.IN1
reset => reset.IN1
desc_address_fifo_empty <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.empty
desc_address_fifo_full <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.full
desc_address_fifo_q[0] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[1] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[2] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[3] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[4] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[5] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[6] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[7] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[8] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[9] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[10] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[11] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[12] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[13] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[14] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[15] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[16] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[17] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[18] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[19] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[20] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[21] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[22] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[23] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[24] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[25] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[26] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[27] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[28] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[29] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[30] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q
desc_address_fifo_q[31] <= scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo.q


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
data[17] => a_fffifo:subfifo.data[17]
data[18] => a_fffifo:subfifo.data[18]
data[19] => a_fffifo:subfifo.data[19]
data[20] => a_fffifo:subfifo.data[20]
data[21] => a_fffifo:subfifo.data[21]
data[22] => a_fffifo:subfifo.data[22]
data[23] => a_fffifo:subfifo.data[23]
data[24] => a_fffifo:subfifo.data[24]
data[25] => a_fffifo:subfifo.data[25]
data[26] => a_fffifo:subfifo.data[26]
data[27] => a_fffifo:subfifo.data[27]
data[28] => a_fffifo:subfifo.data[28]
data[29] => a_fffifo:subfifo.data[29]
data[30] => a_fffifo:subfifo.data[30]
data[31] => a_fffifo:subfifo.data[31]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
q[16] <= a_fffifo:subfifo.q[16]
q[17] <= a_fffifo:subfifo.q[17]
q[18] <= a_fffifo:subfifo.q[18]
q[19] <= a_fffifo:subfifo.q[19]
q[20] <= a_fffifo:subfifo.q[20]
q[21] <= a_fffifo:subfifo.q[21]
q[22] <= a_fffifo:subfifo.q[22]
q[23] <= a_fffifo:subfifo.q[23]
q[24] <= a_fffifo:subfifo.q[24]
q[25] <= a_fffifo:subfifo.q[25]
q[26] <= a_fffifo:subfifo.q[26]
q[27] <= a_fffifo:subfifo.q[27]
q[28] <= a_fffifo:subfifo.q[28]
q[29] <= a_fffifo:subfifo.q[29]
q[30] <= a_fffifo:subfifo.q[30]
q[31] <= a_fffifo:subfifo.q[31]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
data[8] => lpm_ff:last_data_node[1].data[8]
data[9] => lpm_ff:last_data_node[1].data[9]
data[10] => lpm_ff:last_data_node[1].data[10]
data[11] => lpm_ff:last_data_node[1].data[11]
data[12] => lpm_ff:last_data_node[1].data[12]
data[13] => lpm_ff:last_data_node[1].data[13]
data[14] => lpm_ff:last_data_node[1].data[14]
data[15] => lpm_ff:last_data_node[1].data[15]
data[16] => lpm_ff:last_data_node[1].data[16]
data[17] => lpm_ff:last_data_node[1].data[17]
data[18] => lpm_ff:last_data_node[1].data[18]
data[19] => lpm_ff:last_data_node[1].data[19]
data[20] => lpm_ff:last_data_node[1].data[20]
data[21] => lpm_ff:last_data_node[1].data[21]
data[22] => lpm_ff:last_data_node[1].data[22]
data[23] => lpm_ff:last_data_node[1].data[23]
data[24] => lpm_ff:last_data_node[1].data[24]
data[25] => lpm_ff:last_data_node[1].data[25]
data[26] => lpm_ff:last_data_node[1].data[26]
data[27] => lpm_ff:last_data_node[1].data[27]
data[28] => lpm_ff:last_data_node[1].data[28]
data[29] => lpm_ff:last_data_node[1].data[29]
data[30] => lpm_ff:last_data_node[1].data[30]
data[31] => lpm_ff:last_data_node[1].data[31]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
q[16] <= lpm_ff:output_buffer.q[16]
q[17] <= lpm_ff:output_buffer.q[17]
q[18] <= lpm_ff:output_buffer.q[18]
q[19] <= lpm_ff:output_buffer.q[19]
q[20] <= lpm_ff:output_buffer.q[20]
q[21] <= lpm_ff:output_buffer.q[21]
q[22] <= lpm_ff:output_buffer.q[22]
q[23] <= lpm_ff:output_buffer.q[23]
q[24] <= lpm_ff:output_buffer.q[24]
q[25] <= lpm_ff:output_buffer.q[25]
q[26] <= lpm_ff:output_buffer.q[26]
q[27] <= lpm_ff:output_buffer.q[27]
q[28] <= lpm_ff:output_buffer.q[28]
q[29] <= lpm_ff:output_buffer.q[29]
q[30] <= lpm_ff:output_buffer.q[30]
q[31] <= lpm_ff:output_buffer.q[31]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[0][23] => mux_rsc:auto_generated.data[23]
data[0][24] => mux_rsc:auto_generated.data[24]
data[0][25] => mux_rsc:auto_generated.data[25]
data[0][26] => mux_rsc:auto_generated.data[26]
data[0][27] => mux_rsc:auto_generated.data[27]
data[0][28] => mux_rsc:auto_generated.data[28]
data[0][29] => mux_rsc:auto_generated.data[29]
data[0][30] => mux_rsc:auto_generated.data[30]
data[0][31] => mux_rsc:auto_generated.data[31]
data[1][0] => mux_rsc:auto_generated.data[32]
data[1][1] => mux_rsc:auto_generated.data[33]
data[1][2] => mux_rsc:auto_generated.data[34]
data[1][3] => mux_rsc:auto_generated.data[35]
data[1][4] => mux_rsc:auto_generated.data[36]
data[1][5] => mux_rsc:auto_generated.data[37]
data[1][6] => mux_rsc:auto_generated.data[38]
data[1][7] => mux_rsc:auto_generated.data[39]
data[1][8] => mux_rsc:auto_generated.data[40]
data[1][9] => mux_rsc:auto_generated.data[41]
data[1][10] => mux_rsc:auto_generated.data[42]
data[1][11] => mux_rsc:auto_generated.data[43]
data[1][12] => mux_rsc:auto_generated.data[44]
data[1][13] => mux_rsc:auto_generated.data[45]
data[1][14] => mux_rsc:auto_generated.data[46]
data[1][15] => mux_rsc:auto_generated.data[47]
data[1][16] => mux_rsc:auto_generated.data[48]
data[1][17] => mux_rsc:auto_generated.data[49]
data[1][18] => mux_rsc:auto_generated.data[50]
data[1][19] => mux_rsc:auto_generated.data[51]
data[1][20] => mux_rsc:auto_generated.data[52]
data[1][21] => mux_rsc:auto_generated.data[53]
data[1][22] => mux_rsc:auto_generated.data[54]
data[1][23] => mux_rsc:auto_generated.data[55]
data[1][24] => mux_rsc:auto_generated.data[56]
data[1][25] => mux_rsc:auto_generated.data[57]
data[1][26] => mux_rsc:auto_generated.data[58]
data[1][27] => mux_rsc:auto_generated.data[59]
data[1][28] => mux_rsc:auto_generated.data[60]
data[1][29] => mux_rsc:auto_generated.data[61]
data[1][30] => mux_rsc:auto_generated.data[62]
data[1][31] => mux_rsc:auto_generated.data[63]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]
result[23] <= mux_rsc:auto_generated.result[23]
result[24] <= mux_rsc:auto_generated.result[24]
result[25] <= mux_rsc:auto_generated.result[25]
result[26] <= mux_rsc:auto_generated.result[26]
result[27] <= mux_rsc:auto_generated.result[27]
result[28] <= mux_rsc:auto_generated.result[28]
result[29] <= mux_rsc:auto_generated.result[29]
result[30] <= mux_rsc:auto_generated.result[30]
result[31] <= mux_rsc:auto_generated.result[31]


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_0bf:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0bf:auto_generated.cnt_en
updown => cntr_0bf:auto_generated.updown
aclr => cntr_0bf:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_0bf:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_0bf:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_6fg:auto_generated.dataa[0]
datab[0] => cmpr_6fg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6fg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_6fg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_6fg:auto_generated.dataa[0]
datab[0] => cmpr_6fg:auto_generated.datab[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6fg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_6fg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo
clk => clk.IN1
reset => reset.IN1
status_token_fifo_data[0] => status_token_fifo_data[0].IN1
status_token_fifo_data[1] => status_token_fifo_data[1].IN1
status_token_fifo_data[2] => status_token_fifo_data[2].IN1
status_token_fifo_data[3] => status_token_fifo_data[3].IN1
status_token_fifo_data[4] => status_token_fifo_data[4].IN1
status_token_fifo_data[5] => status_token_fifo_data[5].IN1
status_token_fifo_data[6] => status_token_fifo_data[6].IN1
status_token_fifo_data[7] => status_token_fifo_data[7].IN1
status_token_fifo_data[8] => status_token_fifo_data[8].IN1
status_token_fifo_data[9] => status_token_fifo_data[9].IN1
status_token_fifo_data[10] => status_token_fifo_data[10].IN1
status_token_fifo_data[11] => status_token_fifo_data[11].IN1
status_token_fifo_data[12] => status_token_fifo_data[12].IN1
status_token_fifo_data[13] => status_token_fifo_data[13].IN1
status_token_fifo_data[14] => status_token_fifo_data[14].IN1
status_token_fifo_data[15] => status_token_fifo_data[15].IN1
status_token_fifo_data[16] => status_token_fifo_data[16].IN1
status_token_fifo_data[17] => status_token_fifo_data[17].IN1
status_token_fifo_data[18] => status_token_fifo_data[18].IN1
status_token_fifo_data[19] => status_token_fifo_data[19].IN1
status_token_fifo_data[20] => status_token_fifo_data[20].IN1
status_token_fifo_data[21] => status_token_fifo_data[21].IN1
status_token_fifo_data[22] => status_token_fifo_data[22].IN1
status_token_fifo_data[23] => status_token_fifo_data[23].IN1
status_token_fifo_rdreq => status_token_fifo_rdreq.IN1
status_token_fifo_wrreq => status_token_fifo_wrreq.IN1
status_token_fifo_empty <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.empty
status_token_fifo_full <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.full
status_token_fifo_q[0] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[1] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[2] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[3] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[4] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[5] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[6] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[7] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[8] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[9] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[10] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[11] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[12] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[13] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[14] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[15] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[16] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[17] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[18] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[19] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[20] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[21] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[22] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q
status_token_fifo_q[23] <= scfifo:lcd_sgdma_status_token_fifo_status_token_fifo.q


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo
data[0] => scfifo_5b31:auto_generated.data[0]
data[1] => scfifo_5b31:auto_generated.data[1]
data[2] => scfifo_5b31:auto_generated.data[2]
data[3] => scfifo_5b31:auto_generated.data[3]
data[4] => scfifo_5b31:auto_generated.data[4]
data[5] => scfifo_5b31:auto_generated.data[5]
data[6] => scfifo_5b31:auto_generated.data[6]
data[7] => scfifo_5b31:auto_generated.data[7]
data[8] => scfifo_5b31:auto_generated.data[8]
data[9] => scfifo_5b31:auto_generated.data[9]
data[10] => scfifo_5b31:auto_generated.data[10]
data[11] => scfifo_5b31:auto_generated.data[11]
data[12] => scfifo_5b31:auto_generated.data[12]
data[13] => scfifo_5b31:auto_generated.data[13]
data[14] => scfifo_5b31:auto_generated.data[14]
data[15] => scfifo_5b31:auto_generated.data[15]
data[16] => scfifo_5b31:auto_generated.data[16]
data[17] => scfifo_5b31:auto_generated.data[17]
data[18] => scfifo_5b31:auto_generated.data[18]
data[19] => scfifo_5b31:auto_generated.data[19]
data[20] => scfifo_5b31:auto_generated.data[20]
data[21] => scfifo_5b31:auto_generated.data[21]
data[22] => scfifo_5b31:auto_generated.data[22]
data[23] => scfifo_5b31:auto_generated.data[23]
q[0] <= scfifo_5b31:auto_generated.q[0]
q[1] <= scfifo_5b31:auto_generated.q[1]
q[2] <= scfifo_5b31:auto_generated.q[2]
q[3] <= scfifo_5b31:auto_generated.q[3]
q[4] <= scfifo_5b31:auto_generated.q[4]
q[5] <= scfifo_5b31:auto_generated.q[5]
q[6] <= scfifo_5b31:auto_generated.q[6]
q[7] <= scfifo_5b31:auto_generated.q[7]
q[8] <= scfifo_5b31:auto_generated.q[8]
q[9] <= scfifo_5b31:auto_generated.q[9]
q[10] <= scfifo_5b31:auto_generated.q[10]
q[11] <= scfifo_5b31:auto_generated.q[11]
q[12] <= scfifo_5b31:auto_generated.q[12]
q[13] <= scfifo_5b31:auto_generated.q[13]
q[14] <= scfifo_5b31:auto_generated.q[14]
q[15] <= scfifo_5b31:auto_generated.q[15]
q[16] <= scfifo_5b31:auto_generated.q[16]
q[17] <= scfifo_5b31:auto_generated.q[17]
q[18] <= scfifo_5b31:auto_generated.q[18]
q[19] <= scfifo_5b31:auto_generated.q[19]
q[20] <= scfifo_5b31:auto_generated.q[20]
q[21] <= scfifo_5b31:auto_generated.q[21]
q[22] <= scfifo_5b31:auto_generated.q[22]
q[23] <= scfifo_5b31:auto_generated.q[23]
wrreq => scfifo_5b31:auto_generated.wrreq
rdreq => scfifo_5b31:auto_generated.rdreq
clock => scfifo_5b31:auto_generated.clock
aclr => scfifo_5b31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_5b31:auto_generated.empty
full <= scfifo_5b31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated
aclr => a_dpfifo_ch31:dpfifo.aclr
clock => a_dpfifo_ch31:dpfifo.clock
data[0] => a_dpfifo_ch31:dpfifo.data[0]
data[1] => a_dpfifo_ch31:dpfifo.data[1]
data[2] => a_dpfifo_ch31:dpfifo.data[2]
data[3] => a_dpfifo_ch31:dpfifo.data[3]
data[4] => a_dpfifo_ch31:dpfifo.data[4]
data[5] => a_dpfifo_ch31:dpfifo.data[5]
data[6] => a_dpfifo_ch31:dpfifo.data[6]
data[7] => a_dpfifo_ch31:dpfifo.data[7]
data[8] => a_dpfifo_ch31:dpfifo.data[8]
data[9] => a_dpfifo_ch31:dpfifo.data[9]
data[10] => a_dpfifo_ch31:dpfifo.data[10]
data[11] => a_dpfifo_ch31:dpfifo.data[11]
data[12] => a_dpfifo_ch31:dpfifo.data[12]
data[13] => a_dpfifo_ch31:dpfifo.data[13]
data[14] => a_dpfifo_ch31:dpfifo.data[14]
data[15] => a_dpfifo_ch31:dpfifo.data[15]
data[16] => a_dpfifo_ch31:dpfifo.data[16]
data[17] => a_dpfifo_ch31:dpfifo.data[17]
data[18] => a_dpfifo_ch31:dpfifo.data[18]
data[19] => a_dpfifo_ch31:dpfifo.data[19]
data[20] => a_dpfifo_ch31:dpfifo.data[20]
data[21] => a_dpfifo_ch31:dpfifo.data[21]
data[22] => a_dpfifo_ch31:dpfifo.data[22]
data[23] => a_dpfifo_ch31:dpfifo.data[23]
empty <= a_dpfifo_ch31:dpfifo.empty
full <= a_dpfifo_ch31:dpfifo.full
q[0] <= a_dpfifo_ch31:dpfifo.q[0]
q[1] <= a_dpfifo_ch31:dpfifo.q[1]
q[2] <= a_dpfifo_ch31:dpfifo.q[2]
q[3] <= a_dpfifo_ch31:dpfifo.q[3]
q[4] <= a_dpfifo_ch31:dpfifo.q[4]
q[5] <= a_dpfifo_ch31:dpfifo.q[5]
q[6] <= a_dpfifo_ch31:dpfifo.q[6]
q[7] <= a_dpfifo_ch31:dpfifo.q[7]
q[8] <= a_dpfifo_ch31:dpfifo.q[8]
q[9] <= a_dpfifo_ch31:dpfifo.q[9]
q[10] <= a_dpfifo_ch31:dpfifo.q[10]
q[11] <= a_dpfifo_ch31:dpfifo.q[11]
q[12] <= a_dpfifo_ch31:dpfifo.q[12]
q[13] <= a_dpfifo_ch31:dpfifo.q[13]
q[14] <= a_dpfifo_ch31:dpfifo.q[14]
q[15] <= a_dpfifo_ch31:dpfifo.q[15]
q[16] <= a_dpfifo_ch31:dpfifo.q[16]
q[17] <= a_dpfifo_ch31:dpfifo.q[17]
q[18] <= a_dpfifo_ch31:dpfifo.q[18]
q[19] <= a_dpfifo_ch31:dpfifo.q[19]
q[20] <= a_dpfifo_ch31:dpfifo.q[20]
q[21] <= a_dpfifo_ch31:dpfifo.q[21]
q[22] <= a_dpfifo_ch31:dpfifo.q[22]
q[23] <= a_dpfifo_ch31:dpfifo.q[23]
rdreq => a_dpfifo_ch31:dpfifo.rreq
wrreq => a_dpfifo_ch31:dpfifo.wreq


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[0].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_8o7:usedw_counter.aclr
aclr => cntr_snb:wr_ptr.aclr
clock => altsyncram_5rd1:FIFOram.clock0
clock => altsyncram_5rd1:FIFOram.clock1
clock => cntr_8o7:usedw_counter.clock
clock => cntr_snb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_5rd1:FIFOram.data_a[0]
data[1] => altsyncram_5rd1:FIFOram.data_a[1]
data[2] => altsyncram_5rd1:FIFOram.data_a[2]
data[3] => altsyncram_5rd1:FIFOram.data_a[3]
data[4] => altsyncram_5rd1:FIFOram.data_a[4]
data[5] => altsyncram_5rd1:FIFOram.data_a[5]
data[6] => altsyncram_5rd1:FIFOram.data_a[6]
data[7] => altsyncram_5rd1:FIFOram.data_a[7]
data[8] => altsyncram_5rd1:FIFOram.data_a[8]
data[9] => altsyncram_5rd1:FIFOram.data_a[9]
data[10] => altsyncram_5rd1:FIFOram.data_a[10]
data[11] => altsyncram_5rd1:FIFOram.data_a[11]
data[12] => altsyncram_5rd1:FIFOram.data_a[12]
data[13] => altsyncram_5rd1:FIFOram.data_a[13]
data[14] => altsyncram_5rd1:FIFOram.data_a[14]
data[15] => altsyncram_5rd1:FIFOram.data_a[15]
data[16] => altsyncram_5rd1:FIFOram.data_a[16]
data[17] => altsyncram_5rd1:FIFOram.data_a[17]
data[18] => altsyncram_5rd1:FIFOram.data_a[18]
data[19] => altsyncram_5rd1:FIFOram.data_a[19]
data[20] => altsyncram_5rd1:FIFOram.data_a[20]
data[21] => altsyncram_5rd1:FIFOram.data_a[21]
data[22] => altsyncram_5rd1:FIFOram.data_a[22]
data[23] => altsyncram_5rd1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5rd1:FIFOram.q_b[0]
q[1] <= altsyncram_5rd1:FIFOram.q_b[1]
q[2] <= altsyncram_5rd1:FIFOram.q_b[2]
q[3] <= altsyncram_5rd1:FIFOram.q_b[3]
q[4] <= altsyncram_5rd1:FIFOram.q_b[4]
q[5] <= altsyncram_5rd1:FIFOram.q_b[5]
q[6] <= altsyncram_5rd1:FIFOram.q_b[6]
q[7] <= altsyncram_5rd1:FIFOram.q_b[7]
q[8] <= altsyncram_5rd1:FIFOram.q_b[8]
q[9] <= altsyncram_5rd1:FIFOram.q_b[9]
q[10] <= altsyncram_5rd1:FIFOram.q_b[10]
q[11] <= altsyncram_5rd1:FIFOram.q_b[11]
q[12] <= altsyncram_5rd1:FIFOram.q_b[12]
q[13] <= altsyncram_5rd1:FIFOram.q_b[13]
q[14] <= altsyncram_5rd1:FIFOram.q_b[14]
q[15] <= altsyncram_5rd1:FIFOram.q_b[15]
q[16] <= altsyncram_5rd1:FIFOram.q_b[16]
q[17] <= altsyncram_5rd1:FIFOram.q_b[17]
q[18] <= altsyncram_5rd1:FIFOram.q_b[18]
q[19] <= altsyncram_5rd1:FIFOram.q_b[19]
q[20] <= altsyncram_5rd1:FIFOram.q_b[20]
q[21] <= altsyncram_5rd1:FIFOram.q_b[21]
q[22] <= altsyncram_5rd1:FIFOram.q_b[22]
q[23] <= altsyncram_5rd1:FIFOram.q_b[23]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_8o7:usedw_counter.sclr
sclr => cntr_snb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_5rd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cmpr_es8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_8o7:usedw_counter
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa_in_arbitrator:the_lcd_ta_fifo_to_dfa_in
clk => ~NO_FANOUT~
lcd_pixel_fifo_out_data[0] => lcd_ta_fifo_to_dfa_in_data[0].DATAIN
lcd_pixel_fifo_out_data[1] => lcd_ta_fifo_to_dfa_in_data[1].DATAIN
lcd_pixel_fifo_out_data[2] => lcd_ta_fifo_to_dfa_in_data[2].DATAIN
lcd_pixel_fifo_out_data[3] => lcd_ta_fifo_to_dfa_in_data[3].DATAIN
lcd_pixel_fifo_out_data[4] => lcd_ta_fifo_to_dfa_in_data[4].DATAIN
lcd_pixel_fifo_out_data[5] => lcd_ta_fifo_to_dfa_in_data[5].DATAIN
lcd_pixel_fifo_out_data[6] => lcd_ta_fifo_to_dfa_in_data[6].DATAIN
lcd_pixel_fifo_out_data[7] => lcd_ta_fifo_to_dfa_in_data[7].DATAIN
lcd_pixel_fifo_out_data[8] => lcd_ta_fifo_to_dfa_in_data[8].DATAIN
lcd_pixel_fifo_out_data[9] => lcd_ta_fifo_to_dfa_in_data[9].DATAIN
lcd_pixel_fifo_out_data[10] => lcd_ta_fifo_to_dfa_in_data[10].DATAIN
lcd_pixel_fifo_out_data[11] => lcd_ta_fifo_to_dfa_in_data[11].DATAIN
lcd_pixel_fifo_out_data[12] => lcd_ta_fifo_to_dfa_in_data[12].DATAIN
lcd_pixel_fifo_out_data[13] => lcd_ta_fifo_to_dfa_in_data[13].DATAIN
lcd_pixel_fifo_out_data[14] => lcd_ta_fifo_to_dfa_in_data[14].DATAIN
lcd_pixel_fifo_out_data[15] => lcd_ta_fifo_to_dfa_in_data[15].DATAIN
lcd_pixel_fifo_out_data[16] => lcd_ta_fifo_to_dfa_in_data[16].DATAIN
lcd_pixel_fifo_out_data[17] => lcd_ta_fifo_to_dfa_in_data[17].DATAIN
lcd_pixel_fifo_out_data[18] => lcd_ta_fifo_to_dfa_in_data[18].DATAIN
lcd_pixel_fifo_out_data[19] => lcd_ta_fifo_to_dfa_in_data[19].DATAIN
lcd_pixel_fifo_out_data[20] => lcd_ta_fifo_to_dfa_in_data[20].DATAIN
lcd_pixel_fifo_out_data[21] => lcd_ta_fifo_to_dfa_in_data[21].DATAIN
lcd_pixel_fifo_out_data[22] => lcd_ta_fifo_to_dfa_in_data[22].DATAIN
lcd_pixel_fifo_out_data[23] => lcd_ta_fifo_to_dfa_in_data[23].DATAIN
lcd_pixel_fifo_out_data[24] => lcd_ta_fifo_to_dfa_in_data[24].DATAIN
lcd_pixel_fifo_out_data[25] => lcd_ta_fifo_to_dfa_in_data[25].DATAIN
lcd_pixel_fifo_out_data[26] => lcd_ta_fifo_to_dfa_in_data[26].DATAIN
lcd_pixel_fifo_out_data[27] => lcd_ta_fifo_to_dfa_in_data[27].DATAIN
lcd_pixel_fifo_out_data[28] => lcd_ta_fifo_to_dfa_in_data[28].DATAIN
lcd_pixel_fifo_out_data[29] => lcd_ta_fifo_to_dfa_in_data[29].DATAIN
lcd_pixel_fifo_out_data[30] => lcd_ta_fifo_to_dfa_in_data[30].DATAIN
lcd_pixel_fifo_out_data[31] => lcd_ta_fifo_to_dfa_in_data[31].DATAIN
lcd_pixel_fifo_out_data[32] => lcd_ta_fifo_to_dfa_in_data[32].DATAIN
lcd_pixel_fifo_out_data[33] => lcd_ta_fifo_to_dfa_in_data[33].DATAIN
lcd_pixel_fifo_out_data[34] => lcd_ta_fifo_to_dfa_in_data[34].DATAIN
lcd_pixel_fifo_out_data[35] => lcd_ta_fifo_to_dfa_in_data[35].DATAIN
lcd_pixel_fifo_out_data[36] => lcd_ta_fifo_to_dfa_in_data[36].DATAIN
lcd_pixel_fifo_out_data[37] => lcd_ta_fifo_to_dfa_in_data[37].DATAIN
lcd_pixel_fifo_out_data[38] => lcd_ta_fifo_to_dfa_in_data[38].DATAIN
lcd_pixel_fifo_out_data[39] => lcd_ta_fifo_to_dfa_in_data[39].DATAIN
lcd_pixel_fifo_out_data[40] => lcd_ta_fifo_to_dfa_in_data[40].DATAIN
lcd_pixel_fifo_out_data[41] => lcd_ta_fifo_to_dfa_in_data[41].DATAIN
lcd_pixel_fifo_out_data[42] => lcd_ta_fifo_to_dfa_in_data[42].DATAIN
lcd_pixel_fifo_out_data[43] => lcd_ta_fifo_to_dfa_in_data[43].DATAIN
lcd_pixel_fifo_out_data[44] => lcd_ta_fifo_to_dfa_in_data[44].DATAIN
lcd_pixel_fifo_out_data[45] => lcd_ta_fifo_to_dfa_in_data[45].DATAIN
lcd_pixel_fifo_out_data[46] => lcd_ta_fifo_to_dfa_in_data[46].DATAIN
lcd_pixel_fifo_out_data[47] => lcd_ta_fifo_to_dfa_in_data[47].DATAIN
lcd_pixel_fifo_out_data[48] => lcd_ta_fifo_to_dfa_in_data[48].DATAIN
lcd_pixel_fifo_out_data[49] => lcd_ta_fifo_to_dfa_in_data[49].DATAIN
lcd_pixel_fifo_out_data[50] => lcd_ta_fifo_to_dfa_in_data[50].DATAIN
lcd_pixel_fifo_out_data[51] => lcd_ta_fifo_to_dfa_in_data[51].DATAIN
lcd_pixel_fifo_out_data[52] => lcd_ta_fifo_to_dfa_in_data[52].DATAIN
lcd_pixel_fifo_out_data[53] => lcd_ta_fifo_to_dfa_in_data[53].DATAIN
lcd_pixel_fifo_out_data[54] => lcd_ta_fifo_to_dfa_in_data[54].DATAIN
lcd_pixel_fifo_out_data[55] => lcd_ta_fifo_to_dfa_in_data[55].DATAIN
lcd_pixel_fifo_out_data[56] => lcd_ta_fifo_to_dfa_in_data[56].DATAIN
lcd_pixel_fifo_out_data[57] => lcd_ta_fifo_to_dfa_in_data[57].DATAIN
lcd_pixel_fifo_out_data[58] => lcd_ta_fifo_to_dfa_in_data[58].DATAIN
lcd_pixel_fifo_out_data[59] => lcd_ta_fifo_to_dfa_in_data[59].DATAIN
lcd_pixel_fifo_out_data[60] => lcd_ta_fifo_to_dfa_in_data[60].DATAIN
lcd_pixel_fifo_out_data[61] => lcd_ta_fifo_to_dfa_in_data[61].DATAIN
lcd_pixel_fifo_out_data[62] => lcd_ta_fifo_to_dfa_in_data[62].DATAIN
lcd_pixel_fifo_out_data[63] => lcd_ta_fifo_to_dfa_in_data[63].DATAIN
lcd_pixel_fifo_out_empty[0] => lcd_ta_fifo_to_dfa_in_empty[0].DATAIN
lcd_pixel_fifo_out_empty[1] => lcd_ta_fifo_to_dfa_in_empty[1].DATAIN
lcd_pixel_fifo_out_empty[2] => lcd_ta_fifo_to_dfa_in_empty[2].DATAIN
lcd_pixel_fifo_out_endofpacket => lcd_ta_fifo_to_dfa_in_endofpacket.DATAIN
lcd_pixel_fifo_out_startofpacket => lcd_ta_fifo_to_dfa_in_startofpacket.DATAIN
lcd_pixel_fifo_out_valid => lcd_ta_fifo_to_dfa_in_valid.DATAIN
lcd_ta_fifo_to_dfa_in_ready => lcd_ta_fifo_to_dfa_in_ready_from_sa.DATAIN
reset_n => lcd_ta_fifo_to_dfa_in_reset_n.DATAIN
lcd_ta_fifo_to_dfa_in_data[0] <= lcd_pixel_fifo_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[1] <= lcd_pixel_fifo_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[2] <= lcd_pixel_fifo_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[3] <= lcd_pixel_fifo_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[4] <= lcd_pixel_fifo_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[5] <= lcd_pixel_fifo_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[6] <= lcd_pixel_fifo_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[7] <= lcd_pixel_fifo_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[8] <= lcd_pixel_fifo_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[9] <= lcd_pixel_fifo_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[10] <= lcd_pixel_fifo_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[11] <= lcd_pixel_fifo_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[12] <= lcd_pixel_fifo_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[13] <= lcd_pixel_fifo_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[14] <= lcd_pixel_fifo_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[15] <= lcd_pixel_fifo_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[16] <= lcd_pixel_fifo_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[17] <= lcd_pixel_fifo_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[18] <= lcd_pixel_fifo_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[19] <= lcd_pixel_fifo_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[20] <= lcd_pixel_fifo_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[21] <= lcd_pixel_fifo_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[22] <= lcd_pixel_fifo_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[23] <= lcd_pixel_fifo_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[24] <= lcd_pixel_fifo_out_data[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[25] <= lcd_pixel_fifo_out_data[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[26] <= lcd_pixel_fifo_out_data[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[27] <= lcd_pixel_fifo_out_data[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[28] <= lcd_pixel_fifo_out_data[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[29] <= lcd_pixel_fifo_out_data[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[30] <= lcd_pixel_fifo_out_data[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[31] <= lcd_pixel_fifo_out_data[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[32] <= lcd_pixel_fifo_out_data[32].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[33] <= lcd_pixel_fifo_out_data[33].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[34] <= lcd_pixel_fifo_out_data[34].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[35] <= lcd_pixel_fifo_out_data[35].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[36] <= lcd_pixel_fifo_out_data[36].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[37] <= lcd_pixel_fifo_out_data[37].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[38] <= lcd_pixel_fifo_out_data[38].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[39] <= lcd_pixel_fifo_out_data[39].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[40] <= lcd_pixel_fifo_out_data[40].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[41] <= lcd_pixel_fifo_out_data[41].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[42] <= lcd_pixel_fifo_out_data[42].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[43] <= lcd_pixel_fifo_out_data[43].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[44] <= lcd_pixel_fifo_out_data[44].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[45] <= lcd_pixel_fifo_out_data[45].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[46] <= lcd_pixel_fifo_out_data[46].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[47] <= lcd_pixel_fifo_out_data[47].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[48] <= lcd_pixel_fifo_out_data[48].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[49] <= lcd_pixel_fifo_out_data[49].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[50] <= lcd_pixel_fifo_out_data[50].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[51] <= lcd_pixel_fifo_out_data[51].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[52] <= lcd_pixel_fifo_out_data[52].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[53] <= lcd_pixel_fifo_out_data[53].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[54] <= lcd_pixel_fifo_out_data[54].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[55] <= lcd_pixel_fifo_out_data[55].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[56] <= lcd_pixel_fifo_out_data[56].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[57] <= lcd_pixel_fifo_out_data[57].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[58] <= lcd_pixel_fifo_out_data[58].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[59] <= lcd_pixel_fifo_out_data[59].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[60] <= lcd_pixel_fifo_out_data[60].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[61] <= lcd_pixel_fifo_out_data[61].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[62] <= lcd_pixel_fifo_out_data[62].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_data[63] <= lcd_pixel_fifo_out_data[63].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_empty[0] <= lcd_pixel_fifo_out_empty[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_empty[1] <= lcd_pixel_fifo_out_empty[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_empty[2] <= lcd_pixel_fifo_out_empty[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_endofpacket <= lcd_pixel_fifo_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_ready_from_sa <= lcd_ta_fifo_to_dfa_in_ready.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_startofpacket <= lcd_pixel_fifo_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_fifo_to_dfa_in_valid <= lcd_pixel_fifo_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa_out_arbitrator:the_lcd_ta_fifo_to_dfa_out
clk => ~NO_FANOUT~
lcd_64_to_32_bits_dfa_in_ready_from_sa => lcd_ta_fifo_to_dfa_out_ready.DATAIN
lcd_ta_fifo_to_dfa_out_data[0] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[1] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[2] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[3] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[4] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[5] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[6] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[7] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[8] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[9] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[10] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[11] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[12] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[13] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[14] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[15] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[16] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[17] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[18] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[19] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[20] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[21] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[22] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[23] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[24] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[25] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[26] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[27] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[28] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[29] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[30] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[31] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[32] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[33] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[34] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[35] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[36] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[37] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[38] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[39] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[40] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[41] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[42] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[43] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[44] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[45] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[46] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[47] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[48] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[49] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[50] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[51] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[52] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[53] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[54] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[55] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[56] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[57] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[58] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[59] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[60] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[61] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[62] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_data[63] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_empty[0] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_empty[1] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_empty[2] => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_endofpacket => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_startofpacket => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_valid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
lcd_ta_fifo_to_dfa_out_ready <= lcd_64_to_32_bits_dfa_in_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa
clk => clk.IN1
reset_n => reset_n.IN1
in_ready <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_valid.IN1
in_data[0] => in_payload[5].IN1
in_data[1] => in_payload[6].IN1
in_data[2] => in_payload[7].IN1
in_data[3] => in_payload[8].IN1
in_data[4] => in_payload[9].IN1
in_data[5] => in_payload[10].IN1
in_data[6] => in_payload[11].IN1
in_data[7] => in_payload[12].IN1
in_data[8] => in_payload[13].IN1
in_data[9] => in_payload[14].IN1
in_data[10] => in_payload[15].IN1
in_data[11] => in_payload[16].IN1
in_data[12] => in_payload[17].IN1
in_data[13] => in_payload[18].IN1
in_data[14] => in_payload[19].IN1
in_data[15] => in_payload[20].IN1
in_data[16] => in_payload[21].IN1
in_data[17] => in_payload[22].IN1
in_data[18] => in_payload[23].IN1
in_data[19] => in_payload[24].IN1
in_data[20] => in_payload[25].IN1
in_data[21] => in_payload[26].IN1
in_data[22] => in_payload[27].IN1
in_data[23] => in_payload[28].IN1
in_data[24] => in_payload[29].IN1
in_data[25] => in_payload[30].IN1
in_data[26] => in_payload[31].IN1
in_data[27] => in_payload[32].IN1
in_data[28] => in_payload[33].IN1
in_data[29] => in_payload[34].IN1
in_data[30] => in_payload[35].IN1
in_data[31] => in_payload[36].IN1
in_data[32] => in_payload[37].IN1
in_data[33] => in_payload[38].IN1
in_data[34] => in_payload[39].IN1
in_data[35] => in_payload[40].IN1
in_data[36] => in_payload[41].IN1
in_data[37] => in_payload[42].IN1
in_data[38] => in_payload[43].IN1
in_data[39] => in_payload[44].IN1
in_data[40] => in_payload[45].IN1
in_data[41] => in_payload[46].IN1
in_data[42] => in_payload[47].IN1
in_data[43] => in_payload[48].IN1
in_data[44] => in_payload[49].IN1
in_data[45] => in_payload[50].IN1
in_data[46] => in_payload[51].IN1
in_data[47] => in_payload[52].IN1
in_data[48] => in_payload[53].IN1
in_data[49] => in_payload[54].IN1
in_data[50] => in_payload[55].IN1
in_data[51] => in_payload[56].IN1
in_data[52] => in_payload[57].IN1
in_data[53] => in_payload[58].IN1
in_data[54] => in_payload[59].IN1
in_data[55] => in_payload[60].IN1
in_data[56] => in_payload[61].IN1
in_data[57] => in_payload[62].IN1
in_data[58] => in_payload[63].IN1
in_data[59] => in_payload[64].IN1
in_data[60] => in_payload[65].IN1
in_data[61] => in_payload[66].IN1
in_data[62] => in_payload[67].IN1
in_data[63] => in_payload[68].IN1
in_startofpacket => in_payload[4].IN1
in_endofpacket => in_payload[3].IN1
in_empty[0] => in_payload[0].IN1
in_empty[1] => in_payload[1].IN1
in_empty[2] => in_payload[2].IN1
out_ready => ready[0].IN1
out_valid <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_valid
out_data[0] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[1] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[2] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[3] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[4] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[5] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[6] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[7] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[8] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[9] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[10] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[11] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[12] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[13] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[14] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[15] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[16] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[17] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[18] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[19] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[20] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[21] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[22] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[23] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[24] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[25] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[26] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[27] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[28] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[29] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[30] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[31] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[32] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[33] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[34] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[35] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[36] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[37] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[38] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[39] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[40] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[41] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[42] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[43] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[44] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[45] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[46] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[47] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[48] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[49] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[50] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[51] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[52] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[53] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[54] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[55] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[56] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[57] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[58] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[59] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[60] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[61] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[62] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_data[63] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_startofpacket <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_endofpacket <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_empty[0] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_empty[1] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data
out_empty[2] <= lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo.out_data


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo
fill_level[0] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[1] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[2] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[3] <= full.DB_MAX_OUTPUT_PORT_TYPE
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[68].CLK
clk => mem.data_a[67].CLK
clk => mem.data_a[66].CLK
clk => mem.data_a[65].CLK
clk => mem.data_a[64].CLK
clk => mem.data_a[63].CLK
clk => mem.data_a[62].CLK
clk => mem.data_a[61].CLK
clk => mem.data_a[60].CLK
clk => mem.data_a[59].CLK
clk => mem.data_a[58].CLK
clk => mem.data_a[57].CLK
clk => mem.data_a[56].CLK
clk => mem.data_a[55].CLK
clk => mem.data_a[54].CLK
clk => mem.data_a[53].CLK
clk => mem.data_a[52].CLK
clk => mem.data_a[51].CLK
clk => mem.data_a[50].CLK
clk => mem.data_a[49].CLK
clk => mem.data_a[48].CLK
clk => mem.data_a[47].CLK
clk => mem.data_a[46].CLK
clk => mem.data_a[45].CLK
clk => mem.data_a[44].CLK
clk => mem.data_a[43].CLK
clk => mem.data_a[42].CLK
clk => mem.data_a[41].CLK
clk => mem.data_a[40].CLK
clk => mem.data_a[39].CLK
clk => mem.data_a[38].CLK
clk => mem.data_a[37].CLK
clk => mem.data_a[36].CLK
clk => mem.data_a[35].CLK
clk => mem.data_a[34].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_data[32]~reg0.CLK
clk => out_data[33]~reg0.CLK
clk => out_data[34]~reg0.CLK
clk => out_data[35]~reg0.CLK
clk => out_data[36]~reg0.CLK
clk => out_data[37]~reg0.CLK
clk => out_data[38]~reg0.CLK
clk => out_data[39]~reg0.CLK
clk => out_data[40]~reg0.CLK
clk => out_data[41]~reg0.CLK
clk => out_data[42]~reg0.CLK
clk => out_data[43]~reg0.CLK
clk => out_data[44]~reg0.CLK
clk => out_data[45]~reg0.CLK
clk => out_data[46]~reg0.CLK
clk => out_data[47]~reg0.CLK
clk => out_data[48]~reg0.CLK
clk => out_data[49]~reg0.CLK
clk => out_data[50]~reg0.CLK
clk => out_data[51]~reg0.CLK
clk => out_data[52]~reg0.CLK
clk => out_data[53]~reg0.CLK
clk => out_data[54]~reg0.CLK
clk => out_data[55]~reg0.CLK
clk => out_data[56]~reg0.CLK
clk => out_data[57]~reg0.CLK
clk => out_data[58]~reg0.CLK
clk => out_data[59]~reg0.CLK
clk => out_data[60]~reg0.CLK
clk => out_data[61]~reg0.CLK
clk => out_data[62]~reg0.CLK
clk => out_data[63]~reg0.CLK
clk => out_data[64]~reg0.CLK
clk => out_data[65]~reg0.CLK
clk => out_data[66]~reg0.CLK
clk => out_data[67]~reg0.CLK
clk => out_data[68]~reg0.CLK
clk => out_valid~reg0.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => mem.CLK0
reset_n => out_valid~reg0.ACLR
reset_n => full.ACLR
reset_n => empty.PRESET
reset_n => rd_addr[0].ACLR
reset_n => rd_addr[1].ACLR
reset_n => rd_addr[2].ACLR
reset_n => wr_addr[0].ACLR
reset_n => wr_addr[1].ACLR
reset_n => wr_addr[2].ACLR
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always1.IN1
in_valid => always1.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
in_data[42] => mem.data_a[42].DATAIN
in_data[42] => mem.DATAIN42
in_data[43] => mem.data_a[43].DATAIN
in_data[43] => mem.DATAIN43
in_data[44] => mem.data_a[44].DATAIN
in_data[44] => mem.DATAIN44
in_data[45] => mem.data_a[45].DATAIN
in_data[45] => mem.DATAIN45
in_data[46] => mem.data_a[46].DATAIN
in_data[46] => mem.DATAIN46
in_data[47] => mem.data_a[47].DATAIN
in_data[47] => mem.DATAIN47
in_data[48] => mem.data_a[48].DATAIN
in_data[48] => mem.DATAIN48
in_data[49] => mem.data_a[49].DATAIN
in_data[49] => mem.DATAIN49
in_data[50] => mem.data_a[50].DATAIN
in_data[50] => mem.DATAIN50
in_data[51] => mem.data_a[51].DATAIN
in_data[51] => mem.DATAIN51
in_data[52] => mem.data_a[52].DATAIN
in_data[52] => mem.DATAIN52
in_data[53] => mem.data_a[53].DATAIN
in_data[53] => mem.DATAIN53
in_data[54] => mem.data_a[54].DATAIN
in_data[54] => mem.DATAIN54
in_data[55] => mem.data_a[55].DATAIN
in_data[55] => mem.DATAIN55
in_data[56] => mem.data_a[56].DATAIN
in_data[56] => mem.DATAIN56
in_data[57] => mem.data_a[57].DATAIN
in_data[57] => mem.DATAIN57
in_data[58] => mem.data_a[58].DATAIN
in_data[58] => mem.DATAIN58
in_data[59] => mem.data_a[59].DATAIN
in_data[59] => mem.DATAIN59
in_data[60] => mem.data_a[60].DATAIN
in_data[60] => mem.DATAIN60
in_data[61] => mem.data_a[61].DATAIN
in_data[61] => mem.DATAIN61
in_data[62] => mem.data_a[62].DATAIN
in_data[62] => mem.DATAIN62
in_data[63] => mem.data_a[63].DATAIN
in_data[63] => mem.DATAIN63
in_data[64] => mem.data_a[64].DATAIN
in_data[64] => mem.DATAIN64
in_data[65] => mem.data_a[65].DATAIN
in_data[65] => mem.DATAIN65
in_data[66] => mem.data_a[66].DATAIN
in_data[66] => mem.DATAIN66
in_data[67] => mem.data_a[67].DATAIN
in_data[67] => mem.DATAIN67
in_data[68] => mem.data_a[68].DATAIN
in_data[68] => mem.DATAIN68
out_ready => always1.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo_in_arbitrator:the_lcd_ta_sgdma_to_fifo_in
clk => ~NO_FANOUT~
lcd_sgdma_out_data[0] => lcd_ta_sgdma_to_fifo_in_data[0].DATAIN
lcd_sgdma_out_data[1] => lcd_ta_sgdma_to_fifo_in_data[1].DATAIN
lcd_sgdma_out_data[2] => lcd_ta_sgdma_to_fifo_in_data[2].DATAIN
lcd_sgdma_out_data[3] => lcd_ta_sgdma_to_fifo_in_data[3].DATAIN
lcd_sgdma_out_data[4] => lcd_ta_sgdma_to_fifo_in_data[4].DATAIN
lcd_sgdma_out_data[5] => lcd_ta_sgdma_to_fifo_in_data[5].DATAIN
lcd_sgdma_out_data[6] => lcd_ta_sgdma_to_fifo_in_data[6].DATAIN
lcd_sgdma_out_data[7] => lcd_ta_sgdma_to_fifo_in_data[7].DATAIN
lcd_sgdma_out_data[8] => lcd_ta_sgdma_to_fifo_in_data[8].DATAIN
lcd_sgdma_out_data[9] => lcd_ta_sgdma_to_fifo_in_data[9].DATAIN
lcd_sgdma_out_data[10] => lcd_ta_sgdma_to_fifo_in_data[10].DATAIN
lcd_sgdma_out_data[11] => lcd_ta_sgdma_to_fifo_in_data[11].DATAIN
lcd_sgdma_out_data[12] => lcd_ta_sgdma_to_fifo_in_data[12].DATAIN
lcd_sgdma_out_data[13] => lcd_ta_sgdma_to_fifo_in_data[13].DATAIN
lcd_sgdma_out_data[14] => lcd_ta_sgdma_to_fifo_in_data[14].DATAIN
lcd_sgdma_out_data[15] => lcd_ta_sgdma_to_fifo_in_data[15].DATAIN
lcd_sgdma_out_data[16] => lcd_ta_sgdma_to_fifo_in_data[16].DATAIN
lcd_sgdma_out_data[17] => lcd_ta_sgdma_to_fifo_in_data[17].DATAIN
lcd_sgdma_out_data[18] => lcd_ta_sgdma_to_fifo_in_data[18].DATAIN
lcd_sgdma_out_data[19] => lcd_ta_sgdma_to_fifo_in_data[19].DATAIN
lcd_sgdma_out_data[20] => lcd_ta_sgdma_to_fifo_in_data[20].DATAIN
lcd_sgdma_out_data[21] => lcd_ta_sgdma_to_fifo_in_data[21].DATAIN
lcd_sgdma_out_data[22] => lcd_ta_sgdma_to_fifo_in_data[22].DATAIN
lcd_sgdma_out_data[23] => lcd_ta_sgdma_to_fifo_in_data[23].DATAIN
lcd_sgdma_out_data[24] => lcd_ta_sgdma_to_fifo_in_data[24].DATAIN
lcd_sgdma_out_data[25] => lcd_ta_sgdma_to_fifo_in_data[25].DATAIN
lcd_sgdma_out_data[26] => lcd_ta_sgdma_to_fifo_in_data[26].DATAIN
lcd_sgdma_out_data[27] => lcd_ta_sgdma_to_fifo_in_data[27].DATAIN
lcd_sgdma_out_data[28] => lcd_ta_sgdma_to_fifo_in_data[28].DATAIN
lcd_sgdma_out_data[29] => lcd_ta_sgdma_to_fifo_in_data[29].DATAIN
lcd_sgdma_out_data[30] => lcd_ta_sgdma_to_fifo_in_data[30].DATAIN
lcd_sgdma_out_data[31] => lcd_ta_sgdma_to_fifo_in_data[31].DATAIN
lcd_sgdma_out_data[32] => lcd_ta_sgdma_to_fifo_in_data[32].DATAIN
lcd_sgdma_out_data[33] => lcd_ta_sgdma_to_fifo_in_data[33].DATAIN
lcd_sgdma_out_data[34] => lcd_ta_sgdma_to_fifo_in_data[34].DATAIN
lcd_sgdma_out_data[35] => lcd_ta_sgdma_to_fifo_in_data[35].DATAIN
lcd_sgdma_out_data[36] => lcd_ta_sgdma_to_fifo_in_data[36].DATAIN
lcd_sgdma_out_data[37] => lcd_ta_sgdma_to_fifo_in_data[37].DATAIN
lcd_sgdma_out_data[38] => lcd_ta_sgdma_to_fifo_in_data[38].DATAIN
lcd_sgdma_out_data[39] => lcd_ta_sgdma_to_fifo_in_data[39].DATAIN
lcd_sgdma_out_data[40] => lcd_ta_sgdma_to_fifo_in_data[40].DATAIN
lcd_sgdma_out_data[41] => lcd_ta_sgdma_to_fifo_in_data[41].DATAIN
lcd_sgdma_out_data[42] => lcd_ta_sgdma_to_fifo_in_data[42].DATAIN
lcd_sgdma_out_data[43] => lcd_ta_sgdma_to_fifo_in_data[43].DATAIN
lcd_sgdma_out_data[44] => lcd_ta_sgdma_to_fifo_in_data[44].DATAIN
lcd_sgdma_out_data[45] => lcd_ta_sgdma_to_fifo_in_data[45].DATAIN
lcd_sgdma_out_data[46] => lcd_ta_sgdma_to_fifo_in_data[46].DATAIN
lcd_sgdma_out_data[47] => lcd_ta_sgdma_to_fifo_in_data[47].DATAIN
lcd_sgdma_out_data[48] => lcd_ta_sgdma_to_fifo_in_data[48].DATAIN
lcd_sgdma_out_data[49] => lcd_ta_sgdma_to_fifo_in_data[49].DATAIN
lcd_sgdma_out_data[50] => lcd_ta_sgdma_to_fifo_in_data[50].DATAIN
lcd_sgdma_out_data[51] => lcd_ta_sgdma_to_fifo_in_data[51].DATAIN
lcd_sgdma_out_data[52] => lcd_ta_sgdma_to_fifo_in_data[52].DATAIN
lcd_sgdma_out_data[53] => lcd_ta_sgdma_to_fifo_in_data[53].DATAIN
lcd_sgdma_out_data[54] => lcd_ta_sgdma_to_fifo_in_data[54].DATAIN
lcd_sgdma_out_data[55] => lcd_ta_sgdma_to_fifo_in_data[55].DATAIN
lcd_sgdma_out_data[56] => lcd_ta_sgdma_to_fifo_in_data[56].DATAIN
lcd_sgdma_out_data[57] => lcd_ta_sgdma_to_fifo_in_data[57].DATAIN
lcd_sgdma_out_data[58] => lcd_ta_sgdma_to_fifo_in_data[58].DATAIN
lcd_sgdma_out_data[59] => lcd_ta_sgdma_to_fifo_in_data[59].DATAIN
lcd_sgdma_out_data[60] => lcd_ta_sgdma_to_fifo_in_data[60].DATAIN
lcd_sgdma_out_data[61] => lcd_ta_sgdma_to_fifo_in_data[61].DATAIN
lcd_sgdma_out_data[62] => lcd_ta_sgdma_to_fifo_in_data[62].DATAIN
lcd_sgdma_out_data[63] => lcd_ta_sgdma_to_fifo_in_data[63].DATAIN
lcd_sgdma_out_empty[0] => lcd_ta_sgdma_to_fifo_in_empty[0].DATAIN
lcd_sgdma_out_empty[1] => lcd_ta_sgdma_to_fifo_in_empty[1].DATAIN
lcd_sgdma_out_empty[2] => lcd_ta_sgdma_to_fifo_in_empty[2].DATAIN
lcd_sgdma_out_endofpacket => lcd_ta_sgdma_to_fifo_in_endofpacket.DATAIN
lcd_sgdma_out_startofpacket => lcd_ta_sgdma_to_fifo_in_startofpacket.DATAIN
lcd_sgdma_out_valid => lcd_ta_sgdma_to_fifo_in_valid.DATAIN
lcd_ta_sgdma_to_fifo_in_ready => lcd_ta_sgdma_to_fifo_in_ready_from_sa.DATAIN
reset_n => lcd_ta_sgdma_to_fifo_in_reset_n.DATAIN
lcd_ta_sgdma_to_fifo_in_data[0] <= lcd_sgdma_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[1] <= lcd_sgdma_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[2] <= lcd_sgdma_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[3] <= lcd_sgdma_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[4] <= lcd_sgdma_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[5] <= lcd_sgdma_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[6] <= lcd_sgdma_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[7] <= lcd_sgdma_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[8] <= lcd_sgdma_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[9] <= lcd_sgdma_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[10] <= lcd_sgdma_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[11] <= lcd_sgdma_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[12] <= lcd_sgdma_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[13] <= lcd_sgdma_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[14] <= lcd_sgdma_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[15] <= lcd_sgdma_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[16] <= lcd_sgdma_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[17] <= lcd_sgdma_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[18] <= lcd_sgdma_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[19] <= lcd_sgdma_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[20] <= lcd_sgdma_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[21] <= lcd_sgdma_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[22] <= lcd_sgdma_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[23] <= lcd_sgdma_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[24] <= lcd_sgdma_out_data[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[25] <= lcd_sgdma_out_data[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[26] <= lcd_sgdma_out_data[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[27] <= lcd_sgdma_out_data[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[28] <= lcd_sgdma_out_data[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[29] <= lcd_sgdma_out_data[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[30] <= lcd_sgdma_out_data[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[31] <= lcd_sgdma_out_data[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[32] <= lcd_sgdma_out_data[32].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[33] <= lcd_sgdma_out_data[33].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[34] <= lcd_sgdma_out_data[34].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[35] <= lcd_sgdma_out_data[35].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[36] <= lcd_sgdma_out_data[36].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[37] <= lcd_sgdma_out_data[37].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[38] <= lcd_sgdma_out_data[38].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[39] <= lcd_sgdma_out_data[39].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[40] <= lcd_sgdma_out_data[40].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[41] <= lcd_sgdma_out_data[41].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[42] <= lcd_sgdma_out_data[42].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[43] <= lcd_sgdma_out_data[43].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[44] <= lcd_sgdma_out_data[44].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[45] <= lcd_sgdma_out_data[45].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[46] <= lcd_sgdma_out_data[46].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[47] <= lcd_sgdma_out_data[47].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[48] <= lcd_sgdma_out_data[48].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[49] <= lcd_sgdma_out_data[49].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[50] <= lcd_sgdma_out_data[50].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[51] <= lcd_sgdma_out_data[51].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[52] <= lcd_sgdma_out_data[52].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[53] <= lcd_sgdma_out_data[53].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[54] <= lcd_sgdma_out_data[54].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[55] <= lcd_sgdma_out_data[55].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[56] <= lcd_sgdma_out_data[56].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[57] <= lcd_sgdma_out_data[57].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[58] <= lcd_sgdma_out_data[58].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[59] <= lcd_sgdma_out_data[59].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[60] <= lcd_sgdma_out_data[60].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[61] <= lcd_sgdma_out_data[61].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[62] <= lcd_sgdma_out_data[62].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_data[63] <= lcd_sgdma_out_data[63].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_empty[0] <= lcd_sgdma_out_empty[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_empty[1] <= lcd_sgdma_out_empty[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_empty[2] <= lcd_sgdma_out_empty[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_endofpacket <= lcd_sgdma_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_ready_from_sa <= lcd_ta_sgdma_to_fifo_in_ready.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_startofpacket <= lcd_sgdma_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
lcd_ta_sgdma_to_fifo_in_valid <= lcd_sgdma_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo_out_arbitrator:the_lcd_ta_sgdma_to_fifo_out
clk => ~NO_FANOUT~
lcd_pixel_fifo_in_ready_from_sa => lcd_ta_sgdma_to_fifo_out_ready.DATAIN
lcd_ta_sgdma_to_fifo_out_data[0] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[1] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[2] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[3] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[4] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[5] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[6] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[7] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[8] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[9] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[10] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[11] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[12] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[13] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[14] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[15] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[16] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[17] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[18] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[19] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[20] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[21] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[22] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[23] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[24] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[25] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[26] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[27] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[28] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[29] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[30] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[31] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[32] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[33] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[34] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[35] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[36] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[37] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[38] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[39] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[40] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[41] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[42] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[43] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[44] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[45] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[46] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[47] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[48] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[49] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[50] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[51] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[52] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[53] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[54] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[55] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[56] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[57] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[58] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[59] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[60] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[61] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[62] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_data[63] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_empty[0] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_empty[1] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_empty[2] => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_endofpacket => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_startofpacket => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_valid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
lcd_ta_sgdma_to_fifo_out_ready <= lcd_pixel_fifo_in_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo
clk => ready[0].CLK
reset_n => ready[0].ACLR
in_ready <= ready[0].DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.IN1
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
in_data[34] => out_data[34].DATAIN
in_data[35] => out_data[35].DATAIN
in_data[36] => out_data[36].DATAIN
in_data[37] => out_data[37].DATAIN
in_data[38] => out_data[38].DATAIN
in_data[39] => out_data[39].DATAIN
in_data[40] => out_data[40].DATAIN
in_data[41] => out_data[41].DATAIN
in_data[42] => out_data[42].DATAIN
in_data[43] => out_data[43].DATAIN
in_data[44] => out_data[44].DATAIN
in_data[45] => out_data[45].DATAIN
in_data[46] => out_data[46].DATAIN
in_data[47] => out_data[47].DATAIN
in_data[48] => out_data[48].DATAIN
in_data[49] => out_data[49].DATAIN
in_data[50] => out_data[50].DATAIN
in_data[51] => out_data[51].DATAIN
in_data[52] => out_data[52].DATAIN
in_data[53] => out_data[53].DATAIN
in_data[54] => out_data[54].DATAIN
in_data[55] => out_data[55].DATAIN
in_data[56] => out_data[56].DATAIN
in_data[57] => out_data[57].DATAIN
in_data[58] => out_data[58].DATAIN
in_data[59] => out_data[59].DATAIN
in_data[60] => out_data[60].DATAIN
in_data[61] => out_data[61].DATAIN
in_data[62] => out_data[62].DATAIN
in_data[63] => out_data[63].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty[0] => out_empty[0].DATAIN
in_empty[1] => out_empty[1].DATAIN
in_empty[2] => out_empty[2].DATAIN
out_ready => ready[0].DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_empty[0].DB_MAX_OUTPUT_PORT_TYPE
out_empty[1] <= in_empty[1].DB_MAX_OUTPUT_PORT_TYPE
out_empty[2] <= in_empty[2].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1
clk => d1_onchip_mem_s1_end_xfer~reg0.CLK
clk => onchip_mem_s1_reg_firsttransfer.CLK
clk => onchip_mem_s1_arb_addend[0].CLK
clk => onchip_mem_s1_arb_addend[1].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[0].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.CLK
clk => onchip_mem_s1_slavearbiterlockenable.CLK
clk => onchip_mem_s1_arb_share_counter[0].CLK
clk => onchip_mem_s1_arb_share_counter[1].CLK
clk => onchip_mem_s1_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[3] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[4] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[5] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[6] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[7] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[8] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[9] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[10] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[11] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[12] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[13] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[14] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[15] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[16] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[17] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[18] => Equal0.IN45
cpu_data_master_address_to_slave[19] => Equal0.IN5
cpu_data_master_address_to_slave[20] => Equal0.IN4
cpu_data_master_address_to_slave[21] => Equal0.IN3
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN1
cpu_data_master_address_to_slave[24] => Equal0.IN44
cpu_data_master_address_to_slave[25] => Equal0.IN43
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_address_to_slave[27] => Equal0.IN42
cpu_data_master_byteenable[0] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_read => cpu_data_master_requests_onchip_mem_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_write => cpu_data_master_requests_onchip_mem_s1.IN1
cpu_data_master_write => onchip_mem_s1_write.IN1
cpu_data_master_writedata[0] => onchip_mem_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_mem_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_mem_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_mem_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_mem_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_mem_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_mem_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_mem_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_mem_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_mem_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_mem_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_mem_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_mem_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_mem_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_mem_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_mem_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_mem_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_mem_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_mem_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_mem_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_mem_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_mem_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_mem_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_mem_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_mem_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_mem_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_mem_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_mem_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_mem_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_mem_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_mem_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_mem_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[3] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[4] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[5] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[6] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[7] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[8] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[9] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[10] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[11] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[12] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[13] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[14] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[15] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[16] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[17] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[18] => Equal1.IN45
cpu_instruction_master_address_to_slave[19] => Equal1.IN5
cpu_instruction_master_address_to_slave[20] => Equal1.IN4
cpu_instruction_master_address_to_slave[21] => Equal1.IN3
cpu_instruction_master_address_to_slave[22] => Equal1.IN2
cpu_instruction_master_address_to_slave[23] => Equal1.IN1
cpu_instruction_master_address_to_slave[24] => Equal1.IN44
cpu_instruction_master_address_to_slave[25] => Equal1.IN43
cpu_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_instruction_master_address_to_slave[27] => Equal1.IN42
cpu_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
onchip_mem_s1_readdata[0] => onchip_mem_s1_readdata_from_sa[0].DATAIN
onchip_mem_s1_readdata[1] => onchip_mem_s1_readdata_from_sa[1].DATAIN
onchip_mem_s1_readdata[2] => onchip_mem_s1_readdata_from_sa[2].DATAIN
onchip_mem_s1_readdata[3] => onchip_mem_s1_readdata_from_sa[3].DATAIN
onchip_mem_s1_readdata[4] => onchip_mem_s1_readdata_from_sa[4].DATAIN
onchip_mem_s1_readdata[5] => onchip_mem_s1_readdata_from_sa[5].DATAIN
onchip_mem_s1_readdata[6] => onchip_mem_s1_readdata_from_sa[6].DATAIN
onchip_mem_s1_readdata[7] => onchip_mem_s1_readdata_from_sa[7].DATAIN
onchip_mem_s1_readdata[8] => onchip_mem_s1_readdata_from_sa[8].DATAIN
onchip_mem_s1_readdata[9] => onchip_mem_s1_readdata_from_sa[9].DATAIN
onchip_mem_s1_readdata[10] => onchip_mem_s1_readdata_from_sa[10].DATAIN
onchip_mem_s1_readdata[11] => onchip_mem_s1_readdata_from_sa[11].DATAIN
onchip_mem_s1_readdata[12] => onchip_mem_s1_readdata_from_sa[12].DATAIN
onchip_mem_s1_readdata[13] => onchip_mem_s1_readdata_from_sa[13].DATAIN
onchip_mem_s1_readdata[14] => onchip_mem_s1_readdata_from_sa[14].DATAIN
onchip_mem_s1_readdata[15] => onchip_mem_s1_readdata_from_sa[15].DATAIN
onchip_mem_s1_readdata[16] => onchip_mem_s1_readdata_from_sa[16].DATAIN
onchip_mem_s1_readdata[17] => onchip_mem_s1_readdata_from_sa[17].DATAIN
onchip_mem_s1_readdata[18] => onchip_mem_s1_readdata_from_sa[18].DATAIN
onchip_mem_s1_readdata[19] => onchip_mem_s1_readdata_from_sa[19].DATAIN
onchip_mem_s1_readdata[20] => onchip_mem_s1_readdata_from_sa[20].DATAIN
onchip_mem_s1_readdata[21] => onchip_mem_s1_readdata_from_sa[21].DATAIN
onchip_mem_s1_readdata[22] => onchip_mem_s1_readdata_from_sa[22].DATAIN
onchip_mem_s1_readdata[23] => onchip_mem_s1_readdata_from_sa[23].DATAIN
onchip_mem_s1_readdata[24] => onchip_mem_s1_readdata_from_sa[24].DATAIN
onchip_mem_s1_readdata[25] => onchip_mem_s1_readdata_from_sa[25].DATAIN
onchip_mem_s1_readdata[26] => onchip_mem_s1_readdata_from_sa[26].DATAIN
onchip_mem_s1_readdata[27] => onchip_mem_s1_readdata_from_sa[27].DATAIN
onchip_mem_s1_readdata[28] => onchip_mem_s1_readdata_from_sa[28].DATAIN
onchip_mem_s1_readdata[29] => onchip_mem_s1_readdata_from_sa[29].DATAIN
onchip_mem_s1_readdata[30] => onchip_mem_s1_readdata_from_sa[30].DATAIN
onchip_mem_s1_readdata[31] => onchip_mem_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => d1_onchip_mem_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => onchip_mem_s1_arb_share_counter[0].ACLR
reset_n => onchip_mem_s1_arb_share_counter[1].ACLR
reset_n => onchip_mem_s1_arb_share_counter[2].ACLR
reset_n => onchip_mem_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[1].ACLR
reset_n => onchip_mem_s1_arb_addend[0].PRESET
reset_n => onchip_mem_s1_arb_addend[1].ACLR
reset_n => onchip_mem_s1_reg_firsttransfer.PRESET
cpu_data_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_onchip_mem_s1 <= cpu_data_master_qualified_request_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_onchip_mem_s1 <= cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_onchip_mem_s1 <= cpu_data_master_requests_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_onchip_mem_s1 <= cpu_instruction_master_qualified_request_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_onchip_mem_s1 <= cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_onchip_mem_s1 <= cpu_instruction_master_requests_onchip_mem_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_mem_s1_end_xfer <= d1_onchip_mem_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[0] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[1] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[2] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[3] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[4] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[5] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[6] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[7] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[8] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[9] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[10] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[11] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[12] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[13] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[14] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[15] <= onchip_mem_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[0] <= onchip_mem_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[1] <= onchip_mem_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[2] <= onchip_mem_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[3] <= onchip_mem_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_chipselect <= onchip_mem_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_clken <= <VCC>
onchip_mem_s1_readdata_from_sa[0] <= onchip_mem_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[1] <= onchip_mem_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[2] <= onchip_mem_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[3] <= onchip_mem_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[4] <= onchip_mem_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[5] <= onchip_mem_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[6] <= onchip_mem_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[7] <= onchip_mem_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[8] <= onchip_mem_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[9] <= onchip_mem_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[10] <= onchip_mem_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[11] <= onchip_mem_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[12] <= onchip_mem_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[13] <= onchip_mem_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[14] <= onchip_mem_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[15] <= onchip_mem_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[16] <= onchip_mem_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[17] <= onchip_mem_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[18] <= onchip_mem_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[19] <= onchip_mem_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[20] <= onchip_mem_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[21] <= onchip_mem_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[22] <= onchip_mem_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[23] <= onchip_mem_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[24] <= onchip_mem_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[25] <= onchip_mem_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[26] <= onchip_mem_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[27] <= onchip_mem_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[28] <= onchip_mem_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[29] <= onchip_mem_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[30] <= onchip_mem_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[31] <= onchip_mem_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_write <= onchip_mem_s1_write.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
wren_a => altsyncram_grb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_grb1:auto_generated.data_a[0]
data_a[1] => altsyncram_grb1:auto_generated.data_a[1]
data_a[2] => altsyncram_grb1:auto_generated.data_a[2]
data_a[3] => altsyncram_grb1:auto_generated.data_a[3]
data_a[4] => altsyncram_grb1:auto_generated.data_a[4]
data_a[5] => altsyncram_grb1:auto_generated.data_a[5]
data_a[6] => altsyncram_grb1:auto_generated.data_a[6]
data_a[7] => altsyncram_grb1:auto_generated.data_a[7]
data_a[8] => altsyncram_grb1:auto_generated.data_a[8]
data_a[9] => altsyncram_grb1:auto_generated.data_a[9]
data_a[10] => altsyncram_grb1:auto_generated.data_a[10]
data_a[11] => altsyncram_grb1:auto_generated.data_a[11]
data_a[12] => altsyncram_grb1:auto_generated.data_a[12]
data_a[13] => altsyncram_grb1:auto_generated.data_a[13]
data_a[14] => altsyncram_grb1:auto_generated.data_a[14]
data_a[15] => altsyncram_grb1:auto_generated.data_a[15]
data_a[16] => altsyncram_grb1:auto_generated.data_a[16]
data_a[17] => altsyncram_grb1:auto_generated.data_a[17]
data_a[18] => altsyncram_grb1:auto_generated.data_a[18]
data_a[19] => altsyncram_grb1:auto_generated.data_a[19]
data_a[20] => altsyncram_grb1:auto_generated.data_a[20]
data_a[21] => altsyncram_grb1:auto_generated.data_a[21]
data_a[22] => altsyncram_grb1:auto_generated.data_a[22]
data_a[23] => altsyncram_grb1:auto_generated.data_a[23]
data_a[24] => altsyncram_grb1:auto_generated.data_a[24]
data_a[25] => altsyncram_grb1:auto_generated.data_a[25]
data_a[26] => altsyncram_grb1:auto_generated.data_a[26]
data_a[27] => altsyncram_grb1:auto_generated.data_a[27]
data_a[28] => altsyncram_grb1:auto_generated.data_a[28]
data_a[29] => altsyncram_grb1:auto_generated.data_a[29]
data_a[30] => altsyncram_grb1:auto_generated.data_a[30]
data_a[31] => altsyncram_grb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_grb1:auto_generated.address_a[0]
address_a[1] => altsyncram_grb1:auto_generated.address_a[1]
address_a[2] => altsyncram_grb1:auto_generated.address_a[2]
address_a[3] => altsyncram_grb1:auto_generated.address_a[3]
address_a[4] => altsyncram_grb1:auto_generated.address_a[4]
address_a[5] => altsyncram_grb1:auto_generated.address_a[5]
address_a[6] => altsyncram_grb1:auto_generated.address_a[6]
address_a[7] => altsyncram_grb1:auto_generated.address_a[7]
address_a[8] => altsyncram_grb1:auto_generated.address_a[8]
address_a[9] => altsyncram_grb1:auto_generated.address_a[9]
address_a[10] => altsyncram_grb1:auto_generated.address_a[10]
address_a[11] => altsyncram_grb1:auto_generated.address_a[11]
address_a[12] => altsyncram_grb1:auto_generated.address_a[12]
address_a[13] => altsyncram_grb1:auto_generated.address_a[13]
address_a[14] => altsyncram_grb1:auto_generated.address_a[14]
address_a[15] => altsyncram_grb1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_grb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_grb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_grb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_grb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_grb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_grb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_grb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_grb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_grb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_grb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_grb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_grb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_grb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_grb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_grb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_grb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_grb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_grb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_grb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_grb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_grb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_grb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_grb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_grb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_grb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_grb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_grb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_grb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_grb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_grb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_grb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_grb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_grb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_grb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_grb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_grb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_grb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_grb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a128.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a129.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a130.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a131.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a132.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a133.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a134.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a135.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a160.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a161.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a162.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a163.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a164.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a165.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a166.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a167.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a192.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a193.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a194.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a195.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a196.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a197.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a198.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a199.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a224.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a225.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a226.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a227.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a228.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a229.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a230.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a231.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a136.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a137.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a138.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a139.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a140.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a141.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a142.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a143.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a168.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a169.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a170.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a171.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a172.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a173.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a174.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a175.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a200.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a201.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a202.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a203.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a204.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a205.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a206.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a207.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a232.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a233.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a234.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a235.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a236.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a237.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a238.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a239.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a144.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a145.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a146.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a147.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a148.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a149.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a150.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a151.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a176.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a177.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a178.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a179.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a180.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a181.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a182.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a183.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a208.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a209.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a210.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a211.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a212.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a213.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a214.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a215.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a240.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a241.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a242.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a243.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a244.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a245.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a246.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a247.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a127.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a152.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a153.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a154.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a155.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a156.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a157.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a158.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a159.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a184.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a185.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a186.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a187.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a188.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a189.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a190.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a191.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a216.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a217.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a218.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a219.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a220.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a221.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a222.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a223.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a248.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a249.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a250.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a251.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a252.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a253.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a254.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a255.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => ram_block1a64.ENA0
clocken0 => ram_block1a65.ENA0
clocken0 => ram_block1a66.ENA0
clocken0 => ram_block1a67.ENA0
clocken0 => ram_block1a68.ENA0
clocken0 => ram_block1a69.ENA0
clocken0 => ram_block1a70.ENA0
clocken0 => ram_block1a71.ENA0
clocken0 => ram_block1a72.ENA0
clocken0 => ram_block1a73.ENA0
clocken0 => ram_block1a74.ENA0
clocken0 => ram_block1a75.ENA0
clocken0 => ram_block1a76.ENA0
clocken0 => ram_block1a77.ENA0
clocken0 => ram_block1a78.ENA0
clocken0 => ram_block1a79.ENA0
clocken0 => ram_block1a80.ENA0
clocken0 => ram_block1a81.ENA0
clocken0 => ram_block1a82.ENA0
clocken0 => ram_block1a83.ENA0
clocken0 => ram_block1a84.ENA0
clocken0 => ram_block1a85.ENA0
clocken0 => ram_block1a86.ENA0
clocken0 => ram_block1a87.ENA0
clocken0 => ram_block1a88.ENA0
clocken0 => ram_block1a89.ENA0
clocken0 => ram_block1a90.ENA0
clocken0 => ram_block1a91.ENA0
clocken0 => ram_block1a92.ENA0
clocken0 => ram_block1a93.ENA0
clocken0 => ram_block1a94.ENA0
clocken0 => ram_block1a95.ENA0
clocken0 => ram_block1a96.ENA0
clocken0 => ram_block1a97.ENA0
clocken0 => ram_block1a98.ENA0
clocken0 => ram_block1a99.ENA0
clocken0 => ram_block1a100.ENA0
clocken0 => ram_block1a101.ENA0
clocken0 => ram_block1a102.ENA0
clocken0 => ram_block1a103.ENA0
clocken0 => ram_block1a104.ENA0
clocken0 => ram_block1a105.ENA0
clocken0 => ram_block1a106.ENA0
clocken0 => ram_block1a107.ENA0
clocken0 => ram_block1a108.ENA0
clocken0 => ram_block1a109.ENA0
clocken0 => ram_block1a110.ENA0
clocken0 => ram_block1a111.ENA0
clocken0 => ram_block1a112.ENA0
clocken0 => ram_block1a113.ENA0
clocken0 => ram_block1a114.ENA0
clocken0 => ram_block1a115.ENA0
clocken0 => ram_block1a116.ENA0
clocken0 => ram_block1a117.ENA0
clocken0 => ram_block1a118.ENA0
clocken0 => ram_block1a119.ENA0
clocken0 => ram_block1a120.ENA0
clocken0 => ram_block1a121.ENA0
clocken0 => ram_block1a122.ENA0
clocken0 => ram_block1a123.ENA0
clocken0 => ram_block1a124.ENA0
clocken0 => ram_block1a125.ENA0
clocken0 => ram_block1a126.ENA0
clocken0 => ram_block1a127.ENA0
clocken0 => ram_block1a128.ENA0
clocken0 => ram_block1a129.ENA0
clocken0 => ram_block1a130.ENA0
clocken0 => ram_block1a131.ENA0
clocken0 => ram_block1a132.ENA0
clocken0 => ram_block1a133.ENA0
clocken0 => ram_block1a134.ENA0
clocken0 => ram_block1a135.ENA0
clocken0 => ram_block1a136.ENA0
clocken0 => ram_block1a137.ENA0
clocken0 => ram_block1a138.ENA0
clocken0 => ram_block1a139.ENA0
clocken0 => ram_block1a140.ENA0
clocken0 => ram_block1a141.ENA0
clocken0 => ram_block1a142.ENA0
clocken0 => ram_block1a143.ENA0
clocken0 => ram_block1a144.ENA0
clocken0 => ram_block1a145.ENA0
clocken0 => ram_block1a146.ENA0
clocken0 => ram_block1a147.ENA0
clocken0 => ram_block1a148.ENA0
clocken0 => ram_block1a149.ENA0
clocken0 => ram_block1a150.ENA0
clocken0 => ram_block1a151.ENA0
clocken0 => ram_block1a152.ENA0
clocken0 => ram_block1a153.ENA0
clocken0 => ram_block1a154.ENA0
clocken0 => ram_block1a155.ENA0
clocken0 => ram_block1a156.ENA0
clocken0 => ram_block1a157.ENA0
clocken0 => ram_block1a158.ENA0
clocken0 => ram_block1a159.ENA0
clocken0 => ram_block1a160.ENA0
clocken0 => ram_block1a161.ENA0
clocken0 => ram_block1a162.ENA0
clocken0 => ram_block1a163.ENA0
clocken0 => ram_block1a164.ENA0
clocken0 => ram_block1a165.ENA0
clocken0 => ram_block1a166.ENA0
clocken0 => ram_block1a167.ENA0
clocken0 => ram_block1a168.ENA0
clocken0 => ram_block1a169.ENA0
clocken0 => ram_block1a170.ENA0
clocken0 => ram_block1a171.ENA0
clocken0 => ram_block1a172.ENA0
clocken0 => ram_block1a173.ENA0
clocken0 => ram_block1a174.ENA0
clocken0 => ram_block1a175.ENA0
clocken0 => ram_block1a176.ENA0
clocken0 => ram_block1a177.ENA0
clocken0 => ram_block1a178.ENA0
clocken0 => ram_block1a179.ENA0
clocken0 => ram_block1a180.ENA0
clocken0 => ram_block1a181.ENA0
clocken0 => ram_block1a182.ENA0
clocken0 => ram_block1a183.ENA0
clocken0 => ram_block1a184.ENA0
clocken0 => ram_block1a185.ENA0
clocken0 => ram_block1a186.ENA0
clocken0 => ram_block1a187.ENA0
clocken0 => ram_block1a188.ENA0
clocken0 => ram_block1a189.ENA0
clocken0 => ram_block1a190.ENA0
clocken0 => ram_block1a191.ENA0
clocken0 => ram_block1a192.ENA0
clocken0 => ram_block1a193.ENA0
clocken0 => ram_block1a194.ENA0
clocken0 => ram_block1a195.ENA0
clocken0 => ram_block1a196.ENA0
clocken0 => ram_block1a197.ENA0
clocken0 => ram_block1a198.ENA0
clocken0 => ram_block1a199.ENA0
clocken0 => ram_block1a200.ENA0
clocken0 => ram_block1a201.ENA0
clocken0 => ram_block1a202.ENA0
clocken0 => ram_block1a203.ENA0
clocken0 => ram_block1a204.ENA0
clocken0 => ram_block1a205.ENA0
clocken0 => ram_block1a206.ENA0
clocken0 => ram_block1a207.ENA0
clocken0 => ram_block1a208.ENA0
clocken0 => ram_block1a209.ENA0
clocken0 => ram_block1a210.ENA0
clocken0 => ram_block1a211.ENA0
clocken0 => ram_block1a212.ENA0
clocken0 => ram_block1a213.ENA0
clocken0 => ram_block1a214.ENA0
clocken0 => ram_block1a215.ENA0
clocken0 => ram_block1a216.ENA0
clocken0 => ram_block1a217.ENA0
clocken0 => ram_block1a218.ENA0
clocken0 => ram_block1a219.ENA0
clocken0 => ram_block1a220.ENA0
clocken0 => ram_block1a221.ENA0
clocken0 => ram_block1a222.ENA0
clocken0 => ram_block1a223.ENA0
clocken0 => ram_block1a224.ENA0
clocken0 => ram_block1a225.ENA0
clocken0 => ram_block1a226.ENA0
clocken0 => ram_block1a227.ENA0
clocken0 => ram_block1a228.ENA0
clocken0 => ram_block1a229.ENA0
clocken0 => ram_block1a230.ENA0
clocken0 => ram_block1a231.ENA0
clocken0 => ram_block1a232.ENA0
clocken0 => ram_block1a233.ENA0
clocken0 => ram_block1a234.ENA0
clocken0 => ram_block1a235.ENA0
clocken0 => ram_block1a236.ENA0
clocken0 => ram_block1a237.ENA0
clocken0 => ram_block1a238.ENA0
clocken0 => ram_block1a239.ENA0
clocken0 => ram_block1a240.ENA0
clocken0 => ram_block1a241.ENA0
clocken0 => ram_block1a242.ENA0
clocken0 => ram_block1a243.ENA0
clocken0 => ram_block1a244.ENA0
clocken0 => ram_block1a245.ENA0
clocken0 => ram_block1a246.ENA0
clocken0 => ram_block1a247.ENA0
clocken0 => ram_block1a248.ENA0
clocken0 => ram_block1a249.ENA0
clocken0 => ram_block1a250.ENA0
clocken0 => ram_block1a251.ENA0
clocken0 => ram_block1a252.ENA0
clocken0 => ram_block1a253.ENA0
clocken0 => ram_block1a254.ENA0
clocken0 => ram_block1a255.ENA0
clocken0 => address_reg_a[2].ENA
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[0] => ram_block1a224.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[1] => ram_block1a225.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[2] => ram_block1a226.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[3] => ram_block1a227.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[4] => ram_block1a228.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[5] => ram_block1a229.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[6] => ram_block1a230.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[7] => ram_block1a231.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[8] => ram_block1a168.PORTADATAIN
data_a[8] => ram_block1a200.PORTADATAIN
data_a[8] => ram_block1a232.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[9] => ram_block1a169.PORTADATAIN
data_a[9] => ram_block1a201.PORTADATAIN
data_a[9] => ram_block1a233.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[10] => ram_block1a170.PORTADATAIN
data_a[10] => ram_block1a202.PORTADATAIN
data_a[10] => ram_block1a234.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[11] => ram_block1a171.PORTADATAIN
data_a[11] => ram_block1a203.PORTADATAIN
data_a[11] => ram_block1a235.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[12] => ram_block1a172.PORTADATAIN
data_a[12] => ram_block1a204.PORTADATAIN
data_a[12] => ram_block1a236.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[13] => ram_block1a173.PORTADATAIN
data_a[13] => ram_block1a205.PORTADATAIN
data_a[13] => ram_block1a237.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[14] => ram_block1a174.PORTADATAIN
data_a[14] => ram_block1a206.PORTADATAIN
data_a[14] => ram_block1a238.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[15] => ram_block1a175.PORTADATAIN
data_a[15] => ram_block1a207.PORTADATAIN
data_a[15] => ram_block1a239.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[16] => ram_block1a176.PORTADATAIN
data_a[16] => ram_block1a208.PORTADATAIN
data_a[16] => ram_block1a240.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[17] => ram_block1a177.PORTADATAIN
data_a[17] => ram_block1a209.PORTADATAIN
data_a[17] => ram_block1a241.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[18] => ram_block1a178.PORTADATAIN
data_a[18] => ram_block1a210.PORTADATAIN
data_a[18] => ram_block1a242.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[19] => ram_block1a179.PORTADATAIN
data_a[19] => ram_block1a211.PORTADATAIN
data_a[19] => ram_block1a243.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[20] => ram_block1a180.PORTADATAIN
data_a[20] => ram_block1a212.PORTADATAIN
data_a[20] => ram_block1a244.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[21] => ram_block1a181.PORTADATAIN
data_a[21] => ram_block1a213.PORTADATAIN
data_a[21] => ram_block1a245.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[22] => ram_block1a182.PORTADATAIN
data_a[22] => ram_block1a214.PORTADATAIN
data_a[22] => ram_block1a246.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[23] => ram_block1a183.PORTADATAIN
data_a[23] => ram_block1a215.PORTADATAIN
data_a[23] => ram_block1a247.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[24] => ram_block1a184.PORTADATAIN
data_a[24] => ram_block1a216.PORTADATAIN
data_a[24] => ram_block1a248.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[25] => ram_block1a185.PORTADATAIN
data_a[25] => ram_block1a217.PORTADATAIN
data_a[25] => ram_block1a249.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[26] => ram_block1a186.PORTADATAIN
data_a[26] => ram_block1a218.PORTADATAIN
data_a[26] => ram_block1a250.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[27] => ram_block1a187.PORTADATAIN
data_a[27] => ram_block1a219.PORTADATAIN
data_a[27] => ram_block1a251.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[28] => ram_block1a188.PORTADATAIN
data_a[28] => ram_block1a220.PORTADATAIN
data_a[28] => ram_block1a252.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[29] => ram_block1a189.PORTADATAIN
data_a[29] => ram_block1a221.PORTADATAIN
data_a[29] => ram_block1a253.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[30] => ram_block1a190.PORTADATAIN
data_a[30] => ram_block1a222.PORTADATAIN
data_a[30] => ram_block1a254.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_a[31] => ram_block1a191.PORTADATAIN
data_a[31] => ram_block1a223.PORTADATAIN
data_a[31] => ram_block1a255.PORTADATAIN
q_a[0] <= mux_oob:mux2.result[0]
q_a[1] <= mux_oob:mux2.result[1]
q_a[2] <= mux_oob:mux2.result[2]
q_a[3] <= mux_oob:mux2.result[3]
q_a[4] <= mux_oob:mux2.result[4]
q_a[5] <= mux_oob:mux2.result[5]
q_a[6] <= mux_oob:mux2.result[6]
q_a[7] <= mux_oob:mux2.result[7]
q_a[8] <= mux_oob:mux2.result[8]
q_a[9] <= mux_oob:mux2.result[9]
q_a[10] <= mux_oob:mux2.result[10]
q_a[11] <= mux_oob:mux2.result[11]
q_a[12] <= mux_oob:mux2.result[12]
q_a[13] <= mux_oob:mux2.result[13]
q_a[14] <= mux_oob:mux2.result[14]
q_a[15] <= mux_oob:mux2.result[15]
q_a[16] <= mux_oob:mux2.result[16]
q_a[17] <= mux_oob:mux2.result[17]
q_a[18] <= mux_oob:mux2.result[18]
q_a[19] <= mux_oob:mux2.result[19]
q_a[20] <= mux_oob:mux2.result[20]
q_a[21] <= mux_oob:mux2.result[21]
q_a[22] <= mux_oob:mux2.result[22]
q_a[23] <= mux_oob:mux2.result[23]
q_a[24] <= mux_oob:mux2.result[24]
q_a[25] <= mux_oob:mux2.result[25]
q_a[26] <= mux_oob:mux2.result[26]
q_a[27] <= mux_oob:mux2.result[27]
q_a[28] <= mux_oob:mux2.result[28]
q_a[29] <= mux_oob:mux2.result[29]
q_a[30] <= mux_oob:mux2.result[30]
q_a[31] <= mux_oob:mux2.result[31]
wren_a => decode_rsa:decode3.enable


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|decode_rsa:decode3
data[0] => w_anode2106w[1].IN0
data[0] => w_anode2123w[1].IN1
data[0] => w_anode2133w[1].IN0
data[0] => w_anode2143w[1].IN1
data[0] => w_anode2153w[1].IN0
data[0] => w_anode2163w[1].IN1
data[0] => w_anode2173w[1].IN0
data[0] => w_anode2183w[1].IN1
data[1] => w_anode2106w[2].IN0
data[1] => w_anode2123w[2].IN0
data[1] => w_anode2133w[2].IN1
data[1] => w_anode2143w[2].IN1
data[1] => w_anode2153w[2].IN0
data[1] => w_anode2163w[2].IN0
data[1] => w_anode2173w[2].IN1
data[1] => w_anode2183w[2].IN1
data[2] => w_anode2106w[3].IN0
data[2] => w_anode2123w[3].IN0
data[2] => w_anode2133w[3].IN0
data[2] => w_anode2143w[3].IN0
data[2] => w_anode2153w[3].IN1
data[2] => w_anode2163w[3].IN1
data[2] => w_anode2173w[3].IN1
data[2] => w_anode2183w[3].IN1
enable => w_anode2106w[1].IN0
enable => w_anode2123w[1].IN0
enable => w_anode2133w[1].IN0
enable => w_anode2143w[1].IN0
enable => w_anode2153w[1].IN0
enable => w_anode2163w[1].IN0
enable => w_anode2173w[1].IN0
enable => w_anode2183w[1].IN0
eq[0] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2183w[3].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_grb1:auto_generated|mux_oob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_clk_s1_arbitrator:the_sd_clk_s1
clk => d1_sd_clk_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_sdcard_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_sdcard_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_sdcard_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_sdcard_m1_latency_counter => clock_crossing_sdcard_m1_qualified_request_sd_clk_s1.IN0
clock_crossing_sdcard_m1_nativeaddress[0] => sd_clk_s1_address[0].DATAIN
clock_crossing_sdcard_m1_nativeaddress[1] => sd_clk_s1_address[1].DATAIN
clock_crossing_sdcard_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_requests_sd_clk_s1.IN0
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_qualified_request_sd_clk_s1.IN1
clock_crossing_sdcard_m1_read => sd_clk_s1_in_a_read_cycle.IN1
clock_crossing_sdcard_m1_write => clock_crossing_sdcard_m1_requests_sd_clk_s1.IN1
clock_crossing_sdcard_m1_write => sd_clk_s1_write_n.IN1
clock_crossing_sdcard_m1_writedata[0] => sd_clk_s1_writedata.DATAIN
clock_crossing_sdcard_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[31] => ~NO_FANOUT~
reset_n => sd_clk_s1_reset_n.DATAIN
reset_n => d1_sd_clk_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_clk_s1_readdata => sd_clk_s1_readdata_from_sa.DATAIN
clock_crossing_sdcard_m1_granted_sd_clk_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_clk_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_qualified_request_sd_clk_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_clk_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_read_data_valid_sd_clk_s1 <= clock_crossing_sdcard_m1_read_data_valid_sd_clk_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_requests_sd_clk_s1 <= clock_crossing_sdcard_m1_requests_sd_clk_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sd_clk_s1_end_xfer <= d1_sd_clk_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_address[0] <= clock_crossing_sdcard_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_address[1] <= clock_crossing_sdcard_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_chipselect <= clock_crossing_sdcard_m1_qualified_request_sd_clk_s1.DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_readdata_from_sa <= sd_clk_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_write_n <= sd_clk_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sd_clk_s1_writedata <= clock_crossing_sdcard_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_clk:the_sd_clk
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1
clk => d1_sd_cmd_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_sdcard_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_sdcard_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_sdcard_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_sdcard_m1_latency_counter => clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1.IN0
clock_crossing_sdcard_m1_nativeaddress[0] => sd_cmd_s1_address[0].DATAIN
clock_crossing_sdcard_m1_nativeaddress[1] => sd_cmd_s1_address[1].DATAIN
clock_crossing_sdcard_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_requests_sd_cmd_s1.IN0
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1.IN1
clock_crossing_sdcard_m1_read => sd_cmd_s1_in_a_read_cycle.IN1
clock_crossing_sdcard_m1_write => clock_crossing_sdcard_m1_requests_sd_cmd_s1.IN1
clock_crossing_sdcard_m1_write => sd_cmd_s1_write_n.IN1
clock_crossing_sdcard_m1_writedata[0] => sd_cmd_s1_writedata.DATAIN
clock_crossing_sdcard_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[31] => ~NO_FANOUT~
reset_n => sd_cmd_s1_reset_n.DATAIN
reset_n => d1_sd_cmd_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_cmd_s1_readdata => sd_cmd_s1_readdata_from_sa.DATAIN
clock_crossing_sdcard_m1_granted_sd_cmd_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_read_data_valid_sd_cmd_s1 <= clock_crossing_sdcard_m1_read_data_valid_sd_cmd_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_requests_sd_cmd_s1 <= clock_crossing_sdcard_m1_requests_sd_cmd_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sd_cmd_s1_end_xfer <= d1_sd_cmd_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_address[0] <= clock_crossing_sdcard_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_address[1] <= clock_crossing_sdcard_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_chipselect <= clock_crossing_sdcard_m1_qualified_request_sd_cmd_s1.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_readdata_from_sa <= sd_cmd_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_write_n <= sd_cmd_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd_s1_writedata <= clock_crossing_sdcard_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_cmd:the_sd_cmd
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_dat_s1_arbitrator:the_sd_dat_s1
clk => d1_sd_dat_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_sdcard_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_sdcard_m1_address_to_slave[5] => Equal0.IN0
clock_crossing_sdcard_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_sdcard_m1_latency_counter => clock_crossing_sdcard_m1_qualified_request_sd_dat_s1.IN0
clock_crossing_sdcard_m1_nativeaddress[0] => sd_dat_s1_address[0].DATAIN
clock_crossing_sdcard_m1_nativeaddress[1] => sd_dat_s1_address[1].DATAIN
clock_crossing_sdcard_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_requests_sd_dat_s1.IN0
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_qualified_request_sd_dat_s1.IN1
clock_crossing_sdcard_m1_read => sd_dat_s1_in_a_read_cycle.IN1
clock_crossing_sdcard_m1_write => clock_crossing_sdcard_m1_requests_sd_dat_s1.IN1
clock_crossing_sdcard_m1_write => sd_dat_s1_write_n.IN1
clock_crossing_sdcard_m1_writedata[0] => sd_dat_s1_writedata[0].DATAIN
clock_crossing_sdcard_m1_writedata[1] => sd_dat_s1_writedata[1].DATAIN
clock_crossing_sdcard_m1_writedata[2] => sd_dat_s1_writedata[2].DATAIN
clock_crossing_sdcard_m1_writedata[3] => sd_dat_s1_writedata[3].DATAIN
clock_crossing_sdcard_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_sdcard_m1_writedata[31] => ~NO_FANOUT~
reset_n => sd_dat_s1_reset_n.DATAIN
reset_n => d1_sd_dat_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_dat_s1_readdata[0] => sd_dat_s1_readdata_from_sa[0].DATAIN
sd_dat_s1_readdata[1] => sd_dat_s1_readdata_from_sa[1].DATAIN
sd_dat_s1_readdata[2] => sd_dat_s1_readdata_from_sa[2].DATAIN
sd_dat_s1_readdata[3] => sd_dat_s1_readdata_from_sa[3].DATAIN
clock_crossing_sdcard_m1_granted_sd_dat_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_qualified_request_sd_dat_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_read_data_valid_sd_dat_s1 <= clock_crossing_sdcard_m1_read_data_valid_sd_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_requests_sd_dat_s1 <= clock_crossing_sdcard_m1_requests_sd_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sd_dat_s1_end_xfer <= d1_sd_dat_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_address[0] <= clock_crossing_sdcard_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_address[1] <= clock_crossing_sdcard_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_chipselect <= clock_crossing_sdcard_m1_qualified_request_sd_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_readdata_from_sa[0] <= sd_dat_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_readdata_from_sa[1] <= sd_dat_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_readdata_from_sa[2] <= sd_dat_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_readdata_from_sa[3] <= sd_dat_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_write_n <= sd_dat_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_writedata[0] <= clock_crossing_sdcard_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_writedata[1] <= clock_crossing_sdcard_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_writedata[2] <= clock_crossing_sdcard_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sd_dat_s1_writedata[3] <= clock_crossing_sdcard_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_dat:the_sd_dat
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir[0].CLK
clk => data_dir[1].CLK
clk => data_dir[2].CLK
clk => data_dir[3].CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => data_dir[0].ACLR
reset_n => data_dir[1].ACLR
reset_n => data_dir[2].ACLR
reset_n => data_dir[3].ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
write_n => always2.IN1
writedata[0] => data_dir[0].DATAIN
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[1] => data_dir[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[2] => data_dir[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[3] => data_dir[3].DATAIN
bidir_port[0] <> bidir_port[0]
bidir_port[1] <> bidir_port[1]
bidir_port[2] <> bidir_port[2]
bidir_port[3] <> bidir_port[3]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1
clk => d1_sd_wp_n_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_sdcard_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_sdcard_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_sdcard_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_sdcard_m1_latency_counter => clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1.IN0
clock_crossing_sdcard_m1_nativeaddress[0] => sd_wp_n_s1_address[0].DATAIN
clock_crossing_sdcard_m1_nativeaddress[1] => sd_wp_n_s1_address[1].DATAIN
clock_crossing_sdcard_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_sdcard_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_requests_sd_wp_n_s1.IN0
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_requests_sd_wp_n_s1.IN1
clock_crossing_sdcard_m1_read => clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1.IN1
clock_crossing_sdcard_m1_read => sd_wp_n_s1_in_a_read_cycle.IN1
clock_crossing_sdcard_m1_write => clock_crossing_sdcard_m1_requests_sd_wp_n_s1.IN1
reset_n => sd_wp_n_s1_reset_n.DATAIN
reset_n => d1_sd_wp_n_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_wp_n_s1_readdata => sd_wp_n_s1_readdata_from_sa.DATAIN
clock_crossing_sdcard_m1_granted_sd_wp_n_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1 <= clock_crossing_sdcard_m1_qualified_request_sd_wp_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_read_data_valid_sd_wp_n_s1 <= clock_crossing_sdcard_m1_read_data_valid_sd_wp_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_sdcard_m1_requests_sd_wp_n_s1 <= clock_crossing_sdcard_m1_requests_sd_wp_n_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sd_wp_n_s1_end_xfer <= d1_sd_wp_n_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wp_n_s1_address[0] <= clock_crossing_sdcard_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sd_wp_n_s1_address[1] <= clock_crossing_sdcard_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sd_wp_n_s1_readdata_from_sa <= sd_wp_n_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
sd_wp_n_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sd_wp_n:the_sd_wp_n
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1
clk => clk.IN3
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[3] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[4] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[5] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[6] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[7] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[8] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[9] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[10] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[11] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[12] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[13] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[14] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[15] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[16] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[17] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[18] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[19] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[20] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[21] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[22] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[23] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[24] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[25] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[26] => sdram_s1_address.DATAB
cpu_data_master_address_to_slave[27] => cpu_data_master_requests_sdram_s1.IN1
cpu_data_master_byteenable[0] => sdram_s1_byteenable_n.DATAB
cpu_data_master_byteenable[1] => sdram_s1_byteenable_n.DATAB
cpu_data_master_byteenable[2] => sdram_s1_byteenable_n.DATAB
cpu_data_master_byteenable[3] => sdram_s1_byteenable_n.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[0] => Equal0.IN31
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_latency_counter[1] => Equal0.IN30
cpu_data_master_read => cpu_data_master_requests_sdram_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_read => sdram_s1_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_sdram_s1.IN1
cpu_data_master_write => cpu_data_master_requests_sdram_s1.IN1
cpu_data_master_write => sdram_s1_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[1] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[2] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[3] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[4] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[5] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[6] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[7] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[8] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[9] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[10] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[11] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[12] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[13] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[14] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[15] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[16] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[17] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[18] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[19] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[20] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[21] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[22] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[23] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[24] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[25] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[26] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[27] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[28] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[29] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[30] => sdram_s1_writedata.DATAB
cpu_data_master_writedata[31] => sdram_s1_writedata.DATAB
lcd_sgdma_descriptor_read_address_to_slave[0] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address_to_slave[1] => ~NO_FANOUT~
lcd_sgdma_descriptor_read_address_to_slave[2] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[3] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[4] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[5] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[6] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[7] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[8] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[9] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[10] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[11] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[12] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[13] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[14] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[15] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[16] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[17] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[18] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[19] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[20] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[21] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[22] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[23] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[24] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[25] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[26] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_read_address_to_slave[27] => Equal1.IN4
lcd_sgdma_descriptor_read_address_to_slave[28] => Equal1.IN3
lcd_sgdma_descriptor_read_address_to_slave[29] => Equal1.IN2
lcd_sgdma_descriptor_read_address_to_slave[30] => Equal1.IN1
lcd_sgdma_descriptor_read_address_to_slave[31] => Equal1.IN0
lcd_sgdma_descriptor_read_latency_counter => LessThan1.IN2
lcd_sgdma_descriptor_read_latency_counter => lcd_sgdma_descriptor_read_qualified_request_sdram_s1.IN1
lcd_sgdma_descriptor_read_read => lcd_sgdma_descriptor_read_requests_sdram_s1.IN1
lcd_sgdma_descriptor_read_read => lcd_sgdma_descriptor_read_requests_sdram_s1.IN1
lcd_sgdma_descriptor_read_read => lcd_sgdma_descriptor_read_qualified_request_sdram_s1.IN1
lcd_sgdma_descriptor_read_read => sdram_s1_in_a_read_cycle.IN0
lcd_sgdma_descriptor_write_address_to_slave[0] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address_to_slave[1] => ~NO_FANOUT~
lcd_sgdma_descriptor_write_address_to_slave[2] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[3] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[4] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[5] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[6] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[7] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[8] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[9] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[10] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[11] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[12] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[13] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[14] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[15] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[16] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[17] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[18] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[19] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[20] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[21] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[22] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[23] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[24] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[25] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[26] => sdram_s1_address.DATAB
lcd_sgdma_descriptor_write_address_to_slave[27] => Equal2.IN4
lcd_sgdma_descriptor_write_address_to_slave[28] => Equal2.IN3
lcd_sgdma_descriptor_write_address_to_slave[29] => Equal2.IN2
lcd_sgdma_descriptor_write_address_to_slave[30] => Equal2.IN1
lcd_sgdma_descriptor_write_address_to_slave[31] => Equal2.IN0
lcd_sgdma_descriptor_write_write => lcd_sgdma_descriptor_write_requests_sdram_s1.IN1
lcd_sgdma_descriptor_write_write => lcd_sgdma_descriptor_write_requests_sdram_s1.IN1
lcd_sgdma_descriptor_write_write => sdram_s1_in_a_write_cycle.IN1
lcd_sgdma_descriptor_write_writedata[0] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[1] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[2] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[3] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[4] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[5] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[6] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[7] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[8] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[9] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[10] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[11] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[12] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[13] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[14] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[15] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[16] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[17] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[18] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[19] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[20] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[21] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[22] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[23] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[24] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[25] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[26] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[27] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[28] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[29] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[30] => sdram_s1_writedata.DATAA
lcd_sgdma_descriptor_write_writedata[31] => sdram_s1_writedata.DATAA
lcd_sgdma_m_read_address_to_slave[0] => ~NO_FANOUT~
lcd_sgdma_m_read_address_to_slave[1] => ~NO_FANOUT~
lcd_sgdma_m_read_address_to_slave[2] => ~NO_FANOUT~
lcd_sgdma_m_read_address_to_slave[3] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[4] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[5] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[6] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[7] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[8] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[9] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[10] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[11] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[12] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[13] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[14] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[15] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[16] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[17] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[18] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[19] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[20] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[21] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[22] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[23] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[24] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[25] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[26] => sdram_s1_address.DATAA
lcd_sgdma_m_read_address_to_slave[27] => Equal3.IN4
lcd_sgdma_m_read_address_to_slave[28] => Equal3.IN3
lcd_sgdma_m_read_address_to_slave[29] => Equal3.IN2
lcd_sgdma_m_read_address_to_slave[30] => Equal3.IN1
lcd_sgdma_m_read_address_to_slave[31] => Equal3.IN0
lcd_sgdma_m_read_dbs_address[0] => ~NO_FANOUT~
lcd_sgdma_m_read_dbs_address[1] => ~NO_FANOUT~
lcd_sgdma_m_read_dbs_address[2] => sdram_s1_address.DATAA
lcd_sgdma_m_read_latency_counter => LessThan2.IN2
lcd_sgdma_m_read_latency_counter => lcd_sgdma_m_read_qualified_request_sdram_s1.IN1
lcd_sgdma_m_read_read => lcd_sgdma_m_read_requests_sdram_s1.IN1
lcd_sgdma_m_read_read => lcd_sgdma_m_read_requests_sdram_s1.IN1
lcd_sgdma_m_read_read => lcd_sgdma_m_read_qualified_request_sdram_s1.IN1
lcd_sgdma_m_read_read => sdram_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN3
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdata[16] => sdram_s1_readdata_from_sa[16].DATAIN
sdram_s1_readdata[17] => sdram_s1_readdata_from_sa[17].DATAIN
sdram_s1_readdata[18] => sdram_s1_readdata_from_sa[18].DATAIN
sdram_s1_readdata[19] => sdram_s1_readdata_from_sa[19].DATAIN
sdram_s1_readdata[20] => sdram_s1_readdata_from_sa[20].DATAIN
sdram_s1_readdata[21] => sdram_s1_readdata_from_sa[21].DATAIN
sdram_s1_readdata[22] => sdram_s1_readdata_from_sa[22].DATAIN
sdram_s1_readdata[23] => sdram_s1_readdata_from_sa[23].DATAIN
sdram_s1_readdata[24] => sdram_s1_readdata_from_sa[24].DATAIN
sdram_s1_readdata[25] => sdram_s1_readdata_from_sa[25].DATAIN
sdram_s1_readdata[26] => sdram_s1_readdata_from_sa[26].DATAIN
sdram_s1_readdata[27] => sdram_s1_readdata_from_sa[27].DATAIN
sdram_s1_readdata[28] => sdram_s1_readdata_from_sa[28].DATAIN
sdram_s1_readdata[29] => sdram_s1_readdata_from_sa[29].DATAIN
sdram_s1_readdata[30] => sdram_s1_readdata_from_sa[30].DATAIN
sdram_s1_readdata[31] => sdram_s1_readdata_from_sa[31].DATAIN
sdram_s1_readdatavalid => sdram_s1_move_on_to_next_transaction.IN3
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN
cpu_data_master_granted_sdram_s1 <= cpu_data_master_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sdram_s1 <= cpu_data_master_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1 <= cpu_data_master_read_data_valid_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1.fifo_contains_ones_n
cpu_data_master_requests_sdram_s1 <= cpu_data_master_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_s1_end_xfer <= d1_sdram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_granted_sdram_s1 <= lcd_sgdma_descriptor_read_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_qualified_request_sdram_s1 <= lcd_sgdma_descriptor_read_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_read_data_valid_sdram_s1 <= lcd_sgdma_descriptor_read_read_data_valid_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_read_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1.fifo_contains_ones_n
lcd_sgdma_descriptor_read_requests_sdram_s1 <= lcd_sgdma_descriptor_read_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_granted_sdram_s1 <= sdram_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_qualified_request_sdram_s1 <= lcd_sgdma_descriptor_write_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_descriptor_write_requests_sdram_s1 <= lcd_sgdma_descriptor_write_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_granted_sdram_s1 <= lcd_sgdma_m_read_granted_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_qualified_request_sdram_s1 <= lcd_sgdma_m_read_qualified_request_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_read_data_valid_sdram_s1 <= lcd_sgdma_m_read_read_data_valid_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_sgdma_m_read_read_data_valid_sdram_s1_shift_register <= rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1.fifo_contains_ones_n
lcd_sgdma_m_read_requests_sdram_s1 <= lcd_sgdma_m_read_requests_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[0] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[1] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[2] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[3] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[4] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[5] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[6] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[7] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[8] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[9] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[10] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[11] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[12] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[13] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[14] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[15] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[16] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[17] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[18] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[19] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[20] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[21] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[22] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[23] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_address[24] <= sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[0] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[1] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[2] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_byteenable_n[3] <= sdram_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_chipselect <= sdram_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_read_n <= sdram_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[0] <= sdram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[1] <= sdram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[2] <= sdram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[3] <= sdram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[4] <= sdram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[5] <= sdram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[6] <= sdram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[7] <= sdram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[8] <= sdram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[9] <= sdram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[10] <= sdram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[11] <= sdram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[12] <= sdram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[13] <= sdram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[14] <= sdram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[15] <= sdram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[16] <= sdram_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[17] <= sdram_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[18] <= sdram_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[19] <= sdram_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[20] <= sdram_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[21] <= sdram_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[22] <= sdram_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[23] <= sdram_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[24] <= sdram_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[25] <= sdram_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[26] <= sdram_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[27] <= sdram_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[28] <= sdram_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[29] <= sdram_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[30] <= sdram_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_readdata_from_sa[31] <= sdram_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_waitrequest_from_sa <= sdram_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[0] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[1] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[2] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[3] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[4] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[5] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[6] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[7] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[8] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[9] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[10] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[11] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[12] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[13] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[14] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[15] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[16] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[17] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[18] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[19] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[20] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[21] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[22] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[23] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[24] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[25] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[26] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[27] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[28] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[29] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[30] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
sdram_s1_writedata[31] <= sdram_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_be_n[2] => comb.DATAA
az_be_n[3] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_data[16] => az_data[16].IN1
az_data[17] => az_data[17].IN1
az_data[18] => az_data[18].IN1
az_data[19] => az_data[19].IN1
az_data[20] => az_data[20].IN1
az_data[21] => az_data[21].IN1
az_data[22] => az_data[22].IN1
az_data[23] => az_data[23].IN1
az_data[24] => az_data[24].IN1
az_data[25] => az_data[25].IN1
az_data[26] => az_data[26].IN1
az_data[27] => az_data[27].IN1
az_data[28] => az_data[28].IN1
az_data[29] => az_data[29].IN1
az_data[30] => az_data[30].IN1
az_data[31] => az_data[31].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_input_efifo_module:the_sdram_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dq[16] <> zs_dq[16]
zs_dq[17] <> zs_dq[17]
zs_dq[18] <> zs_dq[18]
zs_dq[19] <> zs_dq[19]
zs_dq[20] <> zs_dq[20]
zs_dq[21] <> zs_dq[21]
zs_dq[22] <> zs_dq[22]
zs_dq[23] <> zs_dq[23]
zs_dq[24] <> zs_dq[24]
zs_dq[25] <> zs_dq[25]
zs_dq[26] <> zs_dq[26]
zs_dq[27] <> zs_dq[27]
zs_dq[28] <> zs_dq[28]
zs_dq[29] <> zs_dq[29]
zs_dq[30] <> zs_dq[30]
zs_dq[31] <> zs_dq[31]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm[2].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm[3].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_0[44].CLK
clk => entry_0[45].CLK
clk => entry_0[46].CLK
clk => entry_0[47].CLK
clk => entry_0[48].CLK
clk => entry_0[49].CLK
clk => entry_0[50].CLK
clk => entry_0[51].CLK
clk => entry_0[52].CLK
clk => entry_0[53].CLK
clk => entry_0[54].CLK
clk => entry_0[55].CLK
clk => entry_0[56].CLK
clk => entry_0[57].CLK
clk => entry_0[58].CLK
clk => entry_0[59].CLK
clk => entry_0[60].CLK
clk => entry_0[61].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entry_1[44].CLK
clk => entry_1[45].CLK
clk => entry_1[46].CLK
clk => entry_1[47].CLK
clk => entry_1[48].CLK
clk => entry_1[49].CLK
clk => entry_1[50].CLK
clk => entry_1[51].CLK
clk => entry_1[52].CLK
clk => entry_1[53].CLK
clk => entry_1[54].CLK
clk => entry_1[55].CLK
clk => entry_1[56].CLK
clk => entry_1[57].CLK
clk => entry_1[58].CLK
clk => entry_1[59].CLK
clk => entry_1[60].CLK
clk => entry_1[61].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
wr_data[44] => entry_1.DATAB
wr_data[44] => entry_0.DATAA
wr_data[45] => entry_1.DATAB
wr_data[45] => entry_0.DATAA
wr_data[46] => entry_1.DATAB
wr_data[46] => entry_0.DATAA
wr_data[47] => entry_1.DATAB
wr_data[47] => entry_0.DATAA
wr_data[48] => entry_1.DATAB
wr_data[48] => entry_0.DATAA
wr_data[49] => entry_1.DATAB
wr_data[49] => entry_0.DATAA
wr_data[50] => entry_1.DATAB
wr_data[50] => entry_0.DATAA
wr_data[51] => entry_1.DATAB
wr_data[51] => entry_0.DATAA
wr_data[52] => entry_1.DATAB
wr_data[52] => entry_0.DATAA
wr_data[53] => entry_1.DATAB
wr_data[53] => entry_0.DATAA
wr_data[54] => entry_1.DATAB
wr_data[54] => entry_0.DATAA
wr_data[55] => entry_1.DATAB
wr_data[55] => entry_0.DATAA
wr_data[56] => entry_1.DATAB
wr_data[56] => entry_0.DATAA
wr_data[57] => entry_1.DATAB
wr_data[57] => entry_0.DATAA
wr_data[58] => entry_1.DATAB
wr_data[58] => entry_0.DATAA
wr_data[59] => entry_1.DATAB
wr_data[59] => entry_0.DATAA
wr_data[60] => entry_1.DATAB
wr_data[60] => entry_0.DATAA
wr_data[61] => entry_1.DATAB
wr_data[61] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[59] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[60] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[61] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_sysid_control_slave.IN0
clock_crossing_io_m1_nativeaddress[0] => sysid_control_slave_address.DATAIN
clock_crossing_io_m1_nativeaddress[1] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_sysid_control_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_sysid_control_slave.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_sysid_control_slave.IN1
clock_crossing_io_m1_read => sysid_control_slave_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_sysid_control_slave <= clock_crossing_io_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_sysid_control_slave <= clock_crossing_io_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_sysid_control_slave <= clock_crossing_io_m1_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_sysid_control_slave <= clock_crossing_io_m1_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[27].DATAIN
address => readdata[26].DATAIN
address => readdata[25].DATAIN
address => readdata[24].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[13].DATAIN
address => readdata[11].DATAIN
address => readdata[9].DATAIN
address => readdata[7].DATAIN
address => readdata[6].DATAIN
address => readdata[5].DATAIN
address => readdata[2].DATAIN
address => readdata[1].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <VCC>
readdata[4] <= <GND>
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <VCC>
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= <VCC>
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <VCC>
readdata[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= <VCC>
readdata[15] <= <GND>
readdata[16] <= <VCC>
readdata[17] <= <VCC>
readdata[18] <= <VCC>
readdata[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in
clk => d1_tPad_Starter_SOPC_clock_0_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => tPad_Starter_SOPC_clock_0_in_address[0].DATAIN
cpu_data_master_address_to_slave[1] => tPad_Starter_SOPC_clock_0_in_address[1].DATAIN
cpu_data_master_address_to_slave[2] => tPad_Starter_SOPC_clock_0_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => tPad_Starter_SOPC_clock_0_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => tPad_Starter_SOPC_clock_0_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => tPad_Starter_SOPC_clock_0_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN23
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => Equal0.IN5
cpu_data_master_address_to_slave[7] => Equal0.IN21
cpu_data_master_address_to_slave[8] => Equal0.IN20
cpu_data_master_address_to_slave[9] => Equal0.IN19
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN4
cpu_data_master_address_to_slave[13] => Equal0.IN16
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN3
cpu_data_master_address_to_slave[20] => Equal0.IN10
cpu_data_master_address_to_slave[21] => Equal0.IN9
cpu_data_master_address_to_slave[22] => Equal0.IN8
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN6
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_byteenable[0] => tPad_Starter_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[1] => tPad_Starter_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[2] => tPad_Starter_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[3] => tPad_Starter_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_tPad_Starter_SOPC_clock_0_in.IN0
cpu_data_master_read => cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.IN1
cpu_data_master_read => tPad_Starter_SOPC_clock_0_in_read.IN1
cpu_data_master_read => tPad_Starter_SOPC_clock_0_in_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.IN1
cpu_data_master_write => cpu_data_master_requests_tPad_Starter_SOPC_clock_0_in.IN1
cpu_data_master_write => tPad_Starter_SOPC_clock_0_in_write.IN1
cpu_data_master_write => tPad_Starter_SOPC_clock_0_in_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => tPad_Starter_SOPC_clock_0_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => tPad_Starter_SOPC_clock_0_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => tPad_Starter_SOPC_clock_0_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => tPad_Starter_SOPC_clock_0_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => tPad_Starter_SOPC_clock_0_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => tPad_Starter_SOPC_clock_0_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => tPad_Starter_SOPC_clock_0_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => tPad_Starter_SOPC_clock_0_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => tPad_Starter_SOPC_clock_0_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => tPad_Starter_SOPC_clock_0_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => tPad_Starter_SOPC_clock_0_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => tPad_Starter_SOPC_clock_0_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => tPad_Starter_SOPC_clock_0_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => tPad_Starter_SOPC_clock_0_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => tPad_Starter_SOPC_clock_0_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => tPad_Starter_SOPC_clock_0_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => tPad_Starter_SOPC_clock_0_in_writedata[16].DATAIN
cpu_data_master_writedata[17] => tPad_Starter_SOPC_clock_0_in_writedata[17].DATAIN
cpu_data_master_writedata[18] => tPad_Starter_SOPC_clock_0_in_writedata[18].DATAIN
cpu_data_master_writedata[19] => tPad_Starter_SOPC_clock_0_in_writedata[19].DATAIN
cpu_data_master_writedata[20] => tPad_Starter_SOPC_clock_0_in_writedata[20].DATAIN
cpu_data_master_writedata[21] => tPad_Starter_SOPC_clock_0_in_writedata[21].DATAIN
cpu_data_master_writedata[22] => tPad_Starter_SOPC_clock_0_in_writedata[22].DATAIN
cpu_data_master_writedata[23] => tPad_Starter_SOPC_clock_0_in_writedata[23].DATAIN
cpu_data_master_writedata[24] => tPad_Starter_SOPC_clock_0_in_writedata[24].DATAIN
cpu_data_master_writedata[25] => tPad_Starter_SOPC_clock_0_in_writedata[25].DATAIN
cpu_data_master_writedata[26] => tPad_Starter_SOPC_clock_0_in_writedata[26].DATAIN
cpu_data_master_writedata[27] => tPad_Starter_SOPC_clock_0_in_writedata[27].DATAIN
cpu_data_master_writedata[28] => tPad_Starter_SOPC_clock_0_in_writedata[28].DATAIN
cpu_data_master_writedata[29] => tPad_Starter_SOPC_clock_0_in_writedata[29].DATAIN
cpu_data_master_writedata[30] => tPad_Starter_SOPC_clock_0_in_writedata[30].DATAIN
cpu_data_master_writedata[31] => tPad_Starter_SOPC_clock_0_in_writedata[31].DATAIN
reset_n => tPad_Starter_SOPC_clock_0_in_reset_n.DATAIN
reset_n => d1_tPad_Starter_SOPC_clock_0_in_end_xfer~reg0.PRESET
tPad_Starter_SOPC_clock_0_in_endofpacket => tPad_Starter_SOPC_clock_0_in_endofpacket_from_sa.DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[0] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[0].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[1] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[1].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[2] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[2].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[3] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[3].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[4] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[4].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[5] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[5].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[6] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[6].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[7] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[7].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[8] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[8].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[9] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[9].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[10] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[10].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[11] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[11].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[12] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[12].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[13] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[13].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[14] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[14].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[15] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[15].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[16] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[16].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[17] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[17].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[18] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[18].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[19] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[19].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[20] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[20].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[21] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[21].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[22] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[22].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[23] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[23].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[24] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[24].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[25] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[25].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[26] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[26].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[27] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[27].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[28] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[28].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[29] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[29].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[30] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[30].DATAIN
tPad_Starter_SOPC_clock_0_in_readdata[31] => tPad_Starter_SOPC_clock_0_in_readdata_from_sa[31].DATAIN
tPad_Starter_SOPC_clock_0_in_waitrequest => tPad_Starter_SOPC_clock_0_in_waits_for_read.IN1
tPad_Starter_SOPC_clock_0_in_waitrequest => tPad_Starter_SOPC_clock_0_in_waits_for_write.IN1
tPad_Starter_SOPC_clock_0_in_waitrequest => tPad_Starter_SOPC_clock_0_in_waitrequest_from_sa.DATAIN
cpu_data_master_granted_tPad_Starter_SOPC_clock_0_in <= cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in <= cpu_data_master_qualified_request_tPad_Starter_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_tPad_Starter_SOPC_clock_0_in <= cpu_data_master_read_data_valid_tPad_Starter_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_tPad_Starter_SOPC_clock_0_in <= cpu_data_master_requests_tPad_Starter_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
d1_tPad_Starter_SOPC_clock_0_in_end_xfer <= d1_tPad_Starter_SOPC_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_byteenable[0] <= tPad_Starter_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_byteenable[1] <= tPad_Starter_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_byteenable[2] <= tPad_Starter_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_byteenable[3] <= tPad_Starter_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_endofpacket_from_sa <= tPad_Starter_SOPC_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_read <= tPad_Starter_SOPC_clock_0_in_read.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[0] <= tPad_Starter_SOPC_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[1] <= tPad_Starter_SOPC_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[2] <= tPad_Starter_SOPC_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[3] <= tPad_Starter_SOPC_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[4] <= tPad_Starter_SOPC_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[5] <= tPad_Starter_SOPC_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[6] <= tPad_Starter_SOPC_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[7] <= tPad_Starter_SOPC_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[8] <= tPad_Starter_SOPC_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[9] <= tPad_Starter_SOPC_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[10] <= tPad_Starter_SOPC_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[11] <= tPad_Starter_SOPC_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[12] <= tPad_Starter_SOPC_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[13] <= tPad_Starter_SOPC_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[14] <= tPad_Starter_SOPC_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[15] <= tPad_Starter_SOPC_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[16] <= tPad_Starter_SOPC_clock_0_in_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[17] <= tPad_Starter_SOPC_clock_0_in_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[18] <= tPad_Starter_SOPC_clock_0_in_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[19] <= tPad_Starter_SOPC_clock_0_in_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[20] <= tPad_Starter_SOPC_clock_0_in_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[21] <= tPad_Starter_SOPC_clock_0_in_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[22] <= tPad_Starter_SOPC_clock_0_in_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[23] <= tPad_Starter_SOPC_clock_0_in_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[24] <= tPad_Starter_SOPC_clock_0_in_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[25] <= tPad_Starter_SOPC_clock_0_in_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[26] <= tPad_Starter_SOPC_clock_0_in_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[27] <= tPad_Starter_SOPC_clock_0_in_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[28] <= tPad_Starter_SOPC_clock_0_in_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[29] <= tPad_Starter_SOPC_clock_0_in_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[30] <= tPad_Starter_SOPC_clock_0_in_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_readdata_from_sa[31] <= tPad_Starter_SOPC_clock_0_in_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_waitrequest_from_sa <= tPad_Starter_SOPC_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_write <= tPad_Starter_SOPC_clock_0_in_write.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_in_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0_out_arbitrator:the_tPad_Starter_SOPC_clock_0_out
altpll_pll_slave_readdata_from_sa[0] => tPad_Starter_SOPC_clock_0_out_readdata[0].DATAIN
altpll_pll_slave_readdata_from_sa[1] => tPad_Starter_SOPC_clock_0_out_readdata[1].DATAIN
altpll_pll_slave_readdata_from_sa[2] => tPad_Starter_SOPC_clock_0_out_readdata[2].DATAIN
altpll_pll_slave_readdata_from_sa[3] => tPad_Starter_SOPC_clock_0_out_readdata[3].DATAIN
altpll_pll_slave_readdata_from_sa[4] => tPad_Starter_SOPC_clock_0_out_readdata[4].DATAIN
altpll_pll_slave_readdata_from_sa[5] => tPad_Starter_SOPC_clock_0_out_readdata[5].DATAIN
altpll_pll_slave_readdata_from_sa[6] => tPad_Starter_SOPC_clock_0_out_readdata[6].DATAIN
altpll_pll_slave_readdata_from_sa[7] => tPad_Starter_SOPC_clock_0_out_readdata[7].DATAIN
altpll_pll_slave_readdata_from_sa[8] => tPad_Starter_SOPC_clock_0_out_readdata[8].DATAIN
altpll_pll_slave_readdata_from_sa[9] => tPad_Starter_SOPC_clock_0_out_readdata[9].DATAIN
altpll_pll_slave_readdata_from_sa[10] => tPad_Starter_SOPC_clock_0_out_readdata[10].DATAIN
altpll_pll_slave_readdata_from_sa[11] => tPad_Starter_SOPC_clock_0_out_readdata[11].DATAIN
altpll_pll_slave_readdata_from_sa[12] => tPad_Starter_SOPC_clock_0_out_readdata[12].DATAIN
altpll_pll_slave_readdata_from_sa[13] => tPad_Starter_SOPC_clock_0_out_readdata[13].DATAIN
altpll_pll_slave_readdata_from_sa[14] => tPad_Starter_SOPC_clock_0_out_readdata[14].DATAIN
altpll_pll_slave_readdata_from_sa[15] => tPad_Starter_SOPC_clock_0_out_readdata[15].DATAIN
altpll_pll_slave_readdata_from_sa[16] => tPad_Starter_SOPC_clock_0_out_readdata[16].DATAIN
altpll_pll_slave_readdata_from_sa[17] => tPad_Starter_SOPC_clock_0_out_readdata[17].DATAIN
altpll_pll_slave_readdata_from_sa[18] => tPad_Starter_SOPC_clock_0_out_readdata[18].DATAIN
altpll_pll_slave_readdata_from_sa[19] => tPad_Starter_SOPC_clock_0_out_readdata[19].DATAIN
altpll_pll_slave_readdata_from_sa[20] => tPad_Starter_SOPC_clock_0_out_readdata[20].DATAIN
altpll_pll_slave_readdata_from_sa[21] => tPad_Starter_SOPC_clock_0_out_readdata[21].DATAIN
altpll_pll_slave_readdata_from_sa[22] => tPad_Starter_SOPC_clock_0_out_readdata[22].DATAIN
altpll_pll_slave_readdata_from_sa[23] => tPad_Starter_SOPC_clock_0_out_readdata[23].DATAIN
altpll_pll_slave_readdata_from_sa[24] => tPad_Starter_SOPC_clock_0_out_readdata[24].DATAIN
altpll_pll_slave_readdata_from_sa[25] => tPad_Starter_SOPC_clock_0_out_readdata[25].DATAIN
altpll_pll_slave_readdata_from_sa[26] => tPad_Starter_SOPC_clock_0_out_readdata[26].DATAIN
altpll_pll_slave_readdata_from_sa[27] => tPad_Starter_SOPC_clock_0_out_readdata[27].DATAIN
altpll_pll_slave_readdata_from_sa[28] => tPad_Starter_SOPC_clock_0_out_readdata[28].DATAIN
altpll_pll_slave_readdata_from_sa[29] => tPad_Starter_SOPC_clock_0_out_readdata[29].DATAIN
altpll_pll_slave_readdata_from_sa[30] => tPad_Starter_SOPC_clock_0_out_readdata[30].DATAIN
altpll_pll_slave_readdata_from_sa[31] => tPad_Starter_SOPC_clock_0_out_readdata[31].DATAIN
clk => ~NO_FANOUT~
d1_altpll_pll_slave_end_xfer => ~NO_FANOUT~
reset_n => tPad_Starter_SOPC_clock_0_out_reset_n.DATAIN
tPad_Starter_SOPC_clock_0_out_address[0] => tPad_Starter_SOPC_clock_0_out_address_to_slave[0].DATAIN
tPad_Starter_SOPC_clock_0_out_address[1] => tPad_Starter_SOPC_clock_0_out_address_to_slave[1].DATAIN
tPad_Starter_SOPC_clock_0_out_address[2] => tPad_Starter_SOPC_clock_0_out_address_to_slave[2].DATAIN
tPad_Starter_SOPC_clock_0_out_address[3] => tPad_Starter_SOPC_clock_0_out_address_to_slave[3].DATAIN
tPad_Starter_SOPC_clock_0_out_byteenable[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_byteenable[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_byteenable[2] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_byteenable[3] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_granted_altpll_pll_slave => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_qualified_request_altpll_pll_slave => r_0.IN1
tPad_Starter_SOPC_clock_0_out_read => r_0.IN0
tPad_Starter_SOPC_clock_0_out_read_data_valid_altpll_pll_slave => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_requests_altpll_pll_slave => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_write => r_0.IN1
tPad_Starter_SOPC_clock_0_out_writedata[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[2] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[3] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[4] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[5] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[6] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[7] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[8] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[9] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[10] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[11] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[12] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[13] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[14] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[15] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[16] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[17] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[18] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[19] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[20] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[21] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[22] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[23] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[24] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[25] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[26] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[27] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[28] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[29] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[30] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_writedata[31] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_0_out_address_to_slave[0] <= tPad_Starter_SOPC_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_address_to_slave[1] <= tPad_Starter_SOPC_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_address_to_slave[2] <= tPad_Starter_SOPC_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_address_to_slave[3] <= tPad_Starter_SOPC_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[0] <= altpll_pll_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[1] <= altpll_pll_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[2] <= altpll_pll_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[3] <= altpll_pll_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[4] <= altpll_pll_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[5] <= altpll_pll_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[6] <= altpll_pll_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[7] <= altpll_pll_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[8] <= altpll_pll_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[9] <= altpll_pll_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[10] <= altpll_pll_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[11] <= altpll_pll_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[12] <= altpll_pll_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[13] <= altpll_pll_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[14] <= altpll_pll_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[15] <= altpll_pll_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[16] <= altpll_pll_slave_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[17] <= altpll_pll_slave_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[18] <= altpll_pll_slave_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[19] <= altpll_pll_slave_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[20] <= altpll_pll_slave_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[21] <= altpll_pll_slave_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[22] <= altpll_pll_slave_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[23] <= altpll_pll_slave_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[24] <= altpll_pll_slave_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[25] <= altpll_pll_slave_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[26] <= altpll_pll_slave_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[27] <= altpll_pll_slave_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[28] <= altpll_pll_slave_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[29] <= altpll_pll_slave_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[30] <= altpll_pll_slave_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_readdata[31] <= altpll_pll_slave_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_0_out_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[2] <= master_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[3] <= master_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= tPad_Starter_SOPC_clock_0_master_FSM:master_FSM.master_read
master_write <= tPad_Starter_SOPC_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in
clk => d1_tPad_Starter_SOPC_clock_1_in_end_xfer~reg0.CLK
clock_crossing_io_m1_address_to_slave[0] => tPad_Starter_SOPC_clock_1_in_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[1] => tPad_Starter_SOPC_clock_1_in_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[2] => tPad_Starter_SOPC_clock_1_in_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tPad_Starter_SOPC_clock_1_in_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_byteenable[0] => tPad_Starter_SOPC_clock_1_in_byteenable.DATAB
clock_crossing_io_m1_byteenable[1] => tPad_Starter_SOPC_clock_1_in_byteenable.DATAB
clock_crossing_io_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in.IN0
clock_crossing_io_m1_nativeaddress[0] => tPad_Starter_SOPC_clock_1_in_nativeaddress[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => tPad_Starter_SOPC_clock_1_in_nativeaddress[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => tPad_Starter_SOPC_clock_1_in_nativeaddress[2].DATAIN
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in.IN1
clock_crossing_io_m1_read => tPad_Starter_SOPC_clock_1_in_read.IN1
clock_crossing_io_m1_read => tPad_Starter_SOPC_clock_1_in_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in.IN1
clock_crossing_io_m1_write => tPad_Starter_SOPC_clock_1_in_write.IN1
clock_crossing_io_m1_write => tPad_Starter_SOPC_clock_1_in_in_a_write_cycle.IN1
clock_crossing_io_m1_writedata[0] => tPad_Starter_SOPC_clock_1_in_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tPad_Starter_SOPC_clock_1_in_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tPad_Starter_SOPC_clock_1_in_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tPad_Starter_SOPC_clock_1_in_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tPad_Starter_SOPC_clock_1_in_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tPad_Starter_SOPC_clock_1_in_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tPad_Starter_SOPC_clock_1_in_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tPad_Starter_SOPC_clock_1_in_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tPad_Starter_SOPC_clock_1_in_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tPad_Starter_SOPC_clock_1_in_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tPad_Starter_SOPC_clock_1_in_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tPad_Starter_SOPC_clock_1_in_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tPad_Starter_SOPC_clock_1_in_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tPad_Starter_SOPC_clock_1_in_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tPad_Starter_SOPC_clock_1_in_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tPad_Starter_SOPC_clock_1_in_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
reset_n => tPad_Starter_SOPC_clock_1_in_reset_n.DATAIN
reset_n => d1_tPad_Starter_SOPC_clock_1_in_end_xfer~reg0.PRESET
tPad_Starter_SOPC_clock_1_in_endofpacket => tPad_Starter_SOPC_clock_1_in_endofpacket_from_sa.DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[0] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[0].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[1] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[1].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[2] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[2].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[3] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[3].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[4] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[4].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[5] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[5].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[6] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[6].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[7] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[7].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[8] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[8].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[9] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[9].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[10] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[10].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[11] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[11].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[12] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[12].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[13] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[13].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[14] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[14].DATAIN
tPad_Starter_SOPC_clock_1_in_readdata[15] => tPad_Starter_SOPC_clock_1_in_readdata_from_sa[15].DATAIN
tPad_Starter_SOPC_clock_1_in_waitrequest => tPad_Starter_SOPC_clock_1_in_waits_for_read.IN1
tPad_Starter_SOPC_clock_1_in_waitrequest => tPad_Starter_SOPC_clock_1_in_waits_for_write.IN1
tPad_Starter_SOPC_clock_1_in_waitrequest => tPad_Starter_SOPC_clock_1_in_waitrequest_from_sa.DATAIN
clock_crossing_io_m1_granted_tPad_Starter_SOPC_clock_1_in <= clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in <= clock_crossing_io_m1_qualified_request_tPad_Starter_SOPC_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tPad_Starter_SOPC_clock_1_in <= clock_crossing_io_m1_read_data_valid_tPad_Starter_SOPC_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in <= clock_crossing_io_m1_requests_tPad_Starter_SOPC_clock_1_in.DB_MAX_OUTPUT_PORT_TYPE
d1_tPad_Starter_SOPC_clock_1_in_end_xfer <= d1_tPad_Starter_SOPC_clock_1_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_address[0] <= clock_crossing_io_m1_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_address[1] <= clock_crossing_io_m1_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_address[2] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_address[3] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_byteenable[0] <= tPad_Starter_SOPC_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_byteenable[1] <= tPad_Starter_SOPC_clock_1_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_endofpacket_from_sa <= tPad_Starter_SOPC_clock_1_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_nativeaddress[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_nativeaddress[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_nativeaddress[2] <= clock_crossing_io_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_read <= tPad_Starter_SOPC_clock_1_in_read.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[0] <= tPad_Starter_SOPC_clock_1_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[1] <= tPad_Starter_SOPC_clock_1_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[2] <= tPad_Starter_SOPC_clock_1_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[3] <= tPad_Starter_SOPC_clock_1_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[4] <= tPad_Starter_SOPC_clock_1_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[5] <= tPad_Starter_SOPC_clock_1_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[6] <= tPad_Starter_SOPC_clock_1_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[7] <= tPad_Starter_SOPC_clock_1_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[8] <= tPad_Starter_SOPC_clock_1_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[9] <= tPad_Starter_SOPC_clock_1_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[10] <= tPad_Starter_SOPC_clock_1_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[11] <= tPad_Starter_SOPC_clock_1_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[12] <= tPad_Starter_SOPC_clock_1_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[13] <= tPad_Starter_SOPC_clock_1_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[14] <= tPad_Starter_SOPC_clock_1_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_readdata_from_sa[15] <= tPad_Starter_SOPC_clock_1_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_waitrequest_from_sa <= tPad_Starter_SOPC_clock_1_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_write <= tPad_Starter_SOPC_clock_1_in_write.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_in_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1_out_arbitrator:the_tPad_Starter_SOPC_clock_1_out
clk => ~NO_FANOUT~
d1_timer_s1_end_xfer => r_1.IN0
reset_n => tPad_Starter_SOPC_clock_1_out_reset_n.DATAIN
tPad_Starter_SOPC_clock_1_out_address[0] => tPad_Starter_SOPC_clock_1_out_address_to_slave[0].DATAIN
tPad_Starter_SOPC_clock_1_out_address[1] => tPad_Starter_SOPC_clock_1_out_address_to_slave[1].DATAIN
tPad_Starter_SOPC_clock_1_out_address[2] => tPad_Starter_SOPC_clock_1_out_address_to_slave[2].DATAIN
tPad_Starter_SOPC_clock_1_out_address[3] => tPad_Starter_SOPC_clock_1_out_address_to_slave[3].DATAIN
tPad_Starter_SOPC_clock_1_out_byteenable[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_byteenable[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_granted_timer_s1 => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_qualified_request_timer_s1 => r_1.IN0
tPad_Starter_SOPC_clock_1_out_qualified_request_timer_s1 => r_1.IN0
tPad_Starter_SOPC_clock_1_out_read => r_1.IN1
tPad_Starter_SOPC_clock_1_out_read => r_1.IN1
tPad_Starter_SOPC_clock_1_out_read_data_valid_timer_s1 => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_requests_timer_s1 => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_write => r_1.IN1
tPad_Starter_SOPC_clock_1_out_write => r_1.IN1
tPad_Starter_SOPC_clock_1_out_writedata[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[2] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[3] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[4] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[5] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[6] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[7] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[8] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[9] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[10] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[11] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[12] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[13] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[14] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_writedata[15] => ~NO_FANOUT~
timer_s1_readdata_from_sa[0] => tPad_Starter_SOPC_clock_1_out_readdata[0].DATAIN
timer_s1_readdata_from_sa[1] => tPad_Starter_SOPC_clock_1_out_readdata[1].DATAIN
timer_s1_readdata_from_sa[2] => tPad_Starter_SOPC_clock_1_out_readdata[2].DATAIN
timer_s1_readdata_from_sa[3] => tPad_Starter_SOPC_clock_1_out_readdata[3].DATAIN
timer_s1_readdata_from_sa[4] => tPad_Starter_SOPC_clock_1_out_readdata[4].DATAIN
timer_s1_readdata_from_sa[5] => tPad_Starter_SOPC_clock_1_out_readdata[5].DATAIN
timer_s1_readdata_from_sa[6] => tPad_Starter_SOPC_clock_1_out_readdata[6].DATAIN
timer_s1_readdata_from_sa[7] => tPad_Starter_SOPC_clock_1_out_readdata[7].DATAIN
timer_s1_readdata_from_sa[8] => tPad_Starter_SOPC_clock_1_out_readdata[8].DATAIN
timer_s1_readdata_from_sa[9] => tPad_Starter_SOPC_clock_1_out_readdata[9].DATAIN
timer_s1_readdata_from_sa[10] => tPad_Starter_SOPC_clock_1_out_readdata[10].DATAIN
timer_s1_readdata_from_sa[11] => tPad_Starter_SOPC_clock_1_out_readdata[11].DATAIN
timer_s1_readdata_from_sa[12] => tPad_Starter_SOPC_clock_1_out_readdata[12].DATAIN
timer_s1_readdata_from_sa[13] => tPad_Starter_SOPC_clock_1_out_readdata[13].DATAIN
timer_s1_readdata_from_sa[14] => tPad_Starter_SOPC_clock_1_out_readdata[14].DATAIN
timer_s1_readdata_from_sa[15] => tPad_Starter_SOPC_clock_1_out_readdata[15].DATAIN
tPad_Starter_SOPC_clock_1_out_address_to_slave[0] <= tPad_Starter_SOPC_clock_1_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_address_to_slave[1] <= tPad_Starter_SOPC_clock_1_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_address_to_slave[2] <= tPad_Starter_SOPC_clock_1_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_address_to_slave[3] <= tPad_Starter_SOPC_clock_1_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[0] <= timer_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[1] <= timer_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[2] <= timer_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[3] <= timer_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[4] <= timer_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[5] <= timer_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[6] <= timer_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[7] <= timer_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[8] <= timer_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[9] <= timer_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[10] <= timer_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[11] <= timer_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[12] <= timer_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[13] <= timer_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[14] <= timer_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_readdata[15] <= timer_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= tPad_Starter_SOPC_clock_1_master_FSM:master_FSM.master_read
master_write <= tPad_Starter_SOPC_clock_1_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM.slave_waitrequest


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|timer_s1_arbitrator:the_timer_s1
clk => d1_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => timer_s1_reset_n.DATAIN
reset_n => d1_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tPad_Starter_SOPC_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_address_to_slave[1] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_address_to_slave[2] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_address_to_slave[3] => ~NO_FANOUT~
tPad_Starter_SOPC_clock_1_out_nativeaddress[0] => timer_s1_address[0].DATAIN
tPad_Starter_SOPC_clock_1_out_nativeaddress[1] => timer_s1_address[1].DATAIN
tPad_Starter_SOPC_clock_1_out_nativeaddress[2] => timer_s1_address[2].DATAIN
tPad_Starter_SOPC_clock_1_out_read => tPad_Starter_SOPC_clock_1_out_requests_timer_s1.IN0
tPad_Starter_SOPC_clock_1_out_read => timer_s1_in_a_read_cycle.IN1
tPad_Starter_SOPC_clock_1_out_write => tPad_Starter_SOPC_clock_1_out_requests_timer_s1.IN1
tPad_Starter_SOPC_clock_1_out_write => timer_s1_write_n.IN1
tPad_Starter_SOPC_clock_1_out_writedata[0] => timer_s1_writedata[0].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[1] => timer_s1_writedata[1].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[2] => timer_s1_writedata[2].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[3] => timer_s1_writedata[3].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[4] => timer_s1_writedata[4].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[5] => timer_s1_writedata[5].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[6] => timer_s1_writedata[6].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[7] => timer_s1_writedata[7].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[8] => timer_s1_writedata[8].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[9] => timer_s1_writedata[9].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[10] => timer_s1_writedata[10].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[11] => timer_s1_writedata[11].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[12] => timer_s1_writedata[12].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[13] => timer_s1_writedata[13].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[14] => timer_s1_writedata[14].DATAIN
tPad_Starter_SOPC_clock_1_out_writedata[15] => timer_s1_writedata[15].DATAIN
timer_s1_irq => timer_s1_irq_from_sa.DATAIN
timer_s1_readdata[0] => timer_s1_readdata_from_sa[0].DATAIN
timer_s1_readdata[1] => timer_s1_readdata_from_sa[1].DATAIN
timer_s1_readdata[2] => timer_s1_readdata_from_sa[2].DATAIN
timer_s1_readdata[3] => timer_s1_readdata_from_sa[3].DATAIN
timer_s1_readdata[4] => timer_s1_readdata_from_sa[4].DATAIN
timer_s1_readdata[5] => timer_s1_readdata_from_sa[5].DATAIN
timer_s1_readdata[6] => timer_s1_readdata_from_sa[6].DATAIN
timer_s1_readdata[7] => timer_s1_readdata_from_sa[7].DATAIN
timer_s1_readdata[8] => timer_s1_readdata_from_sa[8].DATAIN
timer_s1_readdata[9] => timer_s1_readdata_from_sa[9].DATAIN
timer_s1_readdata[10] => timer_s1_readdata_from_sa[10].DATAIN
timer_s1_readdata[11] => timer_s1_readdata_from_sa[11].DATAIN
timer_s1_readdata[12] => timer_s1_readdata_from_sa[12].DATAIN
timer_s1_readdata[13] => timer_s1_readdata_from_sa[13].DATAIN
timer_s1_readdata[14] => timer_s1_readdata_from_sa[14].DATAIN
timer_s1_readdata[15] => timer_s1_readdata_from_sa[15].DATAIN
d1_timer_s1_end_xfer <= d1_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_granted_timer_s1 <= tPad_Starter_SOPC_clock_1_out_requests_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_qualified_request_timer_s1 <= tPad_Starter_SOPC_clock_1_out_requests_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
tPad_Starter_SOPC_clock_1_out_read_data_valid_timer_s1 <= <GND>
tPad_Starter_SOPC_clock_1_out_requests_timer_s1 <= tPad_Starter_SOPC_clock_1_out_requests_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[0] <= tPad_Starter_SOPC_clock_1_out_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[1] <= tPad_Starter_SOPC_clock_1_out_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[2] <= tPad_Starter_SOPC_clock_1_out_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_chipselect <= tPad_Starter_SOPC_clock_1_out_requests_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_irq_from_sa <= timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[0] <= timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[1] <= timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[2] <= timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[3] <= timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[4] <= timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[5] <= timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[6] <= timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[7] <= timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[8] <= timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[9] <= timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[10] <= timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[11] <= timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[12] <= timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[13] <= timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[14] <= timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[15] <= timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_write_n <= timer_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[0] <= tPad_Starter_SOPC_clock_1_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[1] <= tPad_Starter_SOPC_clock_1_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[2] <= tPad_Starter_SOPC_clock_1_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[3] <= tPad_Starter_SOPC_clock_1_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[4] <= tPad_Starter_SOPC_clock_1_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[5] <= tPad_Starter_SOPC_clock_1_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[6] <= tPad_Starter_SOPC_clock_1_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[7] <= tPad_Starter_SOPC_clock_1_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[8] <= tPad_Starter_SOPC_clock_1_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[9] <= tPad_Starter_SOPC_clock_1_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[10] <= tPad_Starter_SOPC_clock_1_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[11] <= tPad_Starter_SOPC_clock_1_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[12] <= tPad_Starter_SOPC_clock_1_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[13] <= tPad_Starter_SOPC_clock_1_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[14] <= tPad_Starter_SOPC_clock_1_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[15] <= tPad_Starter_SOPC_clock_1_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|timer:the_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].PRESET
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].PRESET
reset_n => internal_counter[18].PRESET
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].PRESET
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].PRESET
reset_n => period_h_register[2].PRESET
reset_n => period_h_register[3].PRESET
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1
clk => d1_touch_panel_busy_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_touch_panel_busy_s1.IN0
clock_crossing_io_m1_nativeaddress[0] => touch_panel_busy_s1_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => touch_panel_busy_s1_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_touch_panel_busy_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_touch_panel_busy_s1.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_touch_panel_busy_s1.IN1
clock_crossing_io_m1_read => touch_panel_busy_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_touch_panel_busy_s1.IN1
reset_n => touch_panel_busy_s1_reset_n.DATAIN
reset_n => d1_touch_panel_busy_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
touch_panel_busy_s1_readdata => touch_panel_busy_s1_readdata_from_sa.DATAIN
clock_crossing_io_m1_granted_touch_panel_busy_s1 <= clock_crossing_io_m1_qualified_request_touch_panel_busy_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_touch_panel_busy_s1 <= clock_crossing_io_m1_qualified_request_touch_panel_busy_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_touch_panel_busy_s1 <= clock_crossing_io_m1_read_data_valid_touch_panel_busy_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_touch_panel_busy_s1 <= clock_crossing_io_m1_requests_touch_panel_busy_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_touch_panel_busy_s1_end_xfer <= d1_touch_panel_busy_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_busy_s1_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_busy_s1_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_busy_s1_readdata_from_sa <= touch_panel_busy_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_busy_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_busy:the_touch_panel_busy
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1
clk => d1_touch_panel_penirq_n_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1.IN0
clock_crossing_io_m1_nativeaddress[0] => touch_panel_penirq_n_s1_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => touch_panel_penirq_n_s1_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_touch_panel_penirq_n_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1.IN1
clock_crossing_io_m1_read => touch_panel_penirq_n_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_touch_panel_penirq_n_s1.IN1
clock_crossing_io_m1_write => touch_panel_penirq_n_s1_write_n.IN1
clock_crossing_io_m1_writedata[0] => touch_panel_penirq_n_s1_writedata.DATAIN
clock_crossing_io_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
reset_n => touch_panel_penirq_n_s1_reset_n.DATAIN
reset_n => d1_touch_panel_penirq_n_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
touch_panel_penirq_n_s1_irq => touch_panel_penirq_n_s1_irq_from_sa.DATAIN
touch_panel_penirq_n_s1_readdata => touch_panel_penirq_n_s1_readdata_from_sa.DATAIN
clock_crossing_io_m1_granted_touch_panel_penirq_n_s1 <= clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1 <= clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_touch_panel_penirq_n_s1 <= clock_crossing_io_m1_read_data_valid_touch_panel_penirq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_touch_panel_penirq_n_s1 <= clock_crossing_io_m1_requests_touch_panel_penirq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_touch_panel_penirq_n_s1_end_xfer <= d1_touch_panel_penirq_n_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_chipselect <= clock_crossing_io_m1_qualified_request_touch_panel_penirq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_irq_from_sa <= touch_panel_penirq_n_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_readdata_from_sa <= touch_panel_penirq_n_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_write_n <= touch_panel_penirq_n_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_penirq_n_s1_writedata <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_penirq_n:the_touch_panel_penirq_n
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in.CLK
clk => d1_data_in.CLK
clk => edge_capture.CLK
clk => irq_mask.CLK
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
in_port => d1_data_in.DATAIN
reset_n => readdata~reg0.ACLR
reset_n => d2_data_in.ACLR
reset_n => d1_data_in.ACLR
reset_n => irq_mask.ACLR
reset_n => edge_capture.ACLR
write_n => always1.IN1
writedata => irq_mask.DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port
clk => d1_touch_panel_spi_spi_control_port_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port.IN0
clock_crossing_io_m1_nativeaddress[0] => touch_panel_spi_spi_control_port_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => touch_panel_spi_spi_control_port_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => touch_panel_spi_spi_control_port_address[2].DATAIN
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_touch_panel_spi_spi_control_port.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port.IN1
clock_crossing_io_m1_read => touch_panel_spi_spi_control_port_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_touch_panel_spi_spi_control_port.IN1
clock_crossing_io_m1_write => touch_panel_spi_spi_control_port_in_a_write_cycle.IN1
clock_crossing_io_m1_writedata[0] => touch_panel_spi_spi_control_port_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => touch_panel_spi_spi_control_port_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => touch_panel_spi_spi_control_port_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => touch_panel_spi_spi_control_port_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => touch_panel_spi_spi_control_port_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => touch_panel_spi_spi_control_port_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => touch_panel_spi_spi_control_port_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => touch_panel_spi_spi_control_port_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => touch_panel_spi_spi_control_port_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => touch_panel_spi_spi_control_port_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => touch_panel_spi_spi_control_port_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => touch_panel_spi_spi_control_port_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => touch_panel_spi_spi_control_port_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => touch_panel_spi_spi_control_port_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => touch_panel_spi_spi_control_port_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => touch_panel_spi_spi_control_port_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
reset_n => touch_panel_spi_spi_control_port_reset_n.DATAIN
reset_n => d1_touch_panel_spi_spi_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
touch_panel_spi_spi_control_port_dataavailable => touch_panel_spi_spi_control_port_dataavailable_from_sa.DATAIN
touch_panel_spi_spi_control_port_endofpacket => touch_panel_spi_spi_control_port_endofpacket_from_sa.DATAIN
touch_panel_spi_spi_control_port_irq => touch_panel_spi_spi_control_port_irq_from_sa.DATAIN
touch_panel_spi_spi_control_port_readdata[0] => touch_panel_spi_spi_control_port_readdata_from_sa[0].DATAIN
touch_panel_spi_spi_control_port_readdata[1] => touch_panel_spi_spi_control_port_readdata_from_sa[1].DATAIN
touch_panel_spi_spi_control_port_readdata[2] => touch_panel_spi_spi_control_port_readdata_from_sa[2].DATAIN
touch_panel_spi_spi_control_port_readdata[3] => touch_panel_spi_spi_control_port_readdata_from_sa[3].DATAIN
touch_panel_spi_spi_control_port_readdata[4] => touch_panel_spi_spi_control_port_readdata_from_sa[4].DATAIN
touch_panel_spi_spi_control_port_readdata[5] => touch_panel_spi_spi_control_port_readdata_from_sa[5].DATAIN
touch_panel_spi_spi_control_port_readdata[6] => touch_panel_spi_spi_control_port_readdata_from_sa[6].DATAIN
touch_panel_spi_spi_control_port_readdata[7] => touch_panel_spi_spi_control_port_readdata_from_sa[7].DATAIN
touch_panel_spi_spi_control_port_readdata[8] => touch_panel_spi_spi_control_port_readdata_from_sa[8].DATAIN
touch_panel_spi_spi_control_port_readdata[9] => touch_panel_spi_spi_control_port_readdata_from_sa[9].DATAIN
touch_panel_spi_spi_control_port_readdata[10] => touch_panel_spi_spi_control_port_readdata_from_sa[10].DATAIN
touch_panel_spi_spi_control_port_readdata[11] => touch_panel_spi_spi_control_port_readdata_from_sa[11].DATAIN
touch_panel_spi_spi_control_port_readdata[12] => touch_panel_spi_spi_control_port_readdata_from_sa[12].DATAIN
touch_panel_spi_spi_control_port_readdata[13] => touch_panel_spi_spi_control_port_readdata_from_sa[13].DATAIN
touch_panel_spi_spi_control_port_readdata[14] => touch_panel_spi_spi_control_port_readdata_from_sa[14].DATAIN
touch_panel_spi_spi_control_port_readdata[15] => touch_panel_spi_spi_control_port_readdata_from_sa[15].DATAIN
touch_panel_spi_spi_control_port_readyfordata => touch_panel_spi_spi_control_port_readyfordata_from_sa.DATAIN
clock_crossing_io_m1_granted_touch_panel_spi_spi_control_port <= clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port <= clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_touch_panel_spi_spi_control_port <= clock_crossing_io_m1_read_data_valid_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_touch_panel_spi_spi_control_port <= clock_crossing_io_m1_requests_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_touch_panel_spi_spi_control_port_end_xfer <= d1_touch_panel_spi_spi_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[2] <= clock_crossing_io_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_chipselect <= clock_crossing_io_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_dataavailable_from_sa <= touch_panel_spi_spi_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_endofpacket_from_sa <= touch_panel_spi_spi_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_irq_from_sa <= touch_panel_spi_spi_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_read_n <= touch_panel_spi_spi_control_port_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[0] <= touch_panel_spi_spi_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[1] <= touch_panel_spi_spi_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[2] <= touch_panel_spi_spi_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[3] <= touch_panel_spi_spi_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[4] <= touch_panel_spi_spi_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[5] <= touch_panel_spi_spi_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[6] <= touch_panel_spi_spi_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[7] <= touch_panel_spi_spi_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[8] <= touch_panel_spi_spi_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[9] <= touch_panel_spi_spi_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[10] <= touch_panel_spi_spi_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[11] <= touch_panel_spi_spi_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[12] <= touch_panel_spi_spi_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[13] <= touch_panel_spi_spi_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[14] <= touch_panel_spi_spi_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[15] <= touch_panel_spi_spi_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readyfordata_from_sa <= touch_panel_spi_spi_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_write_n <= touch_panel_spi_spi_control_port_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|touch_panel_spi:the_touch_panel_spi
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => slowcount[2].CLK
clk => slowcount[3].CLK
clk => slowcount[4].CLK
clk => slowcount[5].CLK
clk => slowcount[6].CLK
clk => slowcount[7].CLK
clk => spi_slave_select_holding_reg[0].CLK
clk => spi_slave_select_holding_reg[1].CLK
clk => spi_slave_select_holding_reg[2].CLK
clk => spi_slave_select_holding_reg[3].CLK
clk => spi_slave_select_holding_reg[4].CLK
clk => spi_slave_select_holding_reg[5].CLK
clk => spi_slave_select_holding_reg[6].CLK
clk => spi_slave_select_holding_reg[7].CLK
clk => spi_slave_select_holding_reg[8].CLK
clk => spi_slave_select_holding_reg[9].CLK
clk => spi_slave_select_holding_reg[10].CLK
clk => spi_slave_select_holding_reg[11].CLK
clk => spi_slave_select_holding_reg[12].CLK
clk => spi_slave_select_holding_reg[13].CLK
clk => spi_slave_select_holding_reg[14].CLK
clk => spi_slave_select_holding_reg[15].CLK
clk => spi_slave_select_reg[0].CLK
clk => spi_slave_select_reg[1].CLK
clk => spi_slave_select_reg[2].CLK
clk => spi_slave_select_reg[3].CLK
clk => spi_slave_select_reg[4].CLK
clk => spi_slave_select_reg[5].CLK
clk => spi_slave_select_reg[6].CLK
clk => spi_slave_select_reg[7].CLK
clk => spi_slave_select_reg[8].CLK
clk => spi_slave_select_reg[9].CLK
clk => spi_slave_select_reg[10].CLK
clk => spi_slave_select_reg[11].CLK
clk => spi_slave_select_reg[12].CLK
clk => spi_slave_select_reg[13].CLK
clk => spi_slave_select_reg[14].CLK
clk => spi_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => spi_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => spi_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => spi_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => spi_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => spi_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => spi_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => spi_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => spi_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => spi_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => spi_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => spi_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => spi_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => spi_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => spi_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => spi_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => spi_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => spi_slave_select_reg[0].PRESET
reset_n => spi_slave_select_reg[1].ACLR
reset_n => spi_slave_select_reg[2].ACLR
reset_n => spi_slave_select_reg[3].ACLR
reset_n => spi_slave_select_reg[4].ACLR
reset_n => spi_slave_select_reg[5].ACLR
reset_n => spi_slave_select_reg[6].ACLR
reset_n => spi_slave_select_reg[7].ACLR
reset_n => spi_slave_select_reg[8].ACLR
reset_n => spi_slave_select_reg[9].ACLR
reset_n => spi_slave_select_reg[10].ACLR
reset_n => spi_slave_select_reg[11].ACLR
reset_n => spi_slave_select_reg[12].ACLR
reset_n => spi_slave_select_reg[13].ACLR
reset_n => spi_slave_select_reg[14].ACLR
reset_n => spi_slave_select_reg[15].ACLR
reset_n => spi_slave_select_holding_reg[0].PRESET
reset_n => spi_slave_select_holding_reg[1].ACLR
reset_n => spi_slave_select_holding_reg[2].ACLR
reset_n => spi_slave_select_holding_reg[3].ACLR
reset_n => spi_slave_select_holding_reg[4].ACLR
reset_n => spi_slave_select_holding_reg[5].ACLR
reset_n => spi_slave_select_holding_reg[6].ACLR
reset_n => spi_slave_select_holding_reg[7].ACLR
reset_n => spi_slave_select_holding_reg[8].ACLR
reset_n => spi_slave_select_holding_reg[9].ACLR
reset_n => spi_slave_select_holding_reg[10].ACLR
reset_n => spi_slave_select_holding_reg[11].ACLR
reset_n => spi_slave_select_holding_reg[12].ACLR
reset_n => spi_slave_select_holding_reg[13].ACLR
reset_n => spi_slave_select_holding_reg[14].ACLR
reset_n => spi_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => slowcount[3].ACLR
reset_n => slowcount[4].ACLR
reset_n => slowcount[5].ACLR
reset_n => slowcount[6].ACLR
reset_n => slowcount[7].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
spi_select => p1_rd_strobe.IN1
spi_select => p1_wr_strobe.IN1
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
clk => cfi_flash_s1_wait_counter[0].CLK
clk => cfi_flash_s1_wait_counter[1].CLK
clk => cfi_flash_s1_wait_counter[2].CLK
clk => cfi_flash_s1_wait_counter[3].CLK
clk => cfi_flash_s1_wait_counter[4].CLK
clk => d1_tri_state_bridge_avalon_slave_end_xfer~reg0.CLK
clk => tri_state_bridge_address[0]~reg0.CLK
clk => tri_state_bridge_address[1]~reg0.CLK
clk => tri_state_bridge_address[2]~reg0.CLK
clk => tri_state_bridge_address[3]~reg0.CLK
clk => tri_state_bridge_address[4]~reg0.CLK
clk => tri_state_bridge_address[5]~reg0.CLK
clk => tri_state_bridge_address[6]~reg0.CLK
clk => tri_state_bridge_address[7]~reg0.CLK
clk => tri_state_bridge_address[8]~reg0.CLK
clk => tri_state_bridge_address[9]~reg0.CLK
clk => tri_state_bridge_address[10]~reg0.CLK
clk => tri_state_bridge_address[11]~reg0.CLK
clk => tri_state_bridge_address[12]~reg0.CLK
clk => tri_state_bridge_address[13]~reg0.CLK
clk => tri_state_bridge_address[14]~reg0.CLK
clk => tri_state_bridge_address[15]~reg0.CLK
clk => tri_state_bridge_address[16]~reg0.CLK
clk => tri_state_bridge_address[17]~reg0.CLK
clk => tri_state_bridge_address[18]~reg0.CLK
clk => tri_state_bridge_address[19]~reg0.CLK
clk => tri_state_bridge_address[20]~reg0.CLK
clk => tri_state_bridge_address[21]~reg0.CLK
clk => tri_state_bridge_address[22]~reg0.CLK
clk => write_n_to_the_cfi_flash~reg0.CLK
clk => read_n_to_the_cfi_flash~reg0.CLK
clk => tri_state_bridge_avalon_slave_reg_firsttransfer.CLK
clk => tri_state_bridge_avalon_slave_arb_addend[0].CLK
clk => tri_state_bridge_avalon_slave_arb_addend[1].CLK
clk => tri_state_bridge_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tri_state_bridge_avalon_slave_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[0].CLK
clk => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cfi_flash_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_tri_state_bridge_data[0].CLK
clk => d1_outgoing_tri_state_bridge_data[1].CLK
clk => d1_outgoing_tri_state_bridge_data[2].CLK
clk => d1_outgoing_tri_state_bridge_data[3].CLK
clk => d1_outgoing_tri_state_bridge_data[4].CLK
clk => d1_outgoing_tri_state_bridge_data[5].CLK
clk => d1_outgoing_tri_state_bridge_data[6].CLK
clk => d1_outgoing_tri_state_bridge_data[7].CLK
clk => incoming_tri_state_bridge_data[0]~reg0.CLK
clk => incoming_tri_state_bridge_data[1]~reg0.CLK
clk => incoming_tri_state_bridge_data[2]~reg0.CLK
clk => incoming_tri_state_bridge_data[3]~reg0.CLK
clk => incoming_tri_state_bridge_data[4]~reg0.CLK
clk => incoming_tri_state_bridge_data[5]~reg0.CLK
clk => incoming_tri_state_bridge_data[6]~reg0.CLK
clk => incoming_tri_state_bridge_data[7]~reg0.CLK
clk => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[0].CLK
clk => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1.CLK
clk => tri_state_bridge_avalon_slave_slavearbiterlockenable.CLK
clk => tri_state_bridge_avalon_slave_arb_share_counter[0].CLK
clk => tri_state_bridge_avalon_slave_arb_share_counter[1].CLK
clk => tri_state_bridge_avalon_slave_arb_share_counter[2].CLK
clk => select_n_to_the_cfi_flash~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => p1_tri_state_bridge_address[2].DATAB
cpu_data_master_address_to_slave[3] => p1_tri_state_bridge_address[3].DATAB
cpu_data_master_address_to_slave[4] => p1_tri_state_bridge_address[4].DATAB
cpu_data_master_address_to_slave[5] => p1_tri_state_bridge_address[5].DATAB
cpu_data_master_address_to_slave[6] => p1_tri_state_bridge_address[6].DATAB
cpu_data_master_address_to_slave[7] => p1_tri_state_bridge_address[7].DATAB
cpu_data_master_address_to_slave[8] => p1_tri_state_bridge_address[8].DATAB
cpu_data_master_address_to_slave[9] => p1_tri_state_bridge_address[9].DATAB
cpu_data_master_address_to_slave[10] => p1_tri_state_bridge_address[10].DATAB
cpu_data_master_address_to_slave[11] => p1_tri_state_bridge_address[11].DATAB
cpu_data_master_address_to_slave[12] => p1_tri_state_bridge_address[12].DATAB
cpu_data_master_address_to_slave[13] => p1_tri_state_bridge_address[13].DATAB
cpu_data_master_address_to_slave[14] => p1_tri_state_bridge_address[14].DATAB
cpu_data_master_address_to_slave[15] => p1_tri_state_bridge_address[15].DATAB
cpu_data_master_address_to_slave[16] => p1_tri_state_bridge_address[16].DATAB
cpu_data_master_address_to_slave[17] => p1_tri_state_bridge_address[17].DATAB
cpu_data_master_address_to_slave[18] => p1_tri_state_bridge_address[18].DATAB
cpu_data_master_address_to_slave[19] => p1_tri_state_bridge_address[19].DATAB
cpu_data_master_address_to_slave[20] => p1_tri_state_bridge_address[20].DATAB
cpu_data_master_address_to_slave[21] => p1_tri_state_bridge_address[21].DATAB
cpu_data_master_address_to_slave[22] => p1_tri_state_bridge_address[22].DATAB
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN4
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN3
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_cfi_flash_s1.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_cfi_flash_s1.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_cfi_flash_s1.DATAB
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_cfi_flash_s1.DATAA
cpu_data_master_dbs_address[0] => p1_tri_state_bridge_address[0].DATAB
cpu_data_master_dbs_address[0] => Equal3.IN31
cpu_data_master_dbs_address[0] => Equal4.IN0
cpu_data_master_dbs_address[0] => Equal5.IN31
cpu_data_master_dbs_address[1] => p1_tri_state_bridge_address[1].DATAB
cpu_data_master_dbs_address[1] => Equal3.IN30
cpu_data_master_dbs_address[1] => Equal4.IN31
cpu_data_master_dbs_address[1] => Equal5.IN0
cpu_data_master_dbs_write_8[0] => d1_outgoing_tri_state_bridge_data[0].DATAIN
cpu_data_master_dbs_write_8[1] => d1_outgoing_tri_state_bridge_data[1].DATAIN
cpu_data_master_dbs_write_8[2] => d1_outgoing_tri_state_bridge_data[2].DATAIN
cpu_data_master_dbs_write_8[3] => d1_outgoing_tri_state_bridge_data[3].DATAIN
cpu_data_master_dbs_write_8[4] => d1_outgoing_tri_state_bridge_data[4].DATAIN
cpu_data_master_dbs_write_8[5] => d1_outgoing_tri_state_bridge_data[5].DATAIN
cpu_data_master_dbs_write_8[6] => d1_outgoing_tri_state_bridge_data[6].DATAIN
cpu_data_master_dbs_write_8[7] => d1_outgoing_tri_state_bridge_data[7].DATAIN
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_read => cpu_data_master_requests_cfi_flash_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_read => cfi_flash_s1_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_read_data_valid_clock_crossing_sdcard_s1_shift_register => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_read_data_valid_sdram_s1_shift_register => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_write => cpu_data_master_requests_cfi_flash_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_write => in_a_write_cycle.IN1
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => p1_tri_state_bridge_address[2].DATAA
cpu_instruction_master_address_to_slave[3] => p1_tri_state_bridge_address[3].DATAA
cpu_instruction_master_address_to_slave[4] => p1_tri_state_bridge_address[4].DATAA
cpu_instruction_master_address_to_slave[5] => p1_tri_state_bridge_address[5].DATAA
cpu_instruction_master_address_to_slave[6] => p1_tri_state_bridge_address[6].DATAA
cpu_instruction_master_address_to_slave[7] => p1_tri_state_bridge_address[7].DATAA
cpu_instruction_master_address_to_slave[8] => p1_tri_state_bridge_address[8].DATAA
cpu_instruction_master_address_to_slave[9] => p1_tri_state_bridge_address[9].DATAA
cpu_instruction_master_address_to_slave[10] => p1_tri_state_bridge_address[10].DATAA
cpu_instruction_master_address_to_slave[11] => p1_tri_state_bridge_address[11].DATAA
cpu_instruction_master_address_to_slave[12] => p1_tri_state_bridge_address[12].DATAA
cpu_instruction_master_address_to_slave[13] => p1_tri_state_bridge_address[13].DATAA
cpu_instruction_master_address_to_slave[14] => p1_tri_state_bridge_address[14].DATAA
cpu_instruction_master_address_to_slave[15] => p1_tri_state_bridge_address[15].DATAA
cpu_instruction_master_address_to_slave[16] => p1_tri_state_bridge_address[16].DATAA
cpu_instruction_master_address_to_slave[17] => p1_tri_state_bridge_address[17].DATAA
cpu_instruction_master_address_to_slave[18] => p1_tri_state_bridge_address[18].DATAA
cpu_instruction_master_address_to_slave[19] => p1_tri_state_bridge_address[19].DATAA
cpu_instruction_master_address_to_slave[20] => p1_tri_state_bridge_address[20].DATAA
cpu_instruction_master_address_to_slave[21] => p1_tri_state_bridge_address[21].DATAA
cpu_instruction_master_address_to_slave[22] => p1_tri_state_bridge_address[22].DATAA
cpu_instruction_master_address_to_slave[23] => Equal1.IN2
cpu_instruction_master_address_to_slave[24] => Equal1.IN4
cpu_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_instruction_master_address_to_slave[26] => Equal1.IN3
cpu_instruction_master_address_to_slave[27] => Equal1.IN0
cpu_instruction_master_dbs_address[0] => p1_tri_state_bridge_address[0].DATAA
cpu_instruction_master_dbs_address[1] => p1_tri_state_bridge_address[1].DATAA
cpu_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_instruction_master_read => cpu_instruction_master_requests_cfi_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cfi_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cfi_flash_s1.IN1
cpu_instruction_master_read => cfi_flash_s1_in_a_read_cycle.IN1
reset_n => tri_state_bridge_address[0]~reg0.ACLR
reset_n => tri_state_bridge_address[1]~reg0.ACLR
reset_n => tri_state_bridge_address[2]~reg0.ACLR
reset_n => tri_state_bridge_address[3]~reg0.ACLR
reset_n => tri_state_bridge_address[4]~reg0.ACLR
reset_n => tri_state_bridge_address[5]~reg0.ACLR
reset_n => tri_state_bridge_address[6]~reg0.ACLR
reset_n => tri_state_bridge_address[7]~reg0.ACLR
reset_n => tri_state_bridge_address[8]~reg0.ACLR
reset_n => tri_state_bridge_address[9]~reg0.ACLR
reset_n => tri_state_bridge_address[10]~reg0.ACLR
reset_n => tri_state_bridge_address[11]~reg0.ACLR
reset_n => tri_state_bridge_address[12]~reg0.ACLR
reset_n => tri_state_bridge_address[13]~reg0.ACLR
reset_n => tri_state_bridge_address[14]~reg0.ACLR
reset_n => tri_state_bridge_address[15]~reg0.ACLR
reset_n => tri_state_bridge_address[16]~reg0.ACLR
reset_n => tri_state_bridge_address[17]~reg0.ACLR
reset_n => tri_state_bridge_address[18]~reg0.ACLR
reset_n => tri_state_bridge_address[19]~reg0.ACLR
reset_n => tri_state_bridge_address[20]~reg0.ACLR
reset_n => tri_state_bridge_address[21]~reg0.ACLR
reset_n => tri_state_bridge_address[22]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[0]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[1]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[2]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[3]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[4]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[5]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[6]~reg0.ACLR
reset_n => incoming_tri_state_bridge_data[7]~reg0.ACLR
reset_n => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[1].ACLR
reset_n => d1_tri_state_bridge_avalon_slave_end_xfer~reg0.PRESET
reset_n => read_n_to_the_cfi_flash~reg0.PRESET
reset_n => select_n_to_the_cfi_flash~reg0.PRESET
reset_n => write_n_to_the_cfi_flash~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tri_state_bridge_avalon_slave_arb_share_counter[0].ACLR
reset_n => tri_state_bridge_avalon_slave_arb_share_counter[1].ACLR
reset_n => tri_state_bridge_avalon_slave_arb_share_counter[2].ACLR
reset_n => tri_state_bridge_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1.ACLR
reset_n => d1_outgoing_tri_state_bridge_data[0].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[1].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[2].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[3].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[4].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[5].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[6].ACLR
reset_n => d1_outgoing_tri_state_bridge_data[7].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cfi_flash_s1.ACLR
reset_n => tri_state_bridge_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tri_state_bridge_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tri_state_bridge_avalon_slave_arb_addend[0].PRESET
reset_n => tri_state_bridge_avalon_slave_arb_addend[1].ACLR
reset_n => tri_state_bridge_avalon_slave_reg_firsttransfer.PRESET
reset_n => cfi_flash_s1_wait_counter[0].ACLR
reset_n => cfi_flash_s1_wait_counter[1].ACLR
reset_n => cfi_flash_s1_wait_counter[2].ACLR
reset_n => cfi_flash_s1_wait_counter[3].ACLR
reset_n => cfi_flash_s1_wait_counter[4].ACLR
cfi_flash_s1_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_cfi_flash_s1 <= cpu_data_master_byteenable_cfi_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_cfi_flash_s1 <= tri_state_bridge_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cfi_flash_s1 <= cpu_data_master_qualified_request_cfi_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cfi_flash_s1 <= cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cfi_flash_s1 <= cpu_data_master_requests_cfi_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cfi_flash_s1 <= tri_state_bridge_avalon_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cfi_flash_s1 <= cpu_instruction_master_qualified_request_cfi_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cfi_flash_s1 <= cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cfi_flash_s1 <= cpu_instruction_master_requests_cfi_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tri_state_bridge_avalon_slave_end_xfer <= d1_tri_state_bridge_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[0] <= incoming_tri_state_bridge_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[1] <= incoming_tri_state_bridge_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[2] <= incoming_tri_state_bridge_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[3] <= incoming_tri_state_bridge_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[4] <= incoming_tri_state_bridge_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[5] <= incoming_tri_state_bridge_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[6] <= incoming_tri_state_bridge_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data[7] <= incoming_tri_state_bridge_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[0] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[1] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[2] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[3] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[4] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[5] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[6] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_data_with_Xs_converted_to_0[7] <= incoming_tri_state_bridge_data_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_cfi_flash <= read_n_to_the_cfi_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_cfi_flash <= select_n_to_the_cfi_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[0] <= tri_state_bridge_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[1] <= tri_state_bridge_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[2] <= tri_state_bridge_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[3] <= tri_state_bridge_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[4] <= tri_state_bridge_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[5] <= tri_state_bridge_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[6] <= tri_state_bridge_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[7] <= tri_state_bridge_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[8] <= tri_state_bridge_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[9] <= tri_state_bridge_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[10] <= tri_state_bridge_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[11] <= tri_state_bridge_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[12] <= tri_state_bridge_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[13] <= tri_state_bridge_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[14] <= tri_state_bridge_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[15] <= tri_state_bridge_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[16] <= tri_state_bridge_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[17] <= tri_state_bridge_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[18] <= tri_state_bridge_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[19] <= tri_state_bridge_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[20] <= tri_state_bridge_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[21] <= tri_state_bridge_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_address[22] <= tri_state_bridge_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_data[0] <> tri_state_bridge_data[0]
tri_state_bridge_data[1] <> tri_state_bridge_data[1]
tri_state_bridge_data[2] <> tri_state_bridge_data[2]
tri_state_bridge_data[3] <> tri_state_bridge_data[3]
tri_state_bridge_data[4] <> tri_state_bridge_data[4]
tri_state_bridge_data[5] <> tri_state_bridge_data[5]
tri_state_bridge_data[6] <> tri_state_bridge_data[6]
tri_state_bridge_data[7] <> tri_state_bridge_data[7]
write_n_to_the_cfi_flash <= write_n_to_the_cfi_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga_avalon_streaming_sink_arbitrator:the_vga_avalon_streaming_sink
clk => ~NO_FANOUT~
lcd_pixel_converter_out_data[0] => vga_avalon_streaming_sink_data[0].DATAIN
lcd_pixel_converter_out_data[1] => vga_avalon_streaming_sink_data[1].DATAIN
lcd_pixel_converter_out_data[2] => vga_avalon_streaming_sink_data[2].DATAIN
lcd_pixel_converter_out_data[3] => vga_avalon_streaming_sink_data[3].DATAIN
lcd_pixel_converter_out_data[4] => vga_avalon_streaming_sink_data[4].DATAIN
lcd_pixel_converter_out_data[5] => vga_avalon_streaming_sink_data[5].DATAIN
lcd_pixel_converter_out_data[6] => vga_avalon_streaming_sink_data[6].DATAIN
lcd_pixel_converter_out_data[7] => vga_avalon_streaming_sink_data[7].DATAIN
lcd_pixel_converter_out_data[8] => vga_avalon_streaming_sink_data[8].DATAIN
lcd_pixel_converter_out_data[9] => vga_avalon_streaming_sink_data[9].DATAIN
lcd_pixel_converter_out_data[10] => vga_avalon_streaming_sink_data[10].DATAIN
lcd_pixel_converter_out_data[11] => vga_avalon_streaming_sink_data[11].DATAIN
lcd_pixel_converter_out_data[12] => vga_avalon_streaming_sink_data[12].DATAIN
lcd_pixel_converter_out_data[13] => vga_avalon_streaming_sink_data[13].DATAIN
lcd_pixel_converter_out_data[14] => vga_avalon_streaming_sink_data[14].DATAIN
lcd_pixel_converter_out_data[15] => vga_avalon_streaming_sink_data[15].DATAIN
lcd_pixel_converter_out_data[16] => vga_avalon_streaming_sink_data[16].DATAIN
lcd_pixel_converter_out_data[17] => vga_avalon_streaming_sink_data[17].DATAIN
lcd_pixel_converter_out_data[18] => vga_avalon_streaming_sink_data[18].DATAIN
lcd_pixel_converter_out_data[19] => vga_avalon_streaming_sink_data[19].DATAIN
lcd_pixel_converter_out_data[20] => vga_avalon_streaming_sink_data[20].DATAIN
lcd_pixel_converter_out_data[21] => vga_avalon_streaming_sink_data[21].DATAIN
lcd_pixel_converter_out_data[22] => vga_avalon_streaming_sink_data[22].DATAIN
lcd_pixel_converter_out_data[23] => vga_avalon_streaming_sink_data[23].DATAIN
lcd_pixel_converter_out_empty => vga_avalon_streaming_sink_empty.DATAIN
lcd_pixel_converter_out_endofpacket => vga_avalon_streaming_sink_endofpacket.DATAIN
lcd_pixel_converter_out_startofpacket => vga_avalon_streaming_sink_startofpacket.DATAIN
lcd_pixel_converter_out_valid => vga_avalon_streaming_sink_valid.DATAIN
reset_n => vga_avalon_streaming_sink_reset_n.DATAIN
vga_avalon_streaming_sink_ready => vga_avalon_streaming_sink_ready_from_sa.DATAIN
vga_avalon_streaming_sink_data[0] <= lcd_pixel_converter_out_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[1] <= lcd_pixel_converter_out_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[2] <= lcd_pixel_converter_out_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[3] <= lcd_pixel_converter_out_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[4] <= lcd_pixel_converter_out_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[5] <= lcd_pixel_converter_out_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[6] <= lcd_pixel_converter_out_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[7] <= lcd_pixel_converter_out_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[8] <= lcd_pixel_converter_out_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[9] <= lcd_pixel_converter_out_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[10] <= lcd_pixel_converter_out_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[11] <= lcd_pixel_converter_out_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[12] <= lcd_pixel_converter_out_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[13] <= lcd_pixel_converter_out_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[14] <= lcd_pixel_converter_out_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[15] <= lcd_pixel_converter_out_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[16] <= lcd_pixel_converter_out_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[17] <= lcd_pixel_converter_out_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[18] <= lcd_pixel_converter_out_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[19] <= lcd_pixel_converter_out_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[20] <= lcd_pixel_converter_out_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[21] <= lcd_pixel_converter_out_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[22] <= lcd_pixel_converter_out_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_data[23] <= lcd_pixel_converter_out_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_empty <= lcd_pixel_converter_out_empty.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_endofpacket <= lcd_pixel_converter_out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_ready_from_sa <= vga_avalon_streaming_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_startofpacket <= lcd_pixel_converter_out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
vga_avalon_streaming_sink_valid <= lcd_pixel_converter_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga
ready_out <= VGA_SINK:vga.ready_out
valid_in => valid_in.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
sop_in => sop_in.IN1
eop_in => eop_in.IN1
empty_in => empty_in.IN1
vga_clk <= VGA_SINK:vga.vga_clk
vga_de <= VGA_SINK:vga.vga_de
vga_r[0] <= VGA_SINK:vga.vga_r
vga_r[1] <= VGA_SINK:vga.vga_r
vga_r[2] <= VGA_SINK:vga.vga_r
vga_r[3] <= VGA_SINK:vga.vga_r
vga_r[4] <= VGA_SINK:vga.vga_r
vga_r[5] <= VGA_SINK:vga.vga_r
vga_r[6] <= VGA_SINK:vga.vga_r
vga_r[7] <= VGA_SINK:vga.vga_r
vga_g[0] <= VGA_SINK:vga.vga_g
vga_g[1] <= VGA_SINK:vga.vga_g
vga_g[2] <= VGA_SINK:vga.vga_g
vga_g[3] <= VGA_SINK:vga.vga_g
vga_g[4] <= VGA_SINK:vga.vga_g
vga_g[5] <= VGA_SINK:vga.vga_g
vga_g[6] <= VGA_SINK:vga.vga_g
vga_g[7] <= VGA_SINK:vga.vga_g
vga_b[0] <= VGA_SINK:vga.vga_b
vga_b[1] <= VGA_SINK:vga.vga_b
vga_b[2] <= VGA_SINK:vga.vga_b
vga_b[3] <= VGA_SINK:vga.vga_b
vga_b[4] <= VGA_SINK:vga.vga_b
vga_b[5] <= VGA_SINK:vga.vga_b
vga_b[6] <= VGA_SINK:vga.vga_b
vga_b[7] <= VGA_SINK:vga.vga_b
vga_hs <= VGA_SINK:vga.vga_hs
vga_vs <= VGA_SINK:vga.vga_vs
clk => clk.IN1
reset_n => reset_n.IN1


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga
clk => vga_clk.IN1
reset_n => reset_n.IN1
ready_out <= ready_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_in => always0.IN0
valid_in => always0.IN0
valid_in => query_pixel.IN1
data_in[0] => vga_data_1.DATAB
data_in[1] => vga_data_1.DATAB
data_in[2] => vga_data_1.DATAB
data_in[3] => vga_data_1.DATAB
data_in[4] => vga_data_1.DATAB
data_in[5] => vga_data_1.DATAB
data_in[6] => vga_data_1.DATAB
data_in[7] => vga_data_1.DATAB
data_in[8] => vga_data_1.DATAB
data_in[9] => vga_data_1.DATAB
data_in[10] => vga_data_1.DATAB
data_in[11] => vga_data_1.DATAB
data_in[12] => vga_data_1.DATAB
data_in[13] => vga_data_1.DATAB
data_in[14] => vga_data_1.DATAB
data_in[15] => vga_data_1.DATAB
data_in[16] => vga_data_1.DATAB
data_in[17] => vga_data_1.DATAB
data_in[18] => vga_data_1.DATAB
data_in[19] => vga_data_1.DATAB
data_in[20] => vga_data_1.DATAB
data_in[21] => vga_data_1.DATAB
data_in[22] => vga_data_1.DATAB
data_in[23] => vga_data_1.DATAB
sop_in => always0.IN1
eop_in => always0.IN1
empty_in => ~NO_FANOUT~
vga_clk <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_de <= vga_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|vga:the_vga|VGA_SINK:vga|vga_time_generator:vga_time_generator_instance
clk => f0_to_f1.CLK
clk => v_interlaced.CLK
clk => v_sync_polarity.CLK
clk => v_total[0].CLK
clk => v_total[1].CLK
clk => v_total[2].CLK
clk => v_total[3].CLK
clk => v_total[4].CLK
clk => v_total[5].CLK
clk => v_total[6].CLK
clk => v_total[7].CLK
clk => v_total[8].CLK
clk => v_total[9].CLK
clk => v_total[10].CLK
clk => v_total[11].CLK
clk => v_pixel_end[0].CLK
clk => v_pixel_end[1].CLK
clk => v_pixel_end[2].CLK
clk => v_pixel_end[3].CLK
clk => v_pixel_end[4].CLK
clk => v_pixel_end[5].CLK
clk => v_pixel_end[6].CLK
clk => v_pixel_end[7].CLK
clk => v_pixel_end[8].CLK
clk => v_pixel_end[9].CLK
clk => v_pixel_end[10].CLK
clk => v_pixel_end[11].CLK
clk => v_pixel_start[0].CLK
clk => v_pixel_start[1].CLK
clk => v_pixel_start[2].CLK
clk => v_pixel_start[3].CLK
clk => v_pixel_start[4].CLK
clk => v_pixel_start[5].CLK
clk => v_pixel_start[6].CLK
clk => v_pixel_start[7].CLK
clk => v_pixel_start[8].CLK
clk => v_pixel_start[9].CLK
clk => v_pixel_start[10].CLK
clk => v_pixel_start[11].CLK
clk => v_cur_disp[0].CLK
clk => v_cur_disp[1].CLK
clk => v_cur_disp[2].CLK
clk => v_cur_disp[3].CLK
clk => v_cur_disp[4].CLK
clk => v_cur_disp[5].CLK
clk => v_cur_disp[6].CLK
clk => v_cur_disp[7].CLK
clk => v_cur_disp[8].CLK
clk => v_cur_disp[9].CLK
clk => v_cur_disp[10].CLK
clk => v_cur_disp[11].CLK
clk => pixel_i_odd_frame~reg0.CLK
clk => pixel_y[0]~reg0.CLK
clk => pixel_y[1]~reg0.CLK
clk => pixel_y[2]~reg0.CLK
clk => pixel_y[3]~reg0.CLK
clk => pixel_y[4]~reg0.CLK
clk => pixel_y[5]~reg0.CLK
clk => pixel_y[6]~reg0.CLK
clk => pixel_y[7]~reg0.CLK
clk => pixel_y[8]~reg0.CLK
clk => pixel_y[9]~reg0.CLK
clk => pixel_y[10]~reg0.CLK
clk => pixel_y[11]~reg0.CLK
clk => vga_v_de.CLK
clk => vga_vs~reg0.CLK
clk => v_counter[0].CLK
clk => v_counter[1].CLK
clk => v_counter[2].CLK
clk => v_counter[3].CLK
clk => v_counter[4].CLK
clk => v_counter[5].CLK
clk => v_counter[6].CLK
clk => v_counter[7].CLK
clk => v_counter[8].CLK
clk => v_counter[9].CLK
clk => v_counter[10].CLK
clk => v_counter[11].CLK
clk => h_sync_polarity.CLK
clk => h_pixel_end[0].CLK
clk => h_pixel_end[1].CLK
clk => h_pixel_end[2].CLK
clk => h_pixel_end[3].CLK
clk => h_pixel_end[4].CLK
clk => h_pixel_end[5].CLK
clk => h_pixel_end[6].CLK
clk => h_pixel_end[7].CLK
clk => h_pixel_end[8].CLK
clk => h_pixel_end[9].CLK
clk => h_pixel_end[10].CLK
clk => h_pixel_end[11].CLK
clk => h_pixel_start[0].CLK
clk => h_pixel_start[1].CLK
clk => h_pixel_start[2].CLK
clk => h_pixel_start[3].CLK
clk => h_pixel_start[4].CLK
clk => h_pixel_start[5].CLK
clk => h_pixel_start[6].CLK
clk => h_pixel_start[7].CLK
clk => h_pixel_start[8].CLK
clk => h_pixel_start[9].CLK
clk => h_pixel_start[10].CLK
clk => h_pixel_start[11].CLK
clk => h_total_half[0].CLK
clk => h_total_half[1].CLK
clk => h_total_half[2].CLK
clk => h_total_half[3].CLK
clk => h_total_half[4].CLK
clk => h_total_half[5].CLK
clk => h_total_half[6].CLK
clk => h_total_half[7].CLK
clk => h_total_half[8].CLK
clk => h_total_half[9].CLK
clk => h_total_half[10].CLK
clk => h_total_half[11].CLK
clk => h_total[0].CLK
clk => h_total[1].CLK
clk => h_total[2].CLK
clk => h_total[3].CLK
clk => h_total[4].CLK
clk => h_total[5].CLK
clk => h_total[6].CLK
clk => h_total[7].CLK
clk => h_total[8].CLK
clk => h_total[9].CLK
clk => h_total[10].CLK
clk => h_total[11].CLK
clk => h_cur_disp[0].CLK
clk => h_cur_disp[1].CLK
clk => h_cur_disp[2].CLK
clk => h_cur_disp[3].CLK
clk => h_cur_disp[4].CLK
clk => h_cur_disp[5].CLK
clk => h_cur_disp[6].CLK
clk => h_cur_disp[7].CLK
clk => h_cur_disp[8].CLK
clk => h_cur_disp[9].CLK
clk => h_cur_disp[10].CLK
clk => h_cur_disp[11].CLK
clk => pixel_x[0]~reg0.CLK
clk => pixel_x[1]~reg0.CLK
clk => pixel_x[2]~reg0.CLK
clk => pixel_x[3]~reg0.CLK
clk => pixel_x[4]~reg0.CLK
clk => pixel_x[5]~reg0.CLK
clk => pixel_x[6]~reg0.CLK
clk => pixel_x[7]~reg0.CLK
clk => pixel_x[8]~reg0.CLK
clk => pixel_x[9]~reg0.CLK
clk => pixel_x[10]~reg0.CLK
clk => pixel_x[11]~reg0.CLK
clk => vga_h_de.CLK
clk => vga_hs~reg0.CLK
clk => h_counter[0].CLK
clk => h_counter[1].CLK
clk => h_counter[2].CLK
clk => h_counter[3].CLK
clk => h_counter[4].CLK
clk => h_counter[5].CLK
clk => h_counter[6].CLK
clk => h_counter[7].CLK
clk => h_counter[8].CLK
clk => h_counter[9].CLK
clk => h_counter[10].CLK
clk => h_counter[11].CLK
reset_n => h_cur_disp[0].ACLR
reset_n => h_cur_disp[1].ACLR
reset_n => h_cur_disp[2].ACLR
reset_n => h_cur_disp[3].ACLR
reset_n => h_cur_disp[4].ACLR
reset_n => h_cur_disp[5].ACLR
reset_n => h_cur_disp[6].ACLR
reset_n => h_cur_disp[7].ACLR
reset_n => h_cur_disp[8].ACLR
reset_n => h_cur_disp[9].ACLR
reset_n => h_cur_disp[10].ACLR
reset_n => h_cur_disp[11].ACLR
reset_n => pixel_x[0]~reg0.PRESET
reset_n => pixel_x[1]~reg0.PRESET
reset_n => pixel_x[2]~reg0.PRESET
reset_n => pixel_x[3]~reg0.PRESET
reset_n => pixel_x[4]~reg0.PRESET
reset_n => pixel_x[5]~reg0.PRESET
reset_n => pixel_x[6]~reg0.PRESET
reset_n => pixel_x[7]~reg0.PRESET
reset_n => pixel_x[8]~reg0.PRESET
reset_n => pixel_x[9]~reg0.PRESET
reset_n => pixel_x[10]~reg0.PRESET
reset_n => pixel_x[11]~reg0.PRESET
reset_n => vga_h_de.ACLR
reset_n => vga_hs~reg0.ALOAD
reset_n => h_counter[0].ACLR
reset_n => h_counter[1].ACLR
reset_n => h_counter[2].ACLR
reset_n => h_counter[3].ACLR
reset_n => h_counter[4].ACLR
reset_n => h_counter[5].ACLR
reset_n => h_counter[6].ACLR
reset_n => h_counter[7].ACLR
reset_n => h_counter[8].ACLR
reset_n => h_counter[9].ACLR
reset_n => h_counter[10].ACLR
reset_n => h_counter[11].ACLR
reset_n => v_cur_disp[0].ACLR
reset_n => v_cur_disp[1].ACLR
reset_n => v_cur_disp[2].ACLR
reset_n => v_cur_disp[3].ACLR
reset_n => v_cur_disp[4].ACLR
reset_n => v_cur_disp[5].ACLR
reset_n => v_cur_disp[6].ACLR
reset_n => v_cur_disp[7].ACLR
reset_n => v_cur_disp[8].ACLR
reset_n => v_cur_disp[9].ACLR
reset_n => v_cur_disp[10].ACLR
reset_n => v_cur_disp[11].ACLR
reset_n => pixel_i_odd_frame~reg0.ACLR
reset_n => pixel_y[0]~reg0.PRESET
reset_n => pixel_y[1]~reg0.PRESET
reset_n => pixel_y[2]~reg0.PRESET
reset_n => pixel_y[3]~reg0.PRESET
reset_n => pixel_y[4]~reg0.PRESET
reset_n => pixel_y[5]~reg0.PRESET
reset_n => pixel_y[6]~reg0.PRESET
reset_n => pixel_y[7]~reg0.PRESET
reset_n => pixel_y[8]~reg0.PRESET
reset_n => pixel_y[9]~reg0.PRESET
reset_n => pixel_y[10]~reg0.PRESET
reset_n => pixel_y[11]~reg0.PRESET
reset_n => vga_v_de.ACLR
reset_n => vga_vs~reg0.ALOAD
reset_n => v_counter[0].ACLR
reset_n => v_counter[1].ACLR
reset_n => v_counter[2].ACLR
reset_n => v_counter[3].ACLR
reset_n => v_counter[4].ACLR
reset_n => v_counter[5].ACLR
reset_n => v_counter[6].ACLR
reset_n => v_counter[7].ACLR
reset_n => v_counter[8].ACLR
reset_n => v_counter[9].ACLR
reset_n => v_counter[10].ACLR
reset_n => v_counter[11].ACLR
reset_n => h_total[11].ENA
reset_n => h_total[10].ENA
reset_n => h_total[9].ENA
reset_n => h_total[8].ENA
reset_n => h_total[7].ENA
reset_n => h_total[6].ENA
reset_n => h_total[5].ENA
reset_n => h_total[4].ENA
reset_n => h_total[3].ENA
reset_n => h_total[2].ENA
reset_n => h_total[1].ENA
reset_n => h_total[0].ENA
reset_n => h_total_half[11].ENA
reset_n => h_total_half[10].ENA
reset_n => h_total_half[9].ENA
reset_n => h_total_half[8].ENA
reset_n => h_total_half[7].ENA
reset_n => h_total_half[6].ENA
reset_n => h_total_half[5].ENA
reset_n => h_total_half[4].ENA
reset_n => h_total_half[3].ENA
reset_n => h_total_half[2].ENA
reset_n => h_total_half[1].ENA
reset_n => h_total_half[0].ENA
reset_n => h_pixel_start[11].ENA
reset_n => h_pixel_start[10].ENA
reset_n => h_pixel_start[9].ENA
reset_n => h_pixel_start[8].ENA
reset_n => h_pixel_start[7].ENA
reset_n => h_pixel_start[6].ENA
reset_n => h_pixel_start[5].ENA
reset_n => h_pixel_start[4].ENA
reset_n => h_pixel_start[3].ENA
reset_n => h_pixel_start[2].ENA
reset_n => h_pixel_start[1].ENA
reset_n => h_pixel_start[0].ENA
reset_n => h_pixel_end[11].ENA
reset_n => h_pixel_end[10].ENA
reset_n => h_pixel_end[9].ENA
reset_n => h_pixel_end[8].ENA
reset_n => h_pixel_end[7].ENA
reset_n => h_pixel_end[6].ENA
reset_n => h_pixel_end[5].ENA
reset_n => h_pixel_end[4].ENA
reset_n => h_pixel_end[3].ENA
reset_n => h_pixel_end[2].ENA
reset_n => h_pixel_end[1].ENA
reset_n => h_pixel_end[0].ENA
reset_n => f0_to_f1.ENA
reset_n => h_sync_polarity.ENA
reset_n => v_pixel_start[11].ENA
reset_n => v_pixel_start[10].ENA
reset_n => v_pixel_start[9].ENA
reset_n => v_pixel_start[8].ENA
reset_n => v_pixel_start[7].ENA
reset_n => v_pixel_start[6].ENA
reset_n => v_pixel_start[5].ENA
reset_n => v_pixel_start[4].ENA
reset_n => v_pixel_start[3].ENA
reset_n => v_pixel_start[2].ENA
reset_n => v_pixel_start[1].ENA
reset_n => v_pixel_start[0].ENA
reset_n => v_pixel_end[11].ENA
reset_n => v_pixel_end[10].ENA
reset_n => v_pixel_end[9].ENA
reset_n => v_pixel_end[8].ENA
reset_n => v_pixel_end[7].ENA
reset_n => v_pixel_end[6].ENA
reset_n => v_pixel_end[5].ENA
reset_n => v_pixel_end[4].ENA
reset_n => v_pixel_end[3].ENA
reset_n => v_pixel_end[2].ENA
reset_n => v_pixel_end[1].ENA
reset_n => v_pixel_end[0].ENA
reset_n => v_total[11].ENA
reset_n => v_total[10].ENA
reset_n => v_total[9].ENA
reset_n => v_total[8].ENA
reset_n => v_total[7].ENA
reset_n => v_total[6].ENA
reset_n => v_total[5].ENA
reset_n => v_total[4].ENA
reset_n => v_total[3].ENA
reset_n => v_total[2].ENA
reset_n => v_total[1].ENA
reset_n => v_total[0].ENA
reset_n => v_sync_polarity.ENA
reset_n => v_interlaced.ENA
h_disp[0] => Equal1.IN11
h_disp[0] => Add1.IN12
h_disp[0] => Add5.IN24
h_disp[0] => h_cur_disp[0].DATAIN
h_disp[1] => Equal1.IN10
h_disp[1] => Add1.IN11
h_disp[1] => Add5.IN23
h_disp[1] => h_cur_disp[1].DATAIN
h_disp[2] => Equal1.IN9
h_disp[2] => Add1.IN10
h_disp[2] => Add5.IN22
h_disp[2] => h_cur_disp[2].DATAIN
h_disp[3] => Equal1.IN8
h_disp[3] => Add1.IN9
h_disp[3] => Add5.IN21
h_disp[3] => h_cur_disp[3].DATAIN
h_disp[4] => Equal1.IN7
h_disp[4] => Add1.IN8
h_disp[4] => Add5.IN20
h_disp[4] => h_cur_disp[4].DATAIN
h_disp[5] => Equal1.IN6
h_disp[5] => Add1.IN7
h_disp[5] => Add5.IN19
h_disp[5] => h_cur_disp[5].DATAIN
h_disp[6] => Equal1.IN5
h_disp[6] => Add1.IN6
h_disp[6] => Add5.IN18
h_disp[6] => h_cur_disp[6].DATAIN
h_disp[7] => Equal1.IN4
h_disp[7] => Add1.IN5
h_disp[7] => Add5.IN17
h_disp[7] => h_cur_disp[7].DATAIN
h_disp[8] => Equal1.IN3
h_disp[8] => Add1.IN4
h_disp[8] => Add5.IN16
h_disp[8] => h_cur_disp[8].DATAIN
h_disp[9] => Equal1.IN2
h_disp[9] => Add1.IN3
h_disp[9] => Add5.IN15
h_disp[9] => h_cur_disp[9].DATAIN
h_disp[10] => Equal1.IN1
h_disp[10] => Add1.IN2
h_disp[10] => Add5.IN14
h_disp[10] => h_cur_disp[10].DATAIN
h_disp[11] => Equal1.IN0
h_disp[11] => Add1.IN1
h_disp[11] => Add5.IN13
h_disp[11] => h_cur_disp[11].DATAIN
h_fporch[0] => Add1.IN24
h_fporch[1] => Add1.IN23
h_fporch[2] => Add1.IN22
h_fporch[3] => Add1.IN21
h_fporch[4] => Add1.IN20
h_fporch[5] => Add1.IN19
h_fporch[6] => Add1.IN18
h_fporch[7] => Add1.IN17
h_fporch[8] => Add1.IN16
h_fporch[9] => Add1.IN15
h_fporch[10] => Add1.IN14
h_fporch[11] => Add1.IN13
h_sync[0] => Add2.IN24
h_sync[0] => Add4.IN12
h_sync[0] => LessThan2.IN12
h_sync[1] => Add2.IN23
h_sync[1] => Add4.IN11
h_sync[1] => LessThan2.IN11
h_sync[2] => Add2.IN22
h_sync[2] => Add4.IN10
h_sync[2] => LessThan2.IN10
h_sync[3] => Add2.IN21
h_sync[3] => Add4.IN9
h_sync[3] => LessThan2.IN9
h_sync[4] => Add2.IN20
h_sync[4] => Add4.IN8
h_sync[4] => LessThan2.IN8
h_sync[5] => Add2.IN19
h_sync[5] => Add4.IN7
h_sync[5] => LessThan2.IN7
h_sync[6] => Add2.IN18
h_sync[6] => Add4.IN6
h_sync[6] => LessThan2.IN6
h_sync[7] => Add2.IN17
h_sync[7] => Add4.IN5
h_sync[7] => LessThan2.IN5
h_sync[8] => Add2.IN16
h_sync[8] => Add4.IN4
h_sync[8] => LessThan2.IN4
h_sync[9] => Add2.IN15
h_sync[9] => Add4.IN3
h_sync[9] => LessThan2.IN3
h_sync[10] => Add2.IN14
h_sync[10] => Add4.IN2
h_sync[10] => LessThan2.IN2
h_sync[11] => Add2.IN13
h_sync[11] => Add4.IN1
h_sync[11] => LessThan2.IN1
h_bporch[0] => Add3.IN24
h_bporch[0] => Add4.IN24
h_bporch[1] => Add3.IN23
h_bporch[1] => Add4.IN23
h_bporch[2] => Add3.IN22
h_bporch[2] => Add4.IN22
h_bporch[3] => Add3.IN21
h_bporch[3] => Add4.IN21
h_bporch[4] => Add3.IN20
h_bporch[4] => Add4.IN20
h_bporch[5] => Add3.IN19
h_bporch[5] => Add4.IN19
h_bporch[6] => Add3.IN18
h_bporch[6] => Add4.IN18
h_bporch[7] => Add3.IN17
h_bporch[7] => Add4.IN17
h_bporch[8] => Add3.IN16
h_bporch[8] => Add4.IN16
h_bporch[9] => Add3.IN15
h_bporch[9] => Add4.IN15
h_bporch[10] => Add3.IN14
h_bporch[10] => Add4.IN14
h_bporch[11] => Add3.IN13
h_bporch[11] => Add4.IN13
v_disp[0] => v_field_disp[0].DATAA
v_disp[0] => Equal2.IN11
v_disp[0] => v_cur_disp[0].DATAIN
v_disp[1] => v_field_disp[1].DATAA
v_disp[1] => v_field_disp[0].DATAB
v_disp[1] => Equal2.IN10
v_disp[1] => v_cur_disp[1].DATAIN
v_disp[2] => v_field_disp[2].DATAA
v_disp[2] => v_field_disp[1].DATAB
v_disp[2] => Equal2.IN9
v_disp[2] => v_cur_disp[2].DATAIN
v_disp[3] => v_field_disp[3].DATAA
v_disp[3] => v_field_disp[2].DATAB
v_disp[3] => Equal2.IN8
v_disp[3] => v_cur_disp[3].DATAIN
v_disp[4] => v_field_disp[4].DATAA
v_disp[4] => v_field_disp[3].DATAB
v_disp[4] => Equal2.IN7
v_disp[4] => v_cur_disp[4].DATAIN
v_disp[5] => v_field_disp[5].DATAA
v_disp[5] => v_field_disp[4].DATAB
v_disp[5] => Equal2.IN6
v_disp[5] => v_cur_disp[5].DATAIN
v_disp[6] => v_field_disp[6].DATAA
v_disp[6] => v_field_disp[5].DATAB
v_disp[6] => Equal2.IN5
v_disp[6] => v_cur_disp[6].DATAIN
v_disp[7] => v_field_disp[7].DATAA
v_disp[7] => v_field_disp[6].DATAB
v_disp[7] => Equal2.IN4
v_disp[7] => v_cur_disp[7].DATAIN
v_disp[8] => v_field_disp[8].DATAA
v_disp[8] => v_field_disp[7].DATAB
v_disp[8] => Equal2.IN3
v_disp[8] => v_cur_disp[8].DATAIN
v_disp[9] => v_field_disp[9].DATAA
v_disp[9] => v_field_disp[8].DATAB
v_disp[9] => Equal2.IN2
v_disp[9] => v_cur_disp[9].DATAIN
v_disp[10] => v_field_disp[10].DATAA
v_disp[10] => v_field_disp[9].DATAB
v_disp[10] => Equal2.IN1
v_disp[10] => v_cur_disp[10].DATAIN
v_disp[11] => v_field_disp[11].DATAA
v_disp[11] => v_field_disp[10].DATAB
v_disp[11] => Equal2.IN0
v_disp[11] => v_cur_disp[11].DATAIN
v_fporch[0] => Add8.IN24
v_fporch[1] => Add8.IN23
v_fporch[2] => Add8.IN22
v_fporch[3] => Add8.IN21
v_fporch[4] => Add8.IN20
v_fporch[5] => Add8.IN19
v_fporch[6] => Add8.IN18
v_fporch[7] => Add8.IN17
v_fporch[8] => Add8.IN16
v_fporch[9] => Add8.IN15
v_fporch[10] => Add8.IN14
v_fporch[11] => Add8.IN13
v_sync[0] => Add9.IN12
v_sync[0] => LessThan6.IN12
v_sync[1] => Add9.IN11
v_sync[1] => LessThan6.IN11
v_sync[2] => Add9.IN10
v_sync[2] => LessThan6.IN10
v_sync[3] => Add9.IN9
v_sync[3] => LessThan6.IN9
v_sync[4] => Add9.IN8
v_sync[4] => LessThan6.IN8
v_sync[5] => Add9.IN7
v_sync[5] => LessThan6.IN7
v_sync[6] => Add9.IN6
v_sync[6] => LessThan6.IN6
v_sync[7] => Add9.IN5
v_sync[7] => LessThan6.IN5
v_sync[8] => Add9.IN4
v_sync[8] => LessThan6.IN4
v_sync[9] => Add9.IN3
v_sync[9] => LessThan6.IN3
v_sync[10] => Add9.IN2
v_sync[10] => LessThan6.IN2
v_sync[11] => Add9.IN1
v_sync[11] => LessThan6.IN1
v_bporch[0] => Add9.IN24
v_bporch[1] => Add9.IN23
v_bporch[2] => Add9.IN22
v_bporch[3] => Add9.IN21
v_bporch[4] => Add9.IN20
v_bporch[5] => Add9.IN19
v_bporch[6] => Add9.IN18
v_bporch[7] => Add9.IN17
v_bporch[8] => Add9.IN16
v_bporch[9] => Add9.IN15
v_bporch[10] => Add9.IN14
v_bporch[11] => Add9.IN13
hs_polarity => h_sync_polarity.DATAB
hs_polarity => vga_hs~reg0.ADATA
hs_polarity => vga_hs.DATAB
vs_polarity => v_sync_polarity.DATAB
vs_polarity => vga_vs~reg0.ADATA
vs_polarity => vga_vs.DATAB
frame_interlaced => v_field_disp[11].OUTPUTSELECT
frame_interlaced => v_field_disp[10].OUTPUTSELECT
frame_interlaced => v_field_disp[9].OUTPUTSELECT
frame_interlaced => v_field_disp[8].OUTPUTSELECT
frame_interlaced => v_field_disp[7].OUTPUTSELECT
frame_interlaced => v_field_disp[6].OUTPUTSELECT
frame_interlaced => v_field_disp[5].OUTPUTSELECT
frame_interlaced => v_field_disp[4].OUTPUTSELECT
frame_interlaced => v_field_disp[3].OUTPUTSELECT
frame_interlaced => v_field_disp[2].OUTPUTSELECT
frame_interlaced => v_field_disp[1].OUTPUTSELECT
frame_interlaced => v_field_disp[0].OUTPUTSELECT
frame_interlaced => v_interlaced.DATAB
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_de <= vga_de.DB_MAX_OUTPUT_PORT_TYPE
pixel_i_odd_frame <= pixel_i_odd_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[0] <= pixel_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= pixel_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= pixel_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= pixel_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= pixel_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= pixel_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= pixel_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= pixel_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= pixel_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= pixel_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[10] <= pixel_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[11] <= pixel_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= pixel_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= pixel_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= pixel_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= pixel_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= pixel_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= pixel_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= pixel_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= pixel_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= pixel_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= pixel_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[10] <= pixel_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[11] <= pixel_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tPad_Starter|tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


