// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FC_CIF_0_2_FC_CIF_0_2,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3954,HLS_SYN_LUT=7929,HLS_VERSION=2023_2}" *)

module FC_CIF_0_2 (
        ap_clk,
        ap_rst_n,
        in_stream_a_TDATA,
        in_stream_a_TVALID,
        in_stream_a_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_stream_a_TDATA;
input   in_stream_a_TVALID;
output   in_stream_a_TREADY;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] B_COL;
reg   [31:0] B_ROW;
reg   [31:0] OFMDim_current;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
reg   [5:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
wire   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
reg   [5:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
wire   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2;
reg   [15:0] FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0;
reg   [15:0] FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2;
reg   [15:0] p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3;
reg    in_stream_a_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
wire   [31:0] grp_fu_629_p2;
reg   [31:0] reg_642;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state21;
wire   [31:0] grp_fu_647_p2;
reg   [31:0] reg_654;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state22;
wire   [31:0] valIn_a_data_fu_659_p1;
reg   [31:0] valIn_a_data_reg_889;
wire   [31:0] valIn_a_data_1_fu_663_p1;
reg   [31:0] valIn_a_data_1_reg_893;
wire  signed [31:0] valIn_a_data_2_fu_667_p1;
reg  signed [31:0] valIn_a_data_2_reg_899;
wire  signed [31:0] valIn_a_data_3_fu_671_p1;
reg  signed [31:0] valIn_a_data_3_reg_907;
wire  signed [31:0] valIn_a_data_4_fu_675_p1;
reg   [31:0] valIn_a_data_4_reg_913;
wire   [31:0] valIn_a_data_5_fu_679_p1;
reg   [31:0] valIn_a_data_5_reg_921;
wire  signed [31:0] KER_size_0_fu_714_p2;
reg  signed [31:0] KER_size_0_reg_953;
wire    ap_CS_fsm_state11;
wire   [31:0] sub151_fu_735_p2;
reg   [31:0] sub151_reg_971;
wire   [31:0] sub154_fu_741_p2;
reg   [31:0] sub154_reg_976;
wire   [33:0] tmp_18_fu_746_p3;
reg   [33:0] tmp_18_reg_982;
wire   [63:0] grp_fu_625_p2;
reg   [63:0] bound11_reg_987;
wire   [0:0] or_ln168_fu_834_p2;
reg   [0:0] or_ln168_reg_995;
wire    ap_CS_fsm_state13;
wire  signed [31:0] grp_fu_633_p2;
reg  signed [31:0] mul_ln101_reg_1000;
wire    ap_CS_fsm_state19;
wire   [31:0] sub_fu_875_p2;
reg   [31:0] sub_reg_1005;
wire  signed [31:0] KER_size_1_fu_881_p2;
reg  signed [31:0] KER_size_1_reg_1010;
wire    ap_CS_fsm_state24;
wire   [31:0] KER_bound_fu_885_p2;
reg   [31:0] KER_bound_reg_1015;
wire    ap_CS_fsm_state25;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_done;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_idle;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_ready;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_in_stream_a_TREADY;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_done;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_idle;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_ready;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TREADY;
wire   [63:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TDATA;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TVALID;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
wire    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_done;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_idle;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_ready;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TREADY;
wire   [63:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TDATA;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TVALID;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_in_stream_a_TREADY;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0;
wire   [5:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
wire   [15:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_done;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_idle;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_ready;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TREADY;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_in_stream_a_TREADY;
wire   [63:0] grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TDATA;
wire    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TVALID;
reg    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg   [31:0] B_ROW_load_load_fu_727_p1;
reg    grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg;
wire    ap_CS_fsm_state16;
reg   [26:0] ap_NS_fsm;
wire    ap_NS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    ap_predicate_pred989_state9;
reg    ap_predicate_pred991_state9;
reg   [30:0] iter_fu_242;
wire   [30:0] iter_3_fu_846_p3;
reg    ap_predicate_op122_call_state13;
reg    ap_block_state13_on_subcall_done;
wire   [0:0] icmp_ln128_fu_770_p2;
reg   [31:0] num_imag_fu_246;
wire   [31:0] select_ln128_2_fu_820_p3;
reg   [63:0] indvar_flatten13_fu_250;
wire   [63:0] add_ln128_fu_775_p2;
wire   [31:0] grp_fu_625_p0;
wire   [31:0] grp_fu_625_p1;
reg  signed [31:0] grp_fu_629_p0;
reg  signed [31:0] grp_fu_629_p1;
wire    ap_CS_fsm_state20;
wire   [31:0] zext_ln136_fu_760_p1;
wire   [31:0] num_imag_2_fu_784_p2;
wire   [0:0] icmp_ln136_fu_764_p2;
wire   [0:0] cmp155_not23_fu_795_p2;
wire   [0:0] cmp155_not_mid1_fu_790_p2;
wire   [30:0] select_ln128_1_fu_808_p3;
wire   [31:0] zext_ln128_fu_816_p1;
wire   [0:0] icmp_ln168_fu_828_p2;
wire   [0:0] select_ln128_fu_800_p3;
wire   [30:0] add_ln136_fu_840_p2;
reg    grp_fu_629_ce;
reg    grp_fu_633_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_predicate_pred993_state9;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    regslice_both_out_stream_U_apdone_blk;
wire    ap_CS_fsm_state27;
wire    regslice_both_in_stream_a_U_apdone_blk;
wire   [63:0] in_stream_a_TDATA_int_regslice;
wire    in_stream_a_TVALID_int_regslice;
reg    in_stream_a_TREADY_int_regslice;
wire    regslice_both_in_stream_a_U_ack_in;
reg   [63:0] out_stream_TDATA_int_regslice;
reg    out_stream_TVALID_int_regslice;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire   [63:0] grp_fu_625_p00;
wire   [63:0] grp_fu_625_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 B_COL = 32'd10;
#0 B_ROW = 32'd64;
#0 OFMDim_current = 32'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 = 16'd0;
#0 FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 = 16'd0;
#0 FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 = 16'd0;
#0 p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 = 16'd0;
#0 ap_CS_fsm = 27'd1;
#0 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg = 1'b0;
#0 grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg = 1'b0;
#0 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg = 1'b0;
#0 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg = 1'b0;
#0 iter_fu_242 = 31'd0;
#0 num_imag_fu_246 = 32'd0;
#0 indvar_flatten13_fu_250 = 64'd0;
end

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0),
    .ce0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0),
    .we0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0),
    .q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0)
);

FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0),
    .ce0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0),
    .we0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0),
    .d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0),
    .q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0)
);

FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start),
    .ap_done(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_done),
    .ap_idle(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_idle),
    .ap_ready(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_in_stream_a_TREADY),
    .B_ROW_load(B_ROW_load_load_fu_727_p1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld)
);

FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start),
    .ap_done(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_done),
    .ap_idle(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_idle),
    .ap_ready(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_ready),
    .out_stream_TREADY(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TREADY),
    .bound4(tmp_18_reg_982),
    .out_stream_TDATA(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TDATA),
    .out_stream_TVALID(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TVALID),
    .sub151(sub151_reg_971),
    .or_ln168(or_ln168_reg_995),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0),
    .FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A(FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0(FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0(grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0(p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0)
);

FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start),
    .ap_done(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_done),
    .ap_idle(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_idle),
    .ap_ready(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .out_stream_TREADY(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TREADY),
    .sub47(reg_654),
    .out_stream_TDATA(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TDATA),
    .out_stream_TVALID(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TVALID),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_in_stream_a_TREADY),
    .sub(sub_reg_1005),
    .empty(valIn_a_data_4_reg_913),
    .mul_ln101_1(reg_642),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0),
    .FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0),
    .p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0)
);

FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7 grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start),
    .ap_done(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_done),
    .ap_idle(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_idle),
    .ap_ready(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_ready),
    .in_stream_a_TVALID(in_stream_a_TVALID_int_regslice),
    .out_stream_TREADY(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TREADY),
    .KER_bound(KER_bound_reg_1015),
    .in_stream_a_TDATA(in_stream_a_TDATA_int_regslice),
    .in_stream_a_TREADY(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_in_stream_a_TREADY),
    .out_stream_TDATA(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TDATA),
    .out_stream_TVALID(grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TVALID)
);

FC_CIF_0_2_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U211(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_625_p0),
    .din1(grp_fu_625_p1),
    .ce(1'b1),
    .dout(grp_fu_625_p2)
);

FC_CIF_0_2_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U212(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_629_p0),
    .din1(grp_fu_629_p1),
    .ce(grp_fu_629_ce),
    .dout(grp_fu_629_p2)
);

FC_CIF_0_2_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U213(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(valIn_a_data_2_reg_899),
    .din1(valIn_a_data_3_reg_907),
    .ce(grp_fu_633_ce),
    .dout(grp_fu_633_p2)
);

FC_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U214(
    .din0(valIn_a_data_4_reg_913),
    .din1(valIn_a_data_2_reg_899),
    .dout(KER_size_0_fu_714_p2)
);

FC_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U215(
    .din0(KER_size_0_reg_953),
    .din1(valIn_a_data_2_reg_899),
    .dout(KER_size_1_fu_881_p2)
);

FC_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U216(
    .din0(KER_size_1_reg_1010),
    .din1(valIn_a_data_3_reg_907),
    .dout(KER_bound_fu_885_p2)
);

FC_CIF_0_2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_stream_a_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_a_TDATA),
    .vld_in(in_stream_a_TVALID),
    .ack_in(regslice_both_in_stream_a_U_ack_in),
    .data_out(in_stream_a_TDATA_int_regslice),
    .vld_out(in_stream_a_TVALID_int_regslice),
    .ack_out(in_stream_a_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_a_U_apdone_blk)
);

FC_CIF_0_2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDATA_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state17) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_ready == 1'b1)) begin
            grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg <= 1'b1;
        end else if ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_ready == 1'b1)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_ready == 1'b1)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg <= 1'b1;
        end else if ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_ready == 1'b1)) begin
            grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred991_state9 == 1'b1))) begin
        indvar_flatten13_fu_250 <= 64'd0;
    end else if (((valIn_a_data_reg_889 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_770_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        indvar_flatten13_fu_250 <= add_ln128_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred991_state9 == 1'b1))) begin
        iter_fu_242 <= 31'd0;
    end else if (((valIn_a_data_reg_889 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_770_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        iter_fu_242 <= iter_3_fu_846_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred991_state9 == 1'b1))) begin
        num_imag_fu_246 <= 32'd0;
    end else if (((valIn_a_data_reg_889 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_770_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        num_imag_fu_246 <= select_ln128_2_fu_820_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred989_state9 == 1'b1))) begin
        B_COL <= valIn_a_data_4_reg_913;
        OFMDim_current <= valIn_a_data_5_reg_921;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        B_ROW <= grp_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        B_ROW_load_load_fu_727_p1 <= B_ROW;
        bound11_reg_987 <= grp_fu_625_p2;
        sub151_reg_971 <= sub151_fu_735_p2;
        sub154_reg_976 <= sub154_fu_741_p2;
        tmp_18_reg_982[33 : 2] <= tmp_18_fu_746_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        KER_bound_reg_1015 <= KER_bound_fu_885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        KER_size_0_reg_953 <= KER_size_0_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        KER_size_1_reg_1010 <= KER_size_1_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_predicate_pred989_state9 <= (valIn_a_data_reg_889 == 32'd5);
        ap_predicate_pred991_state9 <= (valIn_a_data_reg_889 == 32'd0);
        ap_predicate_pred993_state9 <= (~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5));
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        mul_ln101_reg_1000 <= grp_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        or_ln168_reg_995 <= or_ln168_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 <= grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_642 <= grp_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_654 <= grp_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        sub_reg_1005 <= sub_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        valIn_a_data_1_reg_893 <= valIn_a_data_1_fu_663_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        valIn_a_data_2_reg_899 <= valIn_a_data_2_fu_667_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        valIn_a_data_3_reg_907 <= valIn_a_data_3_fu_671_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        valIn_a_data_4_reg_913 <= valIn_a_data_4_fu_675_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        valIn_a_data_5_reg_921 <= valIn_a_data_5_fu_679_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        valIn_a_data_reg_889 <= valIn_a_data_fu_659_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0;
    end else begin
        FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_out_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_629_ce = 1'b1;
    end else begin
        grp_fu_629_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_629_p0 = mul_ln101_reg_1000;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_629_p0 = OFMDim_current;
    end else begin
        grp_fu_629_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_629_p1 = valIn_a_data_2_reg_899;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_629_p1 = OFMDim_current;
    end else begin
        grp_fu_629_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1)))) begin
        grp_fu_633_ce = 1'b1;
    end else begin
        grp_fu_633_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID_int_regslice;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_stream_a_TREADY_int_regslice = 1'b1;
    end else if ((~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5) & (1'b1 == ap_CS_fsm_state13))) begin
        in_stream_a_TREADY_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_in_stream_a_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        in_stream_a_TREADY_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_in_stream_a_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        in_stream_a_TREADY_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_in_stream_a_TREADY;
    end else begin
        in_stream_a_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY_int_regslice;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)))) begin
        out_stream_TDATA_int_regslice = in_stream_a_TDATA_int_regslice;
    end else if ((~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5) & (grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        out_stream_TDATA_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TDATA;
    end else if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        out_stream_TDATA_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TDATA;
    end else if (((grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        out_stream_TDATA_int_regslice = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TDATA;
    end else begin
        out_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_stream_TVALID_int_regslice = 1'b1;
    end else if ((~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5) & (1'b1 == ap_CS_fsm_state13))) begin
        out_stream_TVALID_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_stream_TVALID_int_regslice = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        out_stream_TVALID_int_regslice = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TVALID;
    end else begin
        out_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0;
    end else begin
        p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b1 == ap_block_state1) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8) | (out_stream_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred993_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred989_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state9) & (out_stream_TREADY_int_regslice == 1'b1) & (ap_predicate_pred991_state9 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done) & ((~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5)) | (~(valIn_a_data_reg_889 == 32'd5) & (icmp_ln128_fu_770_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((valIn_a_data_reg_889 == 32'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln128_fu_770_p2 == 1'd0) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (regslice_both_out_stream_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln128_fu_775_p2 = (indvar_flatten13_fu_250 + 64'd1);

assign add_ln136_fu_840_p2 = (iter_fu_242 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state17 = ap_NS_fsm[32'd16];

always @ (*) begin
    ap_block_state1 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state13_on_subcall_done = ((grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_done == 1'b0) & (ap_predicate_op122_call_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_stream_TREADY_int_regslice == 1'b0) | (in_stream_a_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_predicate_op122_call_state13 = (~(valIn_a_data_reg_889 == 32'd0) & ~(valIn_a_data_reg_889 == 32'd5));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp155_not23_fu_795_p2 = ((num_imag_fu_246 != sub154_reg_976) ? 1'b1 : 1'b0);

assign cmp155_not_mid1_fu_790_p2 = ((num_imag_2_fu_784_p2 != sub154_reg_976) ? 1'b1 : 1'b0);

assign grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start = grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg;

assign grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state18);

assign grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg;

assign grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state23);

assign grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg;

assign grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start = grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg;

assign grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state13);

assign grp_fu_625_p0 = grp_fu_625_p00;

assign grp_fu_625_p00 = valIn_a_data_1_reg_893;

assign grp_fu_625_p1 = grp_fu_625_p10;

assign grp_fu_625_p10 = reg_642;

assign grp_fu_647_p2 = ($signed(reg_642) + $signed(32'd4294967295));

assign icmp_ln128_fu_770_p2 = ((indvar_flatten13_fu_250 == bound11_reg_987) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_764_p2 = (($signed(zext_ln136_fu_760_p1) < $signed(reg_642)) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_828_p2 = ((zext_ln128_fu_816_p1 != reg_654) ? 1'b1 : 1'b0);

assign in_stream_a_TREADY = regslice_both_in_stream_a_U_ack_in;

assign iter_3_fu_846_p3 = ((icmp_ln136_fu_764_p2[0:0] == 1'b1) ? add_ln136_fu_840_p2 : 31'd1);

assign num_imag_2_fu_784_p2 = (num_imag_fu_246 + 32'd1);

assign or_ln168_fu_834_p2 = (select_ln128_fu_800_p3 | icmp_ln168_fu_828_p2);

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign select_ln128_1_fu_808_p3 = ((icmp_ln136_fu_764_p2[0:0] == 1'b1) ? iter_fu_242 : 31'd0);

assign select_ln128_2_fu_820_p3 = ((icmp_ln136_fu_764_p2[0:0] == 1'b1) ? num_imag_fu_246 : num_imag_2_fu_784_p2);

assign select_ln128_fu_800_p3 = ((icmp_ln136_fu_764_p2[0:0] == 1'b1) ? cmp155_not23_fu_795_p2 : cmp155_not_mid1_fu_790_p2);

assign sub151_fu_735_p2 = ($signed(B_COL) + $signed(32'd4294967295));

assign sub154_fu_741_p2 = ($signed(valIn_a_data_1_reg_893) + $signed(32'd4294967295));

assign sub_fu_875_p2 = ($signed(valIn_a_data_4_reg_913) + $signed(32'd4294967295));

assign tmp_18_fu_746_p3 = {{B_COL}, {2'd0}};

assign valIn_a_data_1_fu_663_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_2_fu_667_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_3_fu_671_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_4_fu_675_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_5_fu_679_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign valIn_a_data_fu_659_p1 = in_stream_a_TDATA_int_regslice[31:0];

assign zext_ln128_fu_816_p1 = select_ln128_1_fu_808_p3;

assign zext_ln136_fu_760_p1 = iter_fu_242;

always @ (posedge ap_clk) begin
    tmp_18_reg_982[1:0] <= 2'b00;
end

endmodule //FC_CIF_0_2
