{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675604639321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675604639322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 10:43:59 2023 " "Processing started: Sun Feb  5 10:43:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675604639322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604639322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604639322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675604639469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675604639469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/binary_to_bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bin_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/bin_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_subtrator_complete.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit_subtrator_complete.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_subtrator_complete " "Found entity 1: circuit_subtrator_complete" {  } { { "circuit_subtrator_complete.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/circuit_subtrator_complete.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_adder_complete.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit_adder_complete.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_adder_complete " "Found entity 1: circuit_adder_complete" {  } { { "circuit_adder_complete.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/circuit_adder_complete.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file C2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "C2.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/C2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file equal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/equal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcmp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitcmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitcmp " "Found entity 1: bitcmp" {  } { { "bitcmp.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/bitcmp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/cmp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison_MT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparison_MT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_MT " "Found entity 1: comparison_MT" {  } { { "comparison_MT.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/comparison_MT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison_LT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparison_LT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_LT " "Found entity 1: comparison_LT" {  } { { "comparison_LT.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/comparison_LT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file our_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 our_mux " "Found entity 1: our_mux" {  } { { "our_mux.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/our_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bitbit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_bitbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_bitbit " "Found entity 1: and_bitbit" {  } { { "and_bitbit.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/and_bitbit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_bitbit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_bitbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_bitbit " "Found entity 1: xor_bitbit" {  } { { "xor_bitbit.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/xor_bitbit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dabble " "Found entity 1: dabble" {  } { { "dabble.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/dabble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_buffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_buffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_buffer " "Found entity 1: teste_buffer" {  } { { "teste_buffer.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/teste_buffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/bin_to_bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_adder " "Found entity 1: module_adder" {  } { { "module_adder.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/module_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitstosixbits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fivebitstosixbits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fivebitstosixbits " "Found entity 1: fivebitstosixbits" {  } { { "fivebitstosixbits.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/fivebitstosixbits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675604645917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604645917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675604645959 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst15 " "Block or symbol \"AND3\" of instance \"inst15\" overlaps another block or symbol" {  } { { "ula.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -488 1296 1360 -440 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1675604645961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison_MT comparison_MT:inst37 " "Elaborating entity \"comparison_MT\" for hierarchy \"comparison_MT:inst37\"" {  } { { "ula.bdf" "inst37" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -40 928 1056 56 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison_LT comparison_LT:inst38 " "Elaborating entity \"comparison_LT\" for hierarchy \"comparison_LT:inst38\"" {  } { { "ula.bdf" "inst38" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { 96 936 1064 192 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal comparison_LT:inst38\|equal:inst2 " "Elaborating entity \"equal\" for hierarchy \"comparison_LT:inst38\|equal:inst2\"" {  } { { "comparison_LT.bdf" "inst2" { Schematic "/home/lypess/Documentos/ULA/adder/comparison_LT.bdf" { { 248 448 600 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst52 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst52\"" {  } { { "ula.bdf" "inst52" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -960 2672 2960 -816 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg decoder:inst52\|bin_7seg:inst29 " "Elaborating entity \"bin_7seg\" for hierarchy \"decoder:inst52\|bin_7seg:inst29\"" {  } { { "decoder.bdf" "inst29" { Schematic "/home/lypess/Documentos/ULA/adder/decoder.bdf" { { 240 392 488 400 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645965 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "bin_7seg.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/bin_7seg.bdf" { { 288 800 864 360 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1675604645965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:inst41 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:inst41\"" {  } { { "ula.bdf" "inst41" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -208 1936 2112 -112 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dabble binary_to_bcd:inst41\|dabble:inst3 " "Elaborating entity \"dabble\" for hierarchy \"binary_to_bcd:inst41\|dabble:inst3\"" {  } { { "binary_to_bcd.bdf" "inst3" { Schematic "/home/lypess/Documentos/ULA/adder/binary_to_bcd.bdf" { { 112 480 576 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_subtrator_complete circuit_subtrator_complete:inst5 " "Elaborating entity \"circuit_subtrator_complete\" for hierarchy \"circuit_subtrator_complete:inst5\"" {  } { { "ula.bdf" "inst5" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -520 920 1096 -424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_adder circuit_subtrator_complete:inst5\|module_adder:inst12 " "Elaborating entity \"module_adder\" for hierarchy \"circuit_subtrator_complete:inst5\|module_adder:inst12\"" {  } { { "circuit_subtrator_complete.bdf" "inst12" { Schematic "/home/lypess/Documentos/ULA/adder/circuit_subtrator_complete.bdf" { { 176 424 568 272 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder circuit_subtrator_complete:inst5\|module_adder:inst12\|adder:inst " "Elaborating entity \"adder\" for hierarchy \"circuit_subtrator_complete:inst5\|module_adder:inst12\|adder:inst\"" {  } { { "module_adder.bdf" "inst" { Schematic "/home/lypess/Documentos/ULA/adder/module_adder.bdf" { { 488 440 536 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2 circuit_subtrator_complete:inst5\|C2:inst " "Elaborating entity \"C2\" for hierarchy \"circuit_subtrator_complete:inst5\|C2:inst\"" {  } { { "circuit_subtrator_complete.bdf" "inst" { Schematic "/home/lypess/Documentos/ULA/adder/circuit_subtrator_complete.bdf" { { 208 112 368 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "adder inst11 " "Block or symbol \"adder\" of instance \"inst11\" overlaps another block or symbol" {  } { { "C2.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/C2.bdf" { { -304 568 664 -208 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1675604645970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst39 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst39\"" {  } { { "ula.bdf" "inst39" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -736 904 1048 -640 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebitstosixbits fivebitstosixbits:inst1 " "Elaborating entity \"fivebitstosixbits\" for hierarchy \"fivebitstosixbits:inst1\"" {  } { { "ula.bdf" "inst1" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -368 1552 1824 -272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_bitbit xor_bitbit:inst50 " "Elaborating entity \"xor_bitbit\" for hierarchy \"xor_bitbit:inst50\"" {  } { { "ula.bdf" "inst50" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -920 1024 1192 -824 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_bitbit and_bitbit:inst48 " "Elaborating entity \"and_bitbit\" for hierarchy \"and_bitbit:inst48\"" {  } { { "ula.bdf" "inst48" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -1064 1016 1184 -968 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604645977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BH GND " "Pin \"BH\" is stuck at GND" {  } { { "ula.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -1312 2576 2592 -1136 "BH" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675604646588 "|ula|BH"} { "Warning" "WMLS_MLS_STUCK_PIN" "CH GND " "Pin \"CH\" is stuck at GND" {  } { { "ula.bdf" "" { Schematic "/home/lypess/Documentos/ULA/adder/ula.bdf" { { -1312 2632 2648 -1136 "CH" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675604646588 "|ula|CH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675604646588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675604646684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675604647223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675604647223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675604647257 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675604647257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675604647257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675604647257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675604647262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 10:44:07 2023 " "Processing ended: Sun Feb  5 10:44:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675604647262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675604647262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675604647262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675604647262 ""}
