INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.srcs/sim_1/imports/Lab11_UARTTransmitter/tb_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab11_UARTTransmitter/Lab11_UARTTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
