git clone --depth 1 --no-tags https://github.com/pranav-nb/MinorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509483842
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508969443
git clone --depth 1 --no-tags https://github.com/LearnxSolutionsOrganization/ARM-Assembly-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508405332
git clone --depth 1 --no-tags https://github.com/Ahmed0100/auto_neural_network_generation_python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509811562
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/CounterRdAndWr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506633971
git clone --depth 1 --no-tags https://github.com/TheKingOfForest/3050ASG4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506624840
git clone --depth 1 --no-tags https://github.com/LinJ0/2022ES_Digital_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506552575
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/baudeRateGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506766434
git clone --depth 1 --no-tags https://github.com/easonchen0816/SHA-256-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506898638
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB1-32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507808041
git clone --depth 1 --no-tags https://github.com/TimeSea05/custom-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507071891
git clone --depth 1 --no-tags https://github.com/xiaczzzz/VTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507517814
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/AND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508564357
git clone --depth 1 --no-tags https://github.com/rohx17/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508568211
git clone --depth 1 --no-tags https://github.com/h20210160/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508668450
git clone --depth 1 --no-tags https://github.com/mohamadhoseinmarvi/verilog-4-Way-Traffic-Lights-System-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508189046
git clone --depth 1 --no-tags https://github.com/Nitcloud/adi-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508189828
git clone --depth 1 --no-tags https://github.com/senihberkay/CS303-Term-Project-Egg-Timer-Verilog-in-XILINX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507879156
git clone --depth 1 --no-tags https://github.com/Dareten/Verilog-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507882281
git clone --depth 1 --no-tags https://github.com/xiaoxiaoCkw/Principles-of-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510979229
git clone --depth 1 --no-tags https://github.com/erfaniravani/ClockGeneration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511012502
git clone --depth 1 --no-tags https://github.com/mateobode/6-bit-ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509589044
git clone --depth 1 --no-tags https://github.com/olivamadrigal/FPGA_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506820191
git clone --depth 1 --no-tags https://github.com/vlade1998/Audio-Codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512556526
git clone --depth 1 --no-tags https://github.com/xin-20010304/FPGA-ultrasonic-ranging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509005119
git clone --depth 1 --no-tags https://github.com/MST2002/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510668771
git clone --depth 1 --no-tags https://github.com/nicyyyy/FAST_Feature_Detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512378521
git clone --depth 1 --no-tags https://github.com/jacksonalanhenry/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509053272
git clone --depth 1 --no-tags https://github.com/carlosvvv80/FPGA-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511320775
git clone --depth 1 --no-tags https://github.com/attar8/comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511929480
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/FFT-Accelerated-Sequence-Alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508627701
git clone --depth 1 --no-tags https://github.com/DuongBLueFrost/Viterbi_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506559022
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506511257
git clone --depth 1 --no-tags https://github.com/andrewb1999/pynq-ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506722433
git clone --depth 1 --no-tags https://github.com/tmahlburg/mriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512537476
git clone --depth 1 --no-tags https://github.com/theoldtree/CPU_ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507938739
git clone --depth 1 --no-tags https://github.com/sauunivlsi/iitgvlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508362214
git clone --depth 1 --no-tags https://github.com/Celve/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508536439
git clone --depth 1 --no-tags https://github.com/MihaiStefanoaia/amd-summer-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510445994
git clone --depth 1 --no-tags https://github.com/plutonh/fpga_labs_sp22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511814478
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/32-bit-Single-Cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510970327
git clone --depth 1 --no-tags https://github.com/hackerMonica/cpu_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510718886
git clone --depth 1 --no-tags https://github.com/wlgh1593/DRAM_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508669893
git clone --depth 1 --no-tags https://github.com/YejialiangTHU/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511366147
git clone --depth 1 --no-tags https://github.com/ashwin417/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511054096
git clone --depth 1 --no-tags https://github.com/lls-trans/BJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512129028
git clone --depth 1 --no-tags https://github.com/anfama15/FPGA-based-Reconfigurable-High-data-rate-modulator-and-demodulator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512214712
git clone --depth 1 --no-tags https://github.com/bhanuprakash1111/simpleprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511391196
git clone --depth 1 --no-tags https://github.com/AlexBrionesG/bin2BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511591246
git clone --depth 1 --no-tags https://github.com/saiputravu/CPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509188108
git clone --depth 1 --no-tags https://github.com/RakeshVerma1996/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509164694
git clone --depth 1 --no-tags https://github.com/HieronZhang/mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508119285
git clone --depth 1 --no-tags https://github.com/AtuL-KumaR-00/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509519592
git clone --depth 1 --no-tags https://github.com/meowAJin/risc-v-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507569862
git clone --depth 1 --no-tags https://github.com/Riddhiman-M/Hardware-Modelling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507510316
git clone --depth 1 --no-tags https://github.com/bojieli/dlx-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507579855
git clone --depth 1 --no-tags https://github.com/T1anyu-zhao/flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507678609
git clone --depth 1 --no-tags https://github.com/AishMahadeo/FPGA_ADDERS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510482100
git clone --depth 1 --no-tags https://github.com/Rohit-Kumar-iitm/16-bit-ALU-implementation-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510820094
git clone --depth 1 --no-tags https://github.com/rejoie/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506911755
git clone --depth 1 --no-tags https://github.com/rumman153/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507345010
git clone --depth 1 --no-tags https://github.com/Mateus-Henr/Moore-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509760008
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/UART16550-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510839896
git clone --depth 1 --no-tags https://github.com/pep3175/Pep6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511232938
git clone --depth 1 --no-tags https://github.com/xiaoxiaoCkw/riscv-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511154312
git clone --depth 1 --no-tags https://github.com/ysjaee/2022_summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511407947
git clone --depth 1 --no-tags https://github.com/mjagi/PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511894078
git clone --depth 1 --no-tags https://github.com/kp620/Mars_Rover_Team14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506839791
git clone --depth 1 --no-tags https://github.com/Diego10Rocha/PBL-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508011483
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Schedule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508221529
git clone --depth 1 --no-tags https://github.com/xin-20010304/Vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508204149
git clone --depth 1 --no-tags https://github.com/termias19/clked_add-and-Mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508492797
git clone --depth 1 --no-tags https://github.com/puneeth714/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512230343
git clone --depth 1 --no-tags https://github.com/ituitis20-taskin19/computer-organization-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510259884
git clone --depth 1 --no-tags https://github.com/ritishu/RISC-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510342610
git clone --depth 1 --no-tags https://github.com/wilsonngja/EE2026_Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510359137
git clone --depth 1 --no-tags https://github.com/tendo14/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509783883
git clone --depth 1 --no-tags https://github.com/pandalandala/HIT-CS31105E-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506509351
git clone --depth 1 --no-tags https://github.com/Pridudecool1211/MIPS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507771339
git clone --depth 1 --no-tags https://github.com/SilentEllise/SoC-VGGrep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507263278
git clone --depth 1 --no-tags https://github.com/mathehertogh/march.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507968444
git clone --depth 1 --no-tags https://github.com/mtseng15/test_analog_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511575019
git clone --depth 1 --no-tags https://github.com/KukoshitoKora/cpu_design_risc-v_whu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511902453
git clone --depth 1 --no-tags https://github.com/gabriel-vitor/CircuitosDigitais_P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512044131
git clone --depth 1 --no-tags https://github.com/ch4nu/HWAcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512251663
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/RestoringDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508280833
git clone --depth 1 --no-tags https://github.com/erfaniravani/BoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509099283
git clone --depth 1 --no-tags https://github.com/RanvirSingh2012/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509339550
git clone --depth 1 --no-tags https://github.com/RayChao1030/Digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510057536
git clone --depth 1 --no-tags https://github.com/dabsonFerreira/fpga_verilog_intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509514458
git clone --depth 1 --no-tags https://github.com/Rishabh-Hulsurkar/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509543687
git clone --depth 1 --no-tags https://github.com/akshay142002/automatic_parking_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509202228
git clone --depth 1 --no-tags https://github.com/erfaniravani/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509102269
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509133279
git clone --depth 1 --no-tags https://github.com/OrosJacks0n/Placement-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509764195
