#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x596237f44c70 .scope module, "tb_cpu" "tb_cpu" 2 3;
 .timescale -9 -12;
P_0x596237ea96b0 .param/l "MAX_CYCLES" 1 2 10, +C4<00000000000000000000011111010000>;
v0x596237f82b10_0 .var "clk", 0 0;
v0x596237f82bb0_0 .var/i "cycles", 31 0;
v0x596237f82c90_0 .var/i "fd", 31 0;
v0x596237f82d50_0 .var "reset", 0 0;
S_0x596237f3bd90 .scope module, "DUT" "Top_module" 2 14, 3 1 0, S_0x596237f44c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
v0x596237f821c0_0 .net "ALU_Op", 1 0, v0x596237f60510_0;  1 drivers
v0x596237f822a0_0 .net "A_Sel", 0 0, v0x596237f44720_0;  1 drivers
v0x596237f82360_0 .net "B_Sel", 0 0, v0x596237f3ab10_0;  1 drivers
v0x596237f82400_0 .net "ImmSrc", 2 0, v0x596237f752f0_0;  1 drivers
v0x596237f824a0_0 .net "MemWrite", 0 0, v0x596237f753d0_0;  1 drivers
v0x596237f82590_0 .net "MemtoReg", 1 0, v0x596237f754e0_0;  1 drivers
v0x596237f82630_0 .net "PcSrc", 1 0, v0x596237f755c0_0;  1 drivers
v0x596237f826f0_0 .net "RegWrite", 0 0, v0x596237f756a0_0;  1 drivers
v0x596237f82790_0 .net "clk", 0 0, v0x596237f82b10_0;  1 drivers
v0x596237f82950_0 .net "opcode", 6 0, L_0x596237f93a40;  1 drivers
v0x596237f82a10_0 .net "reset", 0 0, v0x596237f82d50_0;  1 drivers
S_0x596237edb5a0 .scope module, "control_inst" "Control_Unit" 3 18, 4 4 0, S_0x596237f3bd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "A_Sel";
    .port_info 2 /OUTPUT 1 "B_Sel";
    .port_info 3 /OUTPUT 2 "ALU_Op";
    .port_info 4 /OUTPUT 2 "PcSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "MemtoReg";
    .port_info 8 /OUTPUT 3 "ImmSrc";
P_0x596237eedc40 .param/l "AUI_type" 1 4 23, C4<0010111>;
P_0x596237eedc80 .param/l "B_type" 1 4 21, C4<1100011>;
P_0x596237eedcc0 .param/l "IL_type" 1 4 19, C4<0000011>;
P_0x596237eedd00 .param/l "I_type" 1 4 18, C4<0010011>;
P_0x596237eedd40 .param/l "JALR" 1 4 25, C4<1100111>;
P_0x596237eedd80 .param/l "J_type" 1 4 24, C4<1101111>;
P_0x596237eeddc0 .param/l "R_type" 1 4 17, C4<0110011>;
P_0x596237eede00 .param/l "S_type" 1 4 20, C4<0100011>;
P_0x596237eede40 .param/l "U_type" 1 4 22, C4<0110111>;
v0x596237f60510_0 .var "ALU_Op", 1 0;
v0x596237f44720_0 .var "A_Sel", 0 0;
v0x596237f3ab10_0 .var "B_Sel", 0 0;
v0x596237f752f0_0 .var "ImmSrc", 2 0;
v0x596237f753d0_0 .var "MemWrite", 0 0;
v0x596237f754e0_0 .var "MemtoReg", 1 0;
v0x596237f755c0_0 .var "PcSrc", 1 0;
v0x596237f756a0_0 .var "RegWrite", 0 0;
v0x596237f75760_0 .net "opcode", 6 0, L_0x596237f93a40;  alias, 1 drivers
E_0x596237ee7d30 .event anyedge, v0x596237f75760_0;
S_0x596237f75960 .scope module, "datapath_inst" "Data_path" 3 31, 5 1 0, S_0x596237f3bd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A_Sel";
    .port_info 3 /INPUT 1 "B_Sel";
    .port_info 4 /INPUT 2 "ALU_Op";
    .port_info 5 /INPUT 2 "PcSrc";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 2 "MemtoReg";
    .port_info 9 /INPUT 3 "ImmSrc";
    .port_info 10 /OUTPUT 7 "Opcode";
v0x596237f80520_0 .net "ALU_Op", 1 0, v0x596237f60510_0;  alias, 1 drivers
v0x596237f80600_0 .net "A_Sel", 0 0, v0x596237f44720_0;  alias, 1 drivers
v0x596237f80710_0 .net "B_Sel", 0 0, v0x596237f3ab10_0;  alias, 1 drivers
v0x596237f80800_0 .net "ImmSrc", 2 0, v0x596237f752f0_0;  alias, 1 drivers
v0x596237f808f0_0 .net "MemWrite", 0 0, v0x596237f753d0_0;  alias, 1 drivers
v0x596237f80a30_0 .net "MemtoReg", 1 0, v0x596237f754e0_0;  alias, 1 drivers
v0x596237f80b20_0 .net "Opcode", 6 0, L_0x596237f93a40;  alias, 1 drivers
v0x596237f80be0_0 .net "PcSrc", 1 0, v0x596237f755c0_0;  alias, 1 drivers
v0x596237f80cd0_0 .net "RegWrite", 0 0, v0x596237f756a0_0;  alias, 1 drivers
v0x596237f80d70_0 .net "a", 31 0, L_0x596237f96b30;  1 drivers
v0x596237f80e80_0 .net "alu_op", 3 0, v0x596237f76c00_0;  1 drivers
v0x596237f80f90_0 .net "alu_out", 31 0, v0x596237f785b0_0;  1 drivers
v0x596237f810e0_0 .net "b", 31 0, L_0x596237f96bd0;  1 drivers
v0x596237f811a0_0 .net "breq", 0 0, L_0x596237f97580;  1 drivers
v0x596237f81290_0 .net "brlt", 0 0, L_0x596237f97750;  1 drivers
v0x596237f81380_0 .net "brltu", 0 0, L_0x596237f978a0;  1 drivers
v0x596237f81470_0 .net "clk", 0 0, v0x596237f82b10_0;  alias, 1 drivers
v0x596237f81620_0 .net "imm", 31 0, v0x596237f7a930_0;  1 drivers
v0x596237f816e0_0 .net "instr", 31 0, L_0x596237f93860;  1 drivers
v0x596237f817a0_0 .net "mem_output", 31 0, L_0x596237f97d00;  1 drivers
v0x596237f81860_0 .net "pc_next", 31 0, v0x596237f7dd90_0;  1 drivers
v0x596237f819b0_0 .net "pc_plus4", 31 0, L_0x596237f93040;  1 drivers
v0x596237f81a70_0 .net "pc_prev", 31 0, v0x596237f7e540_0;  1 drivers
v0x596237f81b80_0 .net "pcsrc", 1 0, v0x596237f79770_0;  1 drivers
v0x596237f81c90_0 .net "reset", 0 0, v0x596237f82d50_0;  alias, 1 drivers
v0x596237f81d80_0 .net "rs1_output", 31 0, L_0x596237f93e50;  1 drivers
v0x596237f81e90_0 .net "rs2_output", 31 0, L_0x596237f94380;  1 drivers
v0x596237f81f50_0 .net "write_back_line", 31 0, v0x596237f7d730_0;  1 drivers
L_0x596237f93a40 .part L_0x596237f93860, 0, 7;
L_0x596237f945a0 .part L_0x596237f93860, 15, 5;
L_0x596237f94640 .part L_0x596237f93860, 20, 5;
L_0x596237f946e0 .part L_0x596237f93860, 7, 5;
L_0x596237f97990 .part L_0x596237f93860, 12, 3;
S_0x596237f75b60 .scope module, "a_selec_mux" "Mux_2to1" 5 108, 6 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x596237f75d40_0 .net "a", 31 0, L_0x596237f93e50;  alias, 1 drivers
v0x596237f75e40_0 .net "b", 31 0, v0x596237f7dd90_0;  alias, 1 drivers
v0x596237f75f20_0 .net "out", 31 0, L_0x596237f96b30;  alias, 1 drivers
v0x596237f75fe0_0 .net "sel", 0 0, v0x596237f44720_0;  alias, 1 drivers
L_0x596237f96b30 .functor MUXZ 32, L_0x596237f93e50, v0x596237f7dd90_0, v0x596237f44720_0, C4<>;
S_0x596237f760e0 .scope module, "alu_con_inst" "ALU_Control" 5 122, 7 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ALU_Op";
    .port_info 2 /OUTPUT 4 "alu_op";
P_0x596237f762e0 .param/l "ADD" 1 7 12, C4<0001>;
P_0x596237f76320 .param/l "AND" 1 7 14, C4<0011>;
P_0x596237f76360 .param/l "OR" 1 7 15, C4<0100>;
P_0x596237f763a0 .param/l "SLL" 1 7 17, C4<0110>;
P_0x596237f763e0 .param/l "SLT" 1 7 20, C4<1001>;
P_0x596237f76420 .param/l "SLTU" 1 7 21, C4<1010>;
P_0x596237f76460 .param/l "SRA" 1 7 19, C4<1000>;
P_0x596237f764a0 .param/l "SRL" 1 7 18, C4<0111>;
P_0x596237f764e0 .param/l "SUB" 1 7 13, C4<0010>;
P_0x596237f76520 .param/l "XOR" 1 7 16, C4<0101>;
v0x596237f76a60_0 .net "ALU_Op", 1 0, v0x596237f60510_0;  alias, 1 drivers
v0x596237f76b40_0 .net "Instr", 31 0, L_0x596237f93860;  alias, 1 drivers
v0x596237f76c00_0 .var "alu_op", 3 0;
v0x596237f76cf0_0 .net "funct3", 2 0, L_0x596237f96d00;  1 drivers
v0x596237f76dd0_0 .net "funct7", 6 0, L_0x596237f96da0;  1 drivers
E_0x596237ecc3d0 .event anyedge, v0x596237f60510_0, v0x596237f76cf0_0, v0x596237f76dd0_0;
L_0x596237f96d00 .part L_0x596237f93860, 12, 3;
L_0x596237f96da0 .part L_0x596237f93860, 25, 7;
S_0x596237f76f80 .scope module, "alu_inst" "ALU" 5 128, 8 4 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "BrEq";
    .port_info 5 /OUTPUT 1 "BrLt";
    .port_info 6 /OUTPUT 1 "BrLtU";
P_0x596237f77160 .param/l "ADD" 1 8 16, C4<0001>;
P_0x596237f771a0 .param/l "AND" 1 8 18, C4<0011>;
P_0x596237f771e0 .param/l "OR" 1 8 19, C4<0100>;
P_0x596237f77220 .param/l "SLL" 1 8 21, C4<0110>;
P_0x596237f77260 .param/l "SLT" 1 8 24, C4<1001>;
P_0x596237f772a0 .param/l "SLTU" 1 8 25, C4<1010>;
P_0x596237f772e0 .param/l "SRA" 1 8 23, C4<1000>;
P_0x596237f77320 .param/l "SRL" 1 8 22, C4<0111>;
P_0x596237f77360 .param/l "SUB" 1 8 17, C4<0010>;
P_0x596237f773a0 .param/l "XOR" 1 8 20, C4<0101>;
L_0x596237f931f0 .functor BUFZ 32, L_0x596237f96b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x596237f96ed0 .functor BUFZ 32, L_0x596237f96bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x596237f971e0 .functor XNOR 1, L_0x596237f97070, L_0x596237f97110, C4<0>, C4<0>;
L_0x596237f973f0 .functor XOR 1, L_0x596237f97280, L_0x596237f97350, C4<0>, C4<0>;
L_0x596237f974c0 .functor AND 1, L_0x596237f971e0, L_0x596237f973f0, C4<1>, C4<1>;
L_0x596237f97750 .functor XOR 1, L_0x596237f974c0, L_0x596237f976b0, C4<0>, C4<0>;
v0x596237f77920_0 .net "BrEq", 0 0, L_0x596237f97580;  alias, 1 drivers
v0x596237f77a00_0 .net "BrLt", 0 0, L_0x596237f97750;  alias, 1 drivers
v0x596237f77ac0_0 .net "BrLtU", 0 0, L_0x596237f978a0;  alias, 1 drivers
v0x596237f77b90_0 .net *"_ivl_10", 0 0, L_0x596237f971e0;  1 drivers
v0x596237f77c50_0 .net *"_ivl_13", 0 0, L_0x596237f97280;  1 drivers
v0x596237f77d80_0 .net *"_ivl_15", 0 0, L_0x596237f97350;  1 drivers
v0x596237f77e60_0 .net *"_ivl_16", 0 0, L_0x596237f973f0;  1 drivers
L_0x74abae4ad3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x596237f77f20_0 .net/2u *"_ivl_20", 31 0, L_0x74abae4ad3c0;  1 drivers
v0x596237f78000_0 .net *"_ivl_25", 0 0, L_0x596237f976b0;  1 drivers
v0x596237f780e0_0 .net *"_ivl_7", 0 0, L_0x596237f97070;  1 drivers
v0x596237f781c0_0 .net *"_ivl_9", 0 0, L_0x596237f97110;  1 drivers
v0x596237f782a0_0 .net "a", 31 0, L_0x596237f96b30;  alias, 1 drivers
v0x596237f78360_0 .net "alu_op", 3 0, v0x596237f76c00_0;  alias, 1 drivers
v0x596237f78430_0 .net "b", 31 0, L_0x596237f96bd0;  alias, 1 drivers
v0x596237f784f0_0 .net "overflow", 0 0, L_0x596237f974c0;  1 drivers
v0x596237f785b0_0 .var "result", 31 0;
v0x596237f78690_0 .net/s "sa", 31 0, L_0x596237f931f0;  1 drivers
v0x596237f78770_0 .net/s "sb", 31 0, L_0x596237f96ed0;  1 drivers
v0x596237f78850_0 .net "shamt", 4 0, L_0x596237f96fd0;  1 drivers
E_0x596237f5e450/0 .event anyedge, v0x596237f76c00_0, v0x596237f75f20_0, v0x596237f78430_0, v0x596237f78850_0;
E_0x596237f5e450/1 .event anyedge, v0x596237f78690_0, v0x596237f78770_0;
E_0x596237f5e450 .event/or E_0x596237f5e450/0, E_0x596237f5e450/1;
L_0x596237f96fd0 .part L_0x596237f96bd0, 0, 5;
L_0x596237f97070 .part L_0x596237f96b30, 31, 1;
L_0x596237f97110 .part L_0x596237f96bd0, 31, 1;
L_0x596237f97280 .part v0x596237f785b0_0, 31, 1;
L_0x596237f97350 .part L_0x596237f96b30, 31, 1;
L_0x596237f97580 .cmp/eq 32, v0x596237f785b0_0, L_0x74abae4ad3c0;
L_0x596237f976b0 .part v0x596237f785b0_0, 31, 1;
L_0x596237f978a0 .part v0x596237f785b0_0, 31, 1;
S_0x596237f78a10 .scope module, "b_selec_muxo" "Mux_2to1" 5 115, 6 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x596237f78bd0_0 .net "a", 31 0, L_0x596237f94380;  alias, 1 drivers
v0x596237f78cd0_0 .net "b", 31 0, v0x596237f7a930_0;  alias, 1 drivers
v0x596237f78db0_0 .net "out", 31 0, L_0x596237f96bd0;  alias, 1 drivers
v0x596237f78eb0_0 .net "sel", 0 0, v0x596237f3ab10_0;  alias, 1 drivers
L_0x596237f96bd0 .functor MUXZ 32, L_0x596237f94380, v0x596237f7a930_0, v0x596237f3ab10_0, C4<>;
S_0x596237f78ff0 .scope module, "branch_inst" "Branch_Unit" 5 141, 9 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "PcSrc";
    .port_info 1 /INPUT 1 "BrEq";
    .port_info 2 /INPUT 1 "BrLt";
    .port_info 3 /INPUT 1 "BrLtU";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 2 "pcsrc";
v0x596237f79350_0 .net "BrEq", 0 0, L_0x596237f97580;  alias, 1 drivers
v0x596237f79410_0 .net "BrLt", 0 0, L_0x596237f97750;  alias, 1 drivers
v0x596237f794b0_0 .net "BrLtU", 0 0, L_0x596237f978a0;  alias, 1 drivers
v0x596237f795b0_0 .net "PcSrc", 1 0, v0x596237f755c0_0;  alias, 1 drivers
v0x596237f79680_0 .net "funct3", 2 0, L_0x596237f97990;  1 drivers
v0x596237f79770_0 .var "pcsrc", 1 0;
E_0x596237f792c0/0 .event anyedge, v0x596237f755c0_0, v0x596237f79680_0, v0x596237f77920_0, v0x596237f77a00_0;
E_0x596237f792c0/1 .event anyedge, v0x596237f77ac0_0;
E_0x596237f792c0 .event/or E_0x596237f792c0/0, E_0x596237f792c0/1;
S_0x596237f79910 .scope module, "im_inst" "IM" 5 71, 10 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "next_address";
    .port_info 1 /OUTPUT 32 "Instr";
v0x596237f79b10_0 .net "Instr", 31 0, L_0x596237f93860;  alias, 1 drivers
v0x596237f79bf0_0 .net *"_ivl_0", 7 0, L_0x596237f930b0;  1 drivers
v0x596237f79cb0_0 .net *"_ivl_10", 31 0, L_0x596237f93350;  1 drivers
v0x596237f79da0_0 .net *"_ivl_12", 7 0, L_0x596237f935a0;  1 drivers
L_0x74abae4ad0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x596237f79e80_0 .net/2u *"_ivl_14", 31 0, L_0x74abae4ad0f0;  1 drivers
v0x596237f79fb0_0 .net *"_ivl_16", 31 0, L_0x596237f93640;  1 drivers
v0x596237f7a090_0 .net *"_ivl_18", 7 0, L_0x596237f937c0;  1 drivers
L_0x74abae4ad060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x596237f7a170_0 .net/2u *"_ivl_2", 31 0, L_0x74abae4ad060;  1 drivers
v0x596237f7a250_0 .net *"_ivl_4", 31 0, L_0x596237f93150;  1 drivers
v0x596237f7a330_0 .net *"_ivl_6", 7 0, L_0x596237f932b0;  1 drivers
L_0x74abae4ad0a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x596237f7a410_0 .net/2u *"_ivl_8", 31 0, L_0x74abae4ad0a8;  1 drivers
v0x596237f7a4f0 .array "mem", 8191 0, 7 0;
v0x596237f7a5b0_0 .net "next_address", 31 0, v0x596237f7dd90_0;  alias, 1 drivers
L_0x596237f930b0 .array/port v0x596237f7a4f0, L_0x596237f93150;
L_0x596237f93150 .arith/sum 32, v0x596237f7dd90_0, L_0x74abae4ad060;
L_0x596237f932b0 .array/port v0x596237f7a4f0, L_0x596237f93350;
L_0x596237f93350 .arith/sum 32, v0x596237f7dd90_0, L_0x74abae4ad0a8;
L_0x596237f935a0 .array/port v0x596237f7a4f0, L_0x596237f93640;
L_0x596237f93640 .arith/sum 32, v0x596237f7dd90_0, L_0x74abae4ad0f0;
L_0x596237f937c0 .array/port v0x596237f7a4f0, v0x596237f7dd90_0;
L_0x596237f93860 .concat [ 8 8 8 8], L_0x596237f937c0, L_0x596237f935a0, L_0x596237f932b0, L_0x596237f930b0;
S_0x596237f7a6b0 .scope module, "immgen_inst" "ImmGen" 5 99, 11 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "immSrc";
    .port_info 2 /OUTPUT 32 "Imm";
v0x596237f7a930_0 .var "Imm", 31 0;
v0x596237f7aa40_0 .net *"_ivl_1", 0 0, L_0x596237f94890;  1 drivers
v0x596237f7ab00_0 .net *"_ivl_10", 19 0, L_0x596237f95020;  1 drivers
v0x596237f7abf0_0 .net *"_ivl_13", 6 0, L_0x596237f95410;  1 drivers
v0x596237f7acd0_0 .net *"_ivl_15", 4 0, L_0x596237f954b0;  1 drivers
v0x596237f7ae00_0 .net *"_ivl_19", 0 0, L_0x596237f956e0;  1 drivers
v0x596237f7aee0_0 .net *"_ivl_2", 19 0, L_0x596237f94930;  1 drivers
v0x596237f7afc0_0 .net *"_ivl_20", 19 0, L_0x596237f957e0;  1 drivers
v0x596237f7b0a0_0 .net *"_ivl_23", 0 0, L_0x596237f95b40;  1 drivers
v0x596237f7b210_0 .net *"_ivl_25", 5 0, L_0x596237f95c50;  1 drivers
v0x596237f7b2f0_0 .net *"_ivl_27", 3 0, L_0x596237f95f00;  1 drivers
L_0x74abae4ad2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x596237f7b3d0_0 .net/2u *"_ivl_28", 0 0, L_0x74abae4ad2e8;  1 drivers
v0x596237f7b4b0_0 .net *"_ivl_33", 0 0, L_0x596237f96200;  1 drivers
v0x596237f7b590_0 .net *"_ivl_34", 11 0, L_0x596237f96330;  1 drivers
v0x596237f7b670_0 .net *"_ivl_37", 7 0, L_0x596237f96420;  1 drivers
v0x596237f7b750_0 .net *"_ivl_39", 0 0, L_0x596237f96560;  1 drivers
v0x596237f7b830_0 .net *"_ivl_41", 9 0, L_0x596237f96600;  1 drivers
L_0x74abae4ad330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x596237f7ba20_0 .net/2u *"_ivl_42", 0 0, L_0x74abae4ad330;  1 drivers
v0x596237f7bb00_0 .net *"_ivl_47", 19 0, L_0x596237f96890;  1 drivers
L_0x74abae4ad378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x596237f7bbe0_0 .net/2u *"_ivl_48", 11 0, L_0x74abae4ad378;  1 drivers
v0x596237f7bcc0_0 .net *"_ivl_5", 11 0, L_0x596237f94df0;  1 drivers
v0x596237f7bda0_0 .net *"_ivl_9", 0 0, L_0x596237f94f80;  1 drivers
v0x596237f7be80_0 .net "immSrc", 2 0, v0x596237f752f0_0;  alias, 1 drivers
v0x596237f7bf40_0 .net "imm_b", 31 0, L_0x596237f96020;  1 drivers
v0x596237f7c000_0 .net "imm_i", 31 0, L_0x596237f94e90;  1 drivers
v0x596237f7c0e0_0 .net "imm_j", 31 0, L_0x596237f964c0;  1 drivers
v0x596237f7c1c0_0 .net "imm_s", 31 0, L_0x596237f955a0;  1 drivers
v0x596237f7c2a0_0 .net "imm_u", 31 0, L_0x596237f969f0;  1 drivers
v0x596237f7c380_0 .net "instr", 31 0, L_0x596237f93860;  alias, 1 drivers
E_0x596237f7a890/0 .event anyedge, v0x596237f752f0_0, v0x596237f7c000_0, v0x596237f7c1c0_0, v0x596237f7bf40_0;
E_0x596237f7a890/1 .event anyedge, v0x596237f7c0e0_0, v0x596237f7c2a0_0;
E_0x596237f7a890 .event/or E_0x596237f7a890/0, E_0x596237f7a890/1;
L_0x596237f94890 .part L_0x596237f93860, 31, 1;
LS_0x596237f94930_0_0 .concat [ 1 1 1 1], L_0x596237f94890, L_0x596237f94890, L_0x596237f94890, L_0x596237f94890;
LS_0x596237f94930_0_4 .concat [ 1 1 1 1], L_0x596237f94890, L_0x596237f94890, L_0x596237f94890, L_0x596237f94890;
LS_0x596237f94930_0_8 .concat [ 1 1 1 1], L_0x596237f94890, L_0x596237f94890, L_0x596237f94890, L_0x596237f94890;
LS_0x596237f94930_0_12 .concat [ 1 1 1 1], L_0x596237f94890, L_0x596237f94890, L_0x596237f94890, L_0x596237f94890;
LS_0x596237f94930_0_16 .concat [ 1 1 1 1], L_0x596237f94890, L_0x596237f94890, L_0x596237f94890, L_0x596237f94890;
LS_0x596237f94930_1_0 .concat [ 4 4 4 4], LS_0x596237f94930_0_0, LS_0x596237f94930_0_4, LS_0x596237f94930_0_8, LS_0x596237f94930_0_12;
LS_0x596237f94930_1_4 .concat [ 4 0 0 0], LS_0x596237f94930_0_16;
L_0x596237f94930 .concat [ 16 4 0 0], LS_0x596237f94930_1_0, LS_0x596237f94930_1_4;
L_0x596237f94df0 .part L_0x596237f93860, 20, 12;
L_0x596237f94e90 .concat [ 12 20 0 0], L_0x596237f94df0, L_0x596237f94930;
L_0x596237f94f80 .part L_0x596237f93860, 31, 1;
LS_0x596237f95020_0_0 .concat [ 1 1 1 1], L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80;
LS_0x596237f95020_0_4 .concat [ 1 1 1 1], L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80;
LS_0x596237f95020_0_8 .concat [ 1 1 1 1], L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80;
LS_0x596237f95020_0_12 .concat [ 1 1 1 1], L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80;
LS_0x596237f95020_0_16 .concat [ 1 1 1 1], L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80, L_0x596237f94f80;
LS_0x596237f95020_1_0 .concat [ 4 4 4 4], LS_0x596237f95020_0_0, LS_0x596237f95020_0_4, LS_0x596237f95020_0_8, LS_0x596237f95020_0_12;
LS_0x596237f95020_1_4 .concat [ 4 0 0 0], LS_0x596237f95020_0_16;
L_0x596237f95020 .concat [ 16 4 0 0], LS_0x596237f95020_1_0, LS_0x596237f95020_1_4;
L_0x596237f95410 .part L_0x596237f93860, 25, 7;
L_0x596237f954b0 .part L_0x596237f93860, 7, 5;
L_0x596237f955a0 .concat [ 5 7 20 0], L_0x596237f954b0, L_0x596237f95410, L_0x596237f95020;
L_0x596237f956e0 .part L_0x596237f93860, 31, 1;
LS_0x596237f957e0_0_0 .concat [ 1 1 1 1], L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0;
LS_0x596237f957e0_0_4 .concat [ 1 1 1 1], L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0;
LS_0x596237f957e0_0_8 .concat [ 1 1 1 1], L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0;
LS_0x596237f957e0_0_12 .concat [ 1 1 1 1], L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0;
LS_0x596237f957e0_0_16 .concat [ 1 1 1 1], L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0, L_0x596237f956e0;
LS_0x596237f957e0_1_0 .concat [ 4 4 4 4], LS_0x596237f957e0_0_0, LS_0x596237f957e0_0_4, LS_0x596237f957e0_0_8, LS_0x596237f957e0_0_12;
LS_0x596237f957e0_1_4 .concat [ 4 0 0 0], LS_0x596237f957e0_0_16;
L_0x596237f957e0 .concat [ 16 4 0 0], LS_0x596237f957e0_1_0, LS_0x596237f957e0_1_4;
L_0x596237f95b40 .part L_0x596237f93860, 7, 1;
L_0x596237f95c50 .part L_0x596237f93860, 25, 6;
L_0x596237f95f00 .part L_0x596237f93860, 8, 4;
LS_0x596237f96020_0_0 .concat [ 1 4 6 1], L_0x74abae4ad2e8, L_0x596237f95f00, L_0x596237f95c50, L_0x596237f95b40;
LS_0x596237f96020_0_4 .concat [ 20 0 0 0], L_0x596237f957e0;
L_0x596237f96020 .concat [ 12 20 0 0], LS_0x596237f96020_0_0, LS_0x596237f96020_0_4;
L_0x596237f96200 .part L_0x596237f93860, 31, 1;
LS_0x596237f96330_0_0 .concat [ 1 1 1 1], L_0x596237f96200, L_0x596237f96200, L_0x596237f96200, L_0x596237f96200;
LS_0x596237f96330_0_4 .concat [ 1 1 1 1], L_0x596237f96200, L_0x596237f96200, L_0x596237f96200, L_0x596237f96200;
LS_0x596237f96330_0_8 .concat [ 1 1 1 1], L_0x596237f96200, L_0x596237f96200, L_0x596237f96200, L_0x596237f96200;
L_0x596237f96330 .concat [ 4 4 4 0], LS_0x596237f96330_0_0, LS_0x596237f96330_0_4, LS_0x596237f96330_0_8;
L_0x596237f96420 .part L_0x596237f93860, 12, 8;
L_0x596237f96560 .part L_0x596237f93860, 20, 1;
L_0x596237f96600 .part L_0x596237f93860, 21, 10;
LS_0x596237f964c0_0_0 .concat [ 1 10 1 8], L_0x74abae4ad330, L_0x596237f96600, L_0x596237f96560, L_0x596237f96420;
LS_0x596237f964c0_0_4 .concat [ 12 0 0 0], L_0x596237f96330;
L_0x596237f964c0 .concat [ 20 12 0 0], LS_0x596237f964c0_0_0, LS_0x596237f964c0_0_4;
L_0x596237f96890 .part L_0x596237f93860, 12, 20;
L_0x596237f969f0 .concat [ 12 20 0 0], L_0x74abae4ad378, L_0x596237f96890;
S_0x596237f7c4c0 .scope module, "mem_inst" "Memory" 5 153, 12 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "memory_address";
    .port_info 3 /INPUT 32 "WD2";
    .port_info 4 /OUTPUT 32 "Data";
L_0x596237f97d00 .functor BUFZ 32, L_0x596237f97ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x596237f7c700_0 .net "DMEM_index", 9 0, L_0x596237f97a30;  1 drivers
v0x596237f7c800_0 .net "Data", 31 0, L_0x596237f97d00;  alias, 1 drivers
v0x596237f7c8e0_0 .net "MemWrite", 0 0, v0x596237f753d0_0;  alias, 1 drivers
v0x596237f7c9e0 .array "RAM", 4095 0, 31 0;
v0x596237f7ca80_0 .net "WD2", 31 0, L_0x596237f94380;  alias, 1 drivers
v0x596237f7cb70_0 .net *"_ivl_2", 31 0, L_0x596237f97ad0;  1 drivers
v0x596237f7cc30_0 .net *"_ivl_4", 13 0, L_0x596237f97b70;  1 drivers
L_0x74abae4ad408 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x596237f7cd10_0 .net *"_ivl_7", 3 0, L_0x74abae4ad408;  1 drivers
v0x596237f7cdf0_0 .net "clk", 0 0, v0x596237f82b10_0;  alias, 1 drivers
v0x596237f7ceb0_0 .net "memory_address", 31 0, v0x596237f785b0_0;  alias, 1 drivers
E_0x596237f7c6a0 .event posedge, v0x596237f7cdf0_0;
L_0x596237f97a30 .part v0x596237f785b0_0, 2, 10;
L_0x596237f97ad0 .array/port v0x596237f7c9e0, L_0x596237f97b70;
L_0x596237f97b70 .concat [ 10 4 0 0], L_0x596237f97a30, L_0x74abae4ad408;
S_0x596237f7d050 .scope module, "mux4to1_inst" "Mux_4to1" 5 164, 13 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x596237f7d3e0_0 .net "a", 31 0, v0x596237f785b0_0;  alias, 1 drivers
v0x596237f7d4c0_0 .net "b", 31 0, L_0x596237f97d00;  alias, 1 drivers
v0x596237f7d580_0 .net "c", 31 0, v0x596237f7a930_0;  alias, 1 drivers
v0x596237f7d670_0 .net "d", 31 0, L_0x596237f93040;  alias, 1 drivers
v0x596237f7d730_0 .var "out", 31 0;
v0x596237f7d860_0 .net "sel", 1 0, v0x596237f754e0_0;  alias, 1 drivers
E_0x596237f7d350/0 .event anyedge, v0x596237f754e0_0, v0x596237f785b0_0, v0x596237f7c800_0, v0x596237f78cd0_0;
E_0x596237f7d350/1 .event anyedge, v0x596237f7d670_0;
E_0x596237f7d350 .event/or E_0x596237f7d350/0, E_0x596237f7d350/1;
S_0x596237f7da00 .scope module, "pc_inst" "PC" 5 51, 14 6 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "input_next_address";
    .port_info 3 /OUTPUT 32 "output_next_address";
v0x596237f7dbe0_0 .net "clk", 0 0, v0x596237f82b10_0;  alias, 1 drivers
v0x596237f7dcd0_0 .net "input_next_address", 31 0, v0x596237f7e540_0;  alias, 1 drivers
v0x596237f7dd90_0 .var "output_next_address", 31 0;
v0x596237f7deb0_0 .net "reset", 0 0, v0x596237f82d50_0;  alias, 1 drivers
S_0x596237f7dff0 .scope module, "pc_next_inst" "PC_Next" 5 58, 15 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Current_pc";
    .port_info 1 /INPUT 32 "Imm";
    .port_info 2 /INPUT 32 "ALU_Output";
    .port_info 3 /INPUT 2 "PcSrc";
    .port_info 4 /OUTPUT 32 "Next_Address";
    .port_info 5 /OUTPUT 32 "Pc_Plus4";
L_0x596237f92f30 .functor BUFZ 32, v0x596237f785b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x596237f93040 .functor BUFZ 32, L_0x596237f92e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x596237f7e300_0 .net "ALU_Output", 31 0, v0x596237f785b0_0;  alias, 1 drivers
v0x596237f7e3e0_0 .net "Current_pc", 31 0, v0x596237f7dd90_0;  alias, 1 drivers
v0x596237f7e4a0_0 .net "Imm", 31 0, v0x596237f7a930_0;  alias, 1 drivers
v0x596237f7e540_0 .var "Next_Address", 31 0;
v0x596237f7e630_0 .net "PcSrc", 1 0, v0x596237f79770_0;  alias, 1 drivers
v0x596237f7e720_0 .net "Pc_Plus4", 31 0, L_0x596237f93040;  alias, 1 drivers
L_0x74abae4ad018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x596237f7e7f0_0 .net/2u *"_ivl_0", 31 0, L_0x74abae4ad018;  1 drivers
v0x596237f7e8b0_0 .net "pc_branch", 31 0, L_0x596237f92fa0;  1 drivers
v0x596237f7e990_0 .net "pc_jalr", 31 0, L_0x596237f92f30;  1 drivers
v0x596237f7eb00_0 .net "pc_plus4", 31 0, L_0x596237f92e90;  1 drivers
E_0x596237f7e270 .event anyedge, v0x596237f79770_0, v0x596237f7eb00_0, v0x596237f7e8b0_0, v0x596237f7e990_0;
L_0x596237f92e90 .arith/sum 32, v0x596237f7dd90_0, L_0x74abae4ad018;
L_0x596237f92fa0 .arith/sum 32, v0x596237f7dd90_0, v0x596237f7a930_0;
S_0x596237f7ece0 .scope module, "reg_inst" "Reg_File" 5 83, 16 1 0, S_0x596237f75960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "WD";
    .port_info 7 /OUTPUT 32 "rs1_output";
    .port_info 8 /OUTPUT 32 "rs2_output";
v0x596237f7efa0_0 .net "RegWrite", 0 0, v0x596237f756a0_0;  alias, 1 drivers
v0x596237f7f090_0 .net "WD", 31 0, v0x596237f7d730_0;  alias, 1 drivers
L_0x74abae4ad138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x596237f7f160_0 .net/2u *"_ivl_0", 4 0, L_0x74abae4ad138;  1 drivers
L_0x74abae4ad1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x596237f7f230_0 .net *"_ivl_11", 1 0, L_0x74abae4ad1c8;  1 drivers
L_0x74abae4ad210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x596237f7f310_0 .net/2u *"_ivl_14", 4 0, L_0x74abae4ad210;  1 drivers
v0x596237f7f440_0 .net *"_ivl_16", 0 0, L_0x596237f93fe0;  1 drivers
L_0x74abae4ad258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x596237f7f500_0 .net/2u *"_ivl_18", 31 0, L_0x74abae4ad258;  1 drivers
v0x596237f7f5e0_0 .net *"_ivl_2", 0 0, L_0x596237f93b30;  1 drivers
v0x596237f7f6a0_0 .net *"_ivl_20", 31 0, L_0x596237f94160;  1 drivers
v0x596237f7f810_0 .net *"_ivl_22", 6 0, L_0x596237f94240;  1 drivers
L_0x74abae4ad2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x596237f7f8f0_0 .net *"_ivl_25", 1 0, L_0x74abae4ad2a0;  1 drivers
L_0x74abae4ad180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x596237f7f9d0_0 .net/2u *"_ivl_4", 31 0, L_0x74abae4ad180;  1 drivers
v0x596237f7fab0_0 .net *"_ivl_6", 31 0, L_0x596237f93c20;  1 drivers
v0x596237f7fb90_0 .net *"_ivl_8", 6 0, L_0x596237f93cc0;  1 drivers
v0x596237f7fc70_0 .net "clk", 0 0, v0x596237f82b10_0;  alias, 1 drivers
v0x596237f7fd10_0 .net "rd", 4 0, L_0x596237f946e0;  1 drivers
v0x596237f7fdf0_0 .net "reset", 0 0, v0x596237f82d50_0;  alias, 1 drivers
v0x596237f7ffa0 .array "rg", 0 31, 31 0;
v0x596237f80040_0 .net "rs1", 4 0, L_0x596237f945a0;  1 drivers
v0x596237f80120_0 .net "rs1_output", 31 0, L_0x596237f93e50;  alias, 1 drivers
v0x596237f801e0_0 .net "rs2", 4 0, L_0x596237f94640;  1 drivers
v0x596237f802a0_0 .net "rs2_output", 31 0, L_0x596237f94380;  alias, 1 drivers
L_0x596237f93b30 .cmp/eq 5, L_0x596237f945a0, L_0x74abae4ad138;
L_0x596237f93c20 .array/port v0x596237f7ffa0, L_0x596237f93cc0;
L_0x596237f93cc0 .concat [ 5 2 0 0], L_0x596237f945a0, L_0x74abae4ad1c8;
L_0x596237f93e50 .functor MUXZ 32, L_0x596237f93c20, L_0x74abae4ad180, L_0x596237f93b30, C4<>;
L_0x596237f93fe0 .cmp/eq 5, L_0x596237f94640, L_0x74abae4ad210;
L_0x596237f94160 .array/port v0x596237f7ffa0, L_0x596237f94240;
L_0x596237f94240 .concat [ 5 2 0 0], L_0x596237f94640, L_0x74abae4ad2a0;
L_0x596237f94380 .functor MUXZ 32, L_0x596237f94160, L_0x74abae4ad258, L_0x596237f93fe0, C4<>;
    .scope S_0x596237edb5a0;
T_0 ;
    %wait E_0x596237ee7d30;
    %load/vec4 v0x596237f75760_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f44720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f3ab10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x596237f60510_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x596237f755c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f756a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f753d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x596237f754e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x596237f752f0_0, 0, 3;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x596237f7da00;
T_1 ;
    %wait E_0x596237f7c6a0;
    %load/vec4 v0x596237f7deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x596237f7dd90_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x596237f7dcd0_0;
    %assign/vec4 v0x596237f7dd90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x596237f7dff0;
T_2 ;
    %wait E_0x596237f7e270;
    %load/vec4 v0x596237f7e630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x596237f7eb00_0;
    %store/vec4 v0x596237f7e540_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x596237f7eb00_0;
    %store/vec4 v0x596237f7e540_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x596237f7e8b0_0;
    %store/vec4 v0x596237f7e540_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x596237f7e990_0;
    %store/vec4 v0x596237f7e540_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x596237f79910;
T_3 ;
    %vpi_call 10 16 "$readmemh", "prog.hex", v0x596237f7a4f0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x596237f7ece0;
T_4 ;
    %wait E_0x596237f7c6a0;
    %load/vec4 v0x596237f7fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x596237f7ffa0, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x596237f7ffa0, 4, 0;
T_4.0 ;
    %load/vec4 v0x596237f7efa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x596237f7fd10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x596237f7f090_0;
    %load/vec4 v0x596237f7fd10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x596237f7ffa0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x596237f7a6b0;
T_5 ;
    %wait E_0x596237f7a890;
    %load/vec4 v0x596237f7be80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x596237f7c000_0;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x596237f7c1c0_0;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x596237f7bf40_0;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x596237f7c0e0_0;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x596237f7c2a0_0;
    %store/vec4 v0x596237f7a930_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x596237f760e0;
T_6 ;
    %wait E_0x596237ecc3d0;
    %load/vec4 v0x596237f76a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x596237f76cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %load/vec4 v0x596237f76dd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v0x596237f76dd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x596237f76cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.25 ;
    %load/vec4 v0x596237f76dd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.30, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_6.31, 8;
T_6.30 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_6.31, 8;
 ; End of false expr.
    %blend;
T_6.31;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x596237f76c00_0, 0, 4;
    %jmp T_6.29;
T_6.29 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x596237f76f80;
T_7 ;
    %wait E_0x596237f5e450;
    %load/vec4 v0x596237f78360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %add;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %sub;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %and;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %or;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %xor;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x596237f782a0_0;
    %ix/getv 4, v0x596237f78850_0;
    %shiftl 4;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x596237f782a0_0;
    %ix/getv 4, v0x596237f78850_0;
    %shiftr 4;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x596237f78690_0;
    %ix/getv 4, v0x596237f78850_0;
    %shiftr/s 4;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x596237f78690_0;
    %load/vec4 v0x596237f78770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x596237f782a0_0;
    %load/vec4 v0x596237f78430_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x596237f785b0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x596237f78ff0;
T_8 ;
    %wait E_0x596237f792c0;
    %load/vec4 v0x596237f795b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x596237f79680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %load/vec4 v0x596237f795b0_0;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x596237f79350_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x596237f79350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x596237f79410_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.14, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x596237f79410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x596237f794b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.18, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x596237f794b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_8.20, 8;
    %load/vec4 v0x596237f795b0_0;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %store/vec4 v0x596237f79770_0, 0, 2;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x596237f795b0_0;
    %store/vec4 v0x596237f79770_0, 0, 2;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x596237f7c4c0;
T_9 ;
    %wait E_0x596237f7c6a0;
    %load/vec4 v0x596237f7c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x596237f7ca80_0;
    %load/vec4 v0x596237f7c700_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x596237f7c9e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x596237f7d050;
T_10 ;
    %wait E_0x596237f7d350;
    %load/vec4 v0x596237f7d860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x596237f7d3e0_0;
    %store/vec4 v0x596237f7d730_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x596237f7d4c0_0;
    %store/vec4 v0x596237f7d730_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x596237f7d580_0;
    %store/vec4 v0x596237f7d730_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x596237f7d670_0;
    %store/vec4 v0x596237f7d730_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x596237f44c70;
T_11 ;
    %vpi_func 2 6 "$fopen" 32, "trace.log", "w" {0 0 0};
    %store/vec4 v0x596237f82c90_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x596237f44c70;
T_12 ;
    %vpi_call 2 21 "$dumpfile", "waves_cpu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x596237f7da00 {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x596237f7ece0 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x596237f76f80 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x596237f7a6b0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x596237f44c70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f82b10_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x596237f44c70;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f82d50_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x596237f44c70;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x596237f82bb0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x596237f44c70;
T_16 ;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596237f82d50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x596237f44c70;
T_17 ;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596237f82d50_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x596237f44c70;
T_18 ;
    %delay 1000, 0;
    %load/vec4 v0x596237f82b10_0;
    %inv;
    %store/vec4 v0x596237f82b10_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x596237f44c70;
T_19 ;
    %vpi_call 2 47 "$fdisplay", v0x596237f82c90_0, "Type:: pc: hexa  reg_indx: deci, mem_addr: hexa  wdata: deci\012" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x596237f44c70;
T_20 ;
    %wait E_0x596237f7c6a0;
    %load/vec4 v0x596237f82bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x596237f82bb0_0, 0;
    %load/vec4 v0x596237f82d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x596237f826f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call 2 54 "$fdisplay", v0x596237f82c90_0, "REG :: pc= %h \011reg_indx=%8d  \011 wdata=%8d", v0x596237f81860_0, &PV<v0x596237f816e0_0, 7, 5>, v0x596237f81f50_0 {0 0 0};
T_20.2 ;
    %load/vec4 v0x596237f824a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call 2 55 "$fdisplay", v0x596237f82c90_0, "MEM :: pc= %h \011mem_addr=%08h \011 wdata=%8d", v0x596237f81860_0, v0x596237f80f90_0, v0x596237f81e90_0 {0 0 0};
T_20.4 ;
T_20.0 ;
    %load/vec4 v0x596237f82bb0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.6, 5;
    %vpi_call 2 59 "$display", "Timeout" {0 0 0};
    %vpi_call 2 60 "$display", "Complete Complied" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_20.6 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb/tb_cpu.v";
    "src/Top_module.v";
    "src/Control_Unit.v";
    "src/Data_path.v";
    "src/Mux_2to1.v";
    "src/ALU_Control.v";
    "src/ALU.v";
    "src/Branch_Unit.v";
    "src/IM.v";
    "src/ImmGen.v";
    "src/Memory.v";
    "src/Mux_4to1.v";
    "src/PC.v";
    "src/PC_Next.v";
    "src/RegisterFile.v";
