IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60      93 K    715 K    0.87    0.10    0.00    0.02     2688        2        2     70
   1    1     0.11   0.09   1.20    1.20      39 M     49 M    0.21    0.29    0.04    0.05     1904     3101       14     54
   2    0     0.01   0.55   0.01    0.60     169 K   1469 K    0.88    0.12    0.00    0.02     1176        3        2     69
   3    1     0.12   0.10   1.20    1.20      33 M     43 M    0.22    0.39    0.03    0.04     1120     2802       39     54
   4    0     0.01   0.52   0.01    0.60     171 K   1527 K    0.89    0.08    0.00    0.02      392        4        2     70
   5    1     0.10   0.08   1.20    1.20      40 M     50 M    0.21    0.31    0.04    0.05     2352     3660       66     55
   6    0     0.01   0.55   0.01    0.60     135 K   1275 K    0.89    0.11    0.00    0.02      504       12        1     70
   7    1     0.14   0.11   1.20    1.20      29 M     42 M    0.32    0.42    0.02    0.03     2296     2277      385     54
   8    0     0.03   1.51   0.02    0.85      65 K    662 K    0.90    0.43    0.00    0.00     3976        7        1     68
   9    1     0.04   0.35   0.11    0.61    1472 K   2266 K    0.35    0.22    0.00    0.01      224       80        3     55
  10    0     0.00   0.60   0.01    0.60      35 K    378 K    0.91    0.21    0.00    0.01      560        7        1     68
  11    1     0.07   0.06   1.20    1.20      44 M     52 M    0.16    0.23    0.06    0.07     2520     4250       26     53
  12    0     0.00   0.70   0.00    0.60      18 K    172 K    0.89    0.27    0.00    0.01      560        1        0     70
  13    1     0.08   0.06   1.20    1.20      43 M     51 M    0.16    0.26    0.06    0.07     1400     3697       57     53
  14    0     0.00   0.37   0.00    0.60      12 K    107 K    0.89    0.22    0.00    0.01      224        0        0     70
  15    1     0.08   0.06   1.20    1.20      43 M     51 M    0.16    0.26    0.06    0.07     1400     3633       32     53
  16    0     0.00   0.32   0.00    0.60      14 K    132 K    0.89    0.21    0.00    0.01     1792        2        0     70
  17    1     0.02   0.02   1.20    1.20      50 M     57 M    0.12    0.17    0.21    0.24     2576     4619        0     54
  18    0     0.00   0.50   0.00    0.60      29 K    167 K    0.83    0.25    0.00    0.01      616        2        1     70
  19    1     0.16   0.14   1.13    1.20      12 M     39 M    0.69    0.62    0.01    0.02     3696     2017        1     54
  20    0     0.03   1.59   0.02    0.95      34 K    427 K    0.92    0.53    0.00    0.00     3696        6        1     70
  21    1     0.15   0.13   1.13    1.20      12 M     39 M    0.67    0.60    0.01    0.03     2968     1932        5     54
  22    0     0.06   1.71   0.03    1.03      38 K    645 K    0.94    0.58    0.00    0.00     6776        8        3     70
  23    1     0.15   0.13   1.14    1.20      12 M     39 M    0.67    0.61    0.01    0.03     3024     2124        3     55
  24    0     0.00   0.70   0.00    0.60      25 K    242 K    0.89    0.33    0.00    0.01     2184        4        1     71
  25    1     0.14   0.12   1.18    1.20      17 M     40 M    0.58    0.58    0.01    0.03     4592     2430        0     54
  26    0     0.02   1.27   0.02    0.86      41 K    474 K    0.91    0.51    0.00    0.00     4424        5        1     70
  27    1     0.07   0.06   1.20    1.20      42 M     50 M    0.16    0.29    0.06    0.08     1736     3383        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.75     884 K   8399 K    0.89    0.28    0.00    0.00    29568       63       16     61
 SKT    1     0.10   0.09   1.11    1.19     422 M    610 M    0.31    0.41    0.03    0.04    31808    40005      638     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     422 M    618 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.21 %

 C1 core residency: 6.86 %; C3 core residency: 0.40 %; C6 core residency: 45.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6558 M   6504 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.29     208.44       9.01         222.14
 SKT   1    49.41    33.10     397.48      21.97         437.28
---------------------------------------------------------------------------------------------------------------
       *    50.03    33.39     605.92      30.98         437.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.48   0.01    0.60     137 K   1018 K    0.86    0.11    0.00    0.02     2912        5        3     71
   1    1     0.09   0.08   1.20    1.20      39 M     50 M    0.20    0.29    0.04    0.05     2912     3205       80     54
   2    0     0.01   0.57   0.01    0.60     164 K   1489 K    0.89    0.12    0.00    0.02      448        1        3     69
   3    1     0.13   0.10   1.20    1.20      34 M     44 M    0.22    0.37    0.03    0.03     1288     2859       28     54
   4    0     0.00   0.55   0.01    0.60      71 K    654 K    0.89    0.14    0.00    0.02       56        0        1     70
   5    1     0.10   0.08   1.20    1.20      38 M     47 M    0.21    0.31    0.04    0.05     1960     3229        2     54
   6    0     0.00   0.51   0.00    0.60      41 K    401 K    0.90    0.15    0.00    0.02      672        5        1     70
   7    1     0.11   0.09   1.20    1.20      28 M     43 M    0.34    0.47    0.02    0.04     2408     1953      240     54
   8    0     0.00   0.66   0.01    0.60      71 K    602 K    0.88    0.15    0.00    0.01     2240        3        1     69
   9    1     0.02   0.29   0.06    0.63     734 K   1498 K    0.51    0.06    0.00    0.01        0       42        0     55
  10    0     0.00   0.52   0.00    0.60      20 K    216 K    0.90    0.19    0.00    0.01      336        2        0     69
  11    1     0.06   0.05   1.20    1.20      45 M     53 M    0.16    0.23    0.08    0.09     1512     3945       14     53
  12    0     0.00   0.37   0.00    0.60      14 K    147 K    0.90    0.20    0.00    0.01      896        2        0     70
  13    1     0.05   0.04   1.20    1.20      45 M     53 M    0.15    0.22    0.08    0.10     1848     3663       51     53
  14    0     0.00   0.49   0.00    0.60      15 K    148 K    0.90    0.26    0.00    0.01      168        0        0     69
  15    1     0.05   0.04   1.20    1.20      46 M     53 M    0.14    0.24    0.09    0.11     2072     4017       31     53
  16    0     0.03   1.61   0.02    0.93      40 K    447 K    0.91    0.53    0.00    0.00     4032        6        2     70
  17    1     0.05   0.04   1.20    1.20      46 M     54 M    0.14    0.24    0.09    0.11     1736     4156       14     54
  18    0     0.02   1.37   0.01    0.98      40 K    363 K    0.89    0.53    0.00    0.00     7336       11        0     70
  19    1     0.17   0.15   1.16    1.20      11 M     43 M    0.73    0.61    0.01    0.02     3360     2029        0     54
  20    0     0.06   1.73   0.03    1.01      48 K    681 K    0.93    0.58    0.00    0.00     7000       11        2     70
  21    1     0.13   0.11   1.11    1.20      12 M     37 M    0.66    0.58    0.01    0.03     3808     1560       45     54
  22    0     0.00   0.77   0.00    0.60      44 K    268 K    0.83    0.36    0.00    0.01     1736        6        0     71
  23    1     0.11   0.09   1.20    1.20      24 M     45 M    0.45    0.48    0.02    0.04     3136     1829       96     54
  24    0     0.02   1.86   0.01    0.84      30 K    318 K    0.91    0.39    0.00    0.00     2800        5        1     71
  25    1     0.13   0.12   1.07    1.20      11 M     37 M    0.70    0.60    0.01    0.03     4200     1669        1     54
  26    0     0.01   0.56   0.01    0.60     114 K    987 K    0.88    0.11    0.00    0.02      616        3        0     70
  27    1     0.08   0.07   1.20    1.20      41 M     50 M    0.18    0.28    0.05    0.06     1176     3176       91     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.15   0.01    0.75     857 K   7745 K    0.89    0.28    0.00    0.00    31248       60       12     62
 SKT    1     0.09   0.08   1.10    1.20     427 M    616 M    0.31    0.40    0.03    0.05    31416    37332      693     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.19     428 M    624 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.78 %

 C1 core residency: 6.52 %; C3 core residency: 0.39 %; C6 core residency: 46.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6664 M   6607 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.27     213.57       9.21         203.18
 SKT   1    50.66    33.93     406.65      22.57         439.38
---------------------------------------------------------------------------------------------------------------
       *    51.28    34.20     620.22      31.78         438.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.50   0.01    0.60     100 K    692 K    0.85    0.17    0.00    0.01     3248        3        1     70
   1    1     0.08   0.07   1.20    1.20      38 M     48 M    0.20    0.29    0.05    0.06     2464     3327       80     54
   2    0     0.02   1.38   0.01    0.74      84 K    551 K    0.85    0.26    0.00    0.00     2912        6        1     69
   3    1     0.14   0.11   1.20    1.20      32 M     42 M    0.23    0.37    0.02    0.03     1736     3267       42     54
   4    0     0.00   0.61   0.00    0.60      23 K    254 K    0.91    0.33    0.00    0.01      616        2        0     70
   5    1     0.13   0.11   1.20    1.20      36 M     46 M    0.21    0.29    0.03    0.04     1176     3164       12     54
   6    0     0.01   0.52   0.01    0.60     166 K   1392 K    0.88    0.10    0.00    0.02      616       12        2     70
   7    1     0.12   0.10   1.20    1.20      28 M     41 M    0.33    0.46    0.02    0.03     2352     2105      222     53
   8    0     0.01   0.47   0.01    0.60     140 K   1194 K    0.88    0.10    0.00    0.02      336        1        2     69
   9    1     0.11   0.45   0.24    0.68    3051 K   5470 K    0.44    0.38    0.00    0.00      112      176        8     55
  10    0     0.00   0.49   0.01    0.60      93 K    812 K    0.89    0.13    0.00    0.02      560        2        0     68
  11    1     0.04   0.03   1.20    1.20      45 M     53 M    0.14    0.21    0.12    0.14     1512     4053       22     53
  12    0     0.00   0.69   0.01    0.60      54 K    376 K    0.85    0.28    0.00    0.01     2016        5        0     70
  13    1     0.03   0.02   1.20    1.20      46 M     54 M    0.14    0.19    0.15    0.18     1456     3803       80     53
  14    0     0.00   0.44   0.00    0.60      31 K    310 K    0.90    0.17    0.00    0.02      168        0        1     70
  15    1     0.06   0.05   1.20    1.20      43 M     51 M    0.15    0.24    0.07    0.09     1400     3542       13     53
  16    0     0.00   0.33   0.00    0.60      13 K    142 K    0.90    0.19    0.00    0.02      224        0        0     70
  17    1     0.04   0.03   1.20    1.20      45 M     52 M    0.13    0.18    0.12    0.14     2072     3939      100     53
  18    0     0.00   0.38   0.00    0.60      13 K    172 K    0.92    0.20    0.00    0.01     1288        3        0     70
  19    1     0.14   0.11   1.20    1.20      28 M     48 M    0.41    0.44    0.02    0.03     2408     2945        1     54
  20    0     0.00   0.38   0.00    0.60    9052      143 K    0.94    0.22    0.00    0.01      840        1        0     71
  21    1     0.14   0.13   1.07    1.20      10 M     35 M    0.71    0.60    0.01    0.03     3360     1840       12     53
  22    0     0.06   1.74   0.03    1.04      43 K    640 K    0.93    0.58    0.00    0.00     6496       11        4     71
  23    1     0.18   0.16   1.16    1.20      10 M     41 M    0.74    0.65    0.01    0.02     3752     2266        0     54
  24    0     0.03   1.57   0.02    0.92      43 K    452 K    0.90    0.53    0.00    0.00     4088        8        1     71
  25    1     0.13   0.12   1.05    1.20      10 M     35 M    0.70    0.60    0.01    0.03     5040     1882        0     54
  26    0     0.02   1.29   0.02    0.88      35 K    426 K    0.92    0.53    0.00    0.00     5768        8        1     70
  27    1     0.04   0.03   1.20    1.20      44 M     52 M    0.14    0.20    0.11    0.13     2128     3821        2     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.74     855 K   7560 K    0.89    0.29    0.00    0.00    29176       62       13     62
 SKT    1     0.10   0.09   1.11    1.19     426 M    609 M    0.30    0.39    0.03    0.04    30968    40130      594     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.56    1.18     427 M    617 M    0.31    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.39 %

 C1 core residency: 6.56 %; C3 core residency: 0.25 %; C6 core residency: 45.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6518 M   6462 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.54     0.23     212.35       9.13         209.39
 SKT   1    50.10    33.89     405.41      22.42         439.04
---------------------------------------------------------------------------------------------------------------
       *    50.64    34.12     617.77      31.55         439.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.46   0.01    0.60     143 K   1161 K    0.88    0.10    0.00    0.02     4648        7        1     70
   1    1     0.07   0.06   1.20    1.20      40 M     51 M    0.21    0.28    0.06    0.07     2296     2860        1     54
   2    0     0.05   1.47   0.03    0.96     105 K   1096 K    0.90    0.45    0.00    0.00     5936        9        2     69
   3    1     0.11   0.10   1.20    1.20      35 M     45 M    0.22    0.37    0.03    0.04     2184     3038       33     53
   4    0     0.00   0.74   0.01    0.60      48 K    414 K    0.88    0.25    0.00    0.01      728        2        0     70
   5    1     0.07   0.06   1.20    1.20      40 M     51 M    0.20    0.28    0.06    0.07     2520     3658       88     54
   6    0     0.00   0.61   0.01    0.60      61 K    288 K    0.79    0.27    0.00    0.01     4200       15        3     69
   7    1     0.14   0.12   1.20    1.20      30 M     43 M    0.30    0.42    0.02    0.03     2912     1453      202     53
   8    0     0.02   1.82   0.01    0.75      32 K    313 K    0.90    0.39    0.00    0.00     1232        3        2     68
   9    1     0.07   0.42   0.17    0.62    1906 K   3322 K    0.43    0.29    0.00    0.00      168      180       27     55
  10    0     0.00   0.57   0.00    0.60      15 K    164 K    0.90    0.30    0.00    0.01      112        3        0     68
  11    1     0.03   0.03   1.20    1.20      48 M     55 M    0.14    0.19    0.16    0.18     1288     3812        5     53
  12    0     0.00   0.64   0.00    0.60      22 K    205 K    0.89    0.29    0.00    0.01      616        1        0     70
  13    1     0.10   0.09   1.20    1.20      40 M     48 M    0.17    0.27    0.04    0.05     1904     3072        6     53
  14    0     0.00   0.72   0.00    0.60      24 K    178 K    0.86    0.27    0.00    0.01     1232        1        0     70
  15    1     0.04   0.03   1.20    1.20      47 M     54 M    0.13    0.21    0.13    0.16     1400     4177       12     53
  16    0     0.00   0.31   0.00    0.60    9616      108 K    0.91    0.15    0.00    0.02      224        0        0     70
  17    1     0.09   0.08   1.20    1.20      41 M     50 M    0.16    0.29    0.04    0.05     1120     1959      131     53
  18    0     0.00   0.31   0.00    0.60      13 K    155 K    0.91    0.19    0.00    0.02      504        1        0     70
  19    1     0.20   0.18   1.14    1.20    8863 K     44 M    0.80    0.65    0.00    0.02     3696     1933        0     54
  20    0     0.01   1.61   0.01    0.70      49 K    250 K    0.80    0.33    0.00    0.00     4144        4        2     71
  21    1     0.14   0.12   1.09    1.20      12 M     37 M    0.67    0.59    0.01    0.03     2296     1505        2     54
  22    0     0.00   0.48   0.01    0.60      87 K    926 K    0.91    0.08    0.00    0.02      392        2        0     71
  23    1     0.12   0.10   1.20    1.20      25 M     42 M    0.39    0.46    0.02    0.03     2800     1518        8     54
  24    0     0.01   0.51   0.01    0.60     176 K   1723 K    0.90    0.07    0.00    0.03      840        4        2     71
  25    1     0.13   0.12   1.08    1.20      12 M     36 M    0.67    0.60    0.01    0.03     4144     1729        0     54
  26    0     0.04   1.30   0.03    0.89     150 K   1630 K    0.91    0.34    0.00    0.00     6776       12        3     70
  27    1     0.08   0.07   1.20    1.20      40 M     48 M    0.17    0.31    0.05    0.06     2128     4032        8     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.73     940 K   8619 K    0.89    0.25    0.00    0.01    31584       64       15     62
 SKT    1     0.10   0.09   1.11    1.19     427 M    614 M    0.30    0.40    0.03    0.04    30856    34926      522     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     428 M    623 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.28 %

 C1 core residency: 6.30 %; C3 core residency: 0.22 %; C6 core residency: 46.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6497 M   6442 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.24     207.59       8.94         237.47
 SKT   1    49.60    32.91     398.48      21.93         441.44
---------------------------------------------------------------------------------------------------------------
       *    50.15    33.15     606.07      30.87         441.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.98   0.02    0.82     124 K    991 K    0.87    0.32    0.00    0.01     7280       10        2     70
   1    1     0.06   0.05   1.20    1.20      40 M     51 M    0.20    0.30    0.07    0.09     2240     3263        1     54
   2    0     0.01   0.55   0.01    0.60     182 K   1756 K    0.90    0.09    0.00    0.02     1120        4        3     69
   3    1     0.12   0.10   1.20    1.20      34 M     44 M    0.22    0.36    0.03    0.04     1568     2837       35     53
   4    0     0.01   0.56   0.02    0.60     215 K   2044 K    0.89    0.08    0.00    0.02     1624        5        5     70
   5    1     0.13   0.11   1.20    1.20      37 M     47 M    0.20    0.32    0.03    0.04     1680     3353      149     54
   6    0     0.01   0.55   0.01    0.60     116 K   1209 K    0.90    0.09    0.00    0.02      896        8        1     70
   7    1     0.15   0.12   1.20    1.20      30 M     48 M    0.37    0.45    0.02    0.03     1904     1911      182     53
   8    0     0.00   0.72   0.01    0.60      40 K    413 K    0.90    0.23    0.00    0.01      336        1        0     69
   9    1     0.04   0.38   0.11    0.60    1355 K   2337 K    0.42    0.21    0.00    0.01       56      142        4     55
  10    0     0.00   0.74   0.00    0.60      18 K    209 K    0.91    0.32    0.00    0.01     1120        7        0     68
  11    1     0.09   0.07   1.20    1.20      42 M     50 M    0.17    0.27    0.05    0.06     1456     3454       14     53
  12    0     0.02   1.91   0.01    0.80      18 K    201 K    0.91    0.43    0.00    0.00      448        1        1     70
  13    1     0.07   0.06   1.20    1.20      45 M     53 M    0.15    0.25    0.06    0.08     1792     3663      167     53
  14    0     0.00   0.92   0.00    0.60      20 K    161 K    0.87    0.26    0.00    0.01      896        1        0     70
  15    1     0.05   0.05   1.15    1.19      43 M     51 M    0.15    0.24    0.08    0.09     1736     3732       45     52
  16    0     0.00   0.63   0.00    0.60      16 K    151 K    0.89    0.22    0.00    0.01      280        1        0     70
  17    1     0.04   0.03   1.20    1.20      48 M     55 M    0.13    0.19    0.13    0.15     2128     4882        1     53
  18    0     0.00   0.41   0.00    0.60    9946      147 K    0.93    0.18    0.00    0.02      168        0        1     70
  19    1     0.16   0.14   1.11    1.20      11 M     41 M    0.72    0.62    0.01    0.03     4536     1648       18     54
  20    0     0.00   0.43   0.00    0.60    8476      137 K    0.94    0.20    0.00    0.01      840        1        0     71
  21    1     0.17   0.14   1.19    1.20      14 M     48 M    0.69    0.60    0.01    0.03     3416     1548        1     53
  22    0     0.00   0.59   0.00    0.60      19 K    167 K    0.88    0.26    0.00    0.01     1736        3        1     71
  23    1     0.13   0.12   1.13    1.20      14 M     41 M    0.66    0.60    0.01    0.03     3808     1504        1     54
  24    0     0.06   1.76   0.03    1.05      45 K    668 K    0.93    0.57    0.00    0.00     9856       13        2     71
  25    1     0.18   0.15   1.16    1.20      12 M     39 M    0.67    0.60    0.01    0.02     4144     1626        0     53
  26    0     0.03   1.60   0.02    0.95      42 K    487 K    0.91    0.53    0.00    0.00     4480        9        2     70
  27    1     0.06   0.05   1.20    1.20      43 M     51 M    0.15    0.28    0.07    0.09     1680     1824        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     880 K   8750 K    0.90    0.25    0.00    0.01    31080       64       18     62
 SKT    1     0.10   0.09   1.10    1.19     421 M    626 M    0.33    0.42    0.03    0.04    32144    35387      619     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.18     422 M    635 M    0.33    0.42    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.98 %

 C1 core residency: 6.10 %; C3 core residency: 0.31 %; C6 core residency: 46.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6546 M   6485 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.23     209.55       9.02         209.02
 SKT   1    49.41    33.52     401.16      22.09         433.65
---------------------------------------------------------------------------------------------------------------
       *    49.99    33.75     610.70      31.12         433.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     109 K    808 K    0.86    0.14    0.00    0.02     1456        2        2     71
   1    1     0.06   0.05   1.20    1.20      41 M     52 M    0.21    0.30    0.07    0.09     2296     2759        1     54
   2    0     0.03   1.39   0.02    0.87     147 K    898 K    0.84    0.39    0.00    0.00     6496        8        5     69
   3    1     0.11   0.09   1.20    1.20      36 M     46 M    0.21    0.37    0.03    0.04     1736     2907       36     54
   4    0     0.00   0.67   0.01    0.60      66 K    429 K    0.85    0.26    0.00    0.01     1176        1        2     70
   5    1     0.07   0.06   1.20    1.20      42 M     52 M    0.20    0.29    0.06    0.08     1848     3460       11     54
   6    0     0.00   0.56   0.00    0.60      24 K    227 K    0.89    0.31    0.00    0.01      448       12        0     70
   7    1     0.16   0.13   1.20    1.20      32 M     45 M    0.29    0.40    0.02    0.03     2408     2251      245     53
   8    0     0.00   0.59   0.00    0.60      26 K    213 K    0.88    0.30    0.00    0.01      896        2        0     68
   9    1     0.04   0.36   0.11    0.60    1669 K   3846 K    0.57    0.12    0.00    0.01      224      151       77     54
  10    0     0.00   0.66   0.00    0.60      23 K    192 K    0.88    0.32    0.00    0.01      448        3        0     68
  11    1     0.03   0.03   1.19    1.20      47 M     55 M    0.14    0.20    0.14    0.16     1904     4086        6     52
  12    0     0.00   0.54   0.00    0.60      17 K    171 K    0.90    0.29    0.00    0.01      336        1        0     70
  13    1     0.05   0.04   1.20    1.20      45 M     52 M    0.15    0.23    0.09    0.10     2184     4077       36     52
  14    0     0.00   0.62   0.00    0.60      19 K    154 K    0.87    0.24    0.00    0.01     1512        2        0     69
  15    1     0.03   0.03   1.20    1.20      47 M     55 M    0.13    0.20    0.14    0.16     1848     4032        9     53
  16    0     0.03   1.64   0.02    1.02      36 K    399 K    0.91    0.53    0.00    0.00     3360        7        2     70
  17    1     0.06   0.05   1.20    1.20      46 M     54 M    0.15    0.24    0.07    0.08     1568     3738       16     53
  18    0     0.00   0.41   0.00    0.60      12 K    128 K    0.90    0.21    0.00    0.01      392        1        0     70
  19    1     0.20   0.17   1.16    1.20      10 M     43 M    0.76    0.64    0.01    0.02     3920     1545        3     54
  20    0     0.00   0.39   0.00    0.60      16 K    157 K    0.89    0.23    0.00    0.01      616        1        1     70
  21    1     0.15   0.13   1.10    1.20      11 M     40 M    0.72    0.61    0.01    0.03     3472     1369        5     53
  22    0     0.00   0.42   0.00    0.60      17 K    165 K    0.89    0.21    0.00    0.01      280        1        0     71
  23    1     0.12   0.10   1.20    1.20      22 M     41 M    0.46    0.51    0.02    0.03     3080     1351       14     54
  24    0     0.05   1.57   0.03    1.03      48 K    639 K    0.92    0.57    0.00    0.00     9464       14        2     71
  25    1     0.17   0.15   1.17    1.20      12 M     42 M    0.69    0.60    0.01    0.02     4424     1473       47     53
  26    0     0.03   1.58   0.02    0.97      46 K    480 K    0.90    0.53    0.00    0.00     4704        9        2     70
  27    1     0.13   0.11   1.20    1.20      37 M     45 M    0.19    0.33    0.03    0.03      896     2839        8     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.20   0.01    0.80     613 K   5066 K    0.88    0.39    0.00    0.00    31584       64       14     62
 SKT    1     0.10   0.09   1.11    1.19     435 M    631 M    0.31    0.41    0.03    0.04    31808    36038      514     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.19     435 M    636 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.00 %

 C1 core residency: 5.86 %; C3 core residency: 0.06 %; C6 core residency: 47.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6749 M   6691 M   |    6%     6%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.25     212.18       9.17         253.36
 SKT   1    51.01    33.86     410.03      22.52         445.17
---------------------------------------------------------------------------------------------------------------
       *    51.58    34.11     622.22      31.69         446.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   1.63   0.05    0.97     153 K   1417 K    0.89    0.49    0.00    0.00    12152       14        5     70
   1    1     0.08   0.07   1.20    1.20      40 M     50 M    0.20    0.28    0.05    0.06     2688     3308       74     54
   2    0     0.00   0.66   0.01    0.60      52 K    477 K    0.89    0.19    0.00    0.01      728        1        0     69
   3    1     0.15   0.13   1.20    1.20      33 M     44 M    0.24    0.38    0.02    0.03     1736     2581       59     53
   4    0     0.04   1.74   0.02    0.88      52 K    571 K    0.91    0.51    0.00    0.00     6272        6        3     71
   5    1     0.07   0.05   1.20    1.20      42 M     52 M    0.20    0.30    0.06    0.08     2240     3473        1     54
   6    0     0.00   0.71   0.00    0.60      26 K    255 K    0.90    0.28    0.00    0.01      336       17        0     70
   7    1     0.13   0.11   1.20    1.20      31 M     45 M    0.31    0.43    0.02    0.03     1960     1653      216     53
   8    0     0.00   0.74   0.00    0.60      23 K    241 K    0.90    0.31    0.00    0.01      336        1        0     69
   9    1     0.02   0.30   0.07    0.60     917 K   1671 K    0.45    0.08    0.00    0.01       56       95        2     55
  10    0     0.00   0.74   0.00    0.60      31 K    237 K    0.87    0.33    0.00    0.01      952        7        0     68
  11    1     0.13   0.11   1.20    1.20      39 M     49 M    0.19    0.30    0.03    0.04     1400     3394       10     53
  12    0     0.00   0.53   0.00    0.60      14 K    167 K    0.92    0.24    0.00    0.01      112        0        0     70
  13    1     0.05   0.04   1.20    1.20      47 M     56 M    0.15    0.22    0.09    0.11     1568     4112        4     52
  14    0     0.00   0.75   0.00    0.60      21 K    181 K    0.88    0.26    0.00    0.01      952        2        0     70
  15    1     0.04   0.03   1.20    1.20      47 M     55 M    0.13    0.21    0.13    0.15     1736     4033       13     52
  16    0     0.00   0.33   0.00    0.60    7656       96 K    0.92    0.17    0.00    0.02      168        1        0     70
  17    1     0.05   0.04   1.20    1.20      49 M     56 M    0.13    0.23    0.10    0.12     1288     3894       14     53
  18    0     0.01   0.48   0.01    0.60     156 K   1587 K    0.90    0.07    0.00    0.03     1120        5        4     70
  19    1     0.15   0.13   1.14    1.20      13 M     39 M    0.66    0.61    0.01    0.02     3752     1907        1     54
  20    0     0.01   0.50   0.02    0.60     209 K   2099 K    0.90    0.08    0.00    0.03      504        6        2     70
  21    1     0.15   0.13   1.17    1.20      15 M     44 M    0.66    0.59    0.01    0.03     3080     1680      155     54
  22    0     0.00   0.47   0.01    0.60      81 K    887 K    0.91    0.08    0.00    0.02      224        3        0     71
  23    1     0.14   0.12   1.16    1.20      14 M     41 M    0.65    0.60    0.01    0.03     3808     1747       20     54
  24    0     0.00   0.52   0.00    0.60      39 K    387 K    0.90    0.12    0.00    0.02     2296        3        1     70
  25    1     0.14   0.12   1.15    1.20      15 M     40 M    0.63    0.59    0.01    0.03     4368     2027        1     53
  26    0     0.01   0.98   0.01    0.90      18 K    296 K    0.94    0.54    0.00    0.00     4088        5        0     66
  27    1     0.09   0.07   1.20    1.20      41 M     50 M    0.17    0.30    0.05    0.06     1736     4154        5     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     888 K   8906 K    0.90    0.27    0.00    0.00    30240       71       13     61
 SKT    1     0.10   0.09   1.11    1.19     432 M    628 M    0.31    0.41    0.03    0.04    31416    38058      575     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.56    1.19     433 M    637 M    0.32    0.41    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  161 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.87 %

 C1 core residency: 6.57 %; C3 core residency: 0.44 %; C6 core residency: 46.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6787 M   6723 M   |    6%     6%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.63     0.26     216.39       9.36         210.59
 SKT   1    51.20    34.40     414.52      22.80         432.95
---------------------------------------------------------------------------------------------------------------
       *    51.83    34.66     630.92      32.15         433.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     111 K    885 K    0.87    0.08    0.00    0.02     3696        1        2     70
   1    1     0.12   0.10   1.20    1.20      39 M     49 M    0.21    0.32    0.03    0.04     1960     3109       96     54
   2    0     0.01   0.48   0.01    0.60     172 K   1597 K    0.89    0.07    0.00    0.02      336        0        2     69
   3    1     0.12   0.10   1.20    1.20      35 M     45 M    0.23    0.35    0.03    0.04     1568     2772       22     53
   4    0     0.05   1.42   0.03    0.99      98 K   1132 K    0.91    0.44    0.00    0.00     7728        9        3     70
   5    1     0.07   0.06   1.20    1.20      41 M     51 M    0.19    0.30    0.06    0.07     2184     3409       12     53
   6    0     0.06   1.69   0.03    0.97      64 K    830 K    0.92    0.52    0.00    0.00     7952       18        2     69
   7    1     0.14   0.12   1.20    1.20      30 M     43 M    0.30    0.44    0.02    0.03     2072     1795      308     53
   8    0     0.02   1.45   0.01    0.74      47 K    388 K    0.88    0.37    0.00    0.00     2520        4        1     69
   9    1     0.03   0.36   0.09    0.60    1205 K   2057 K    0.41    0.21    0.00    0.01       56       56        6     55
  10    0     0.00   0.68   0.01    0.60      28 K    276 K    0.90    0.31    0.00    0.01      280        5        1     68
  11    1     0.03   0.03   1.20    1.20      49 M     56 M    0.13    0.19    0.16    0.18     1456     5196        5     52
  12    0     0.00   0.63   0.01    0.60      24 K    260 K    0.91    0.30    0.00    0.01      560        0        1     70
  13    1     0.03   0.03   1.20    1.20      47 M     54 M    0.14    0.20    0.14    0.16      504     2030       15     52
  14    0     0.00   0.57   0.00    0.60      19 K    197 K    0.90    0.29    0.00    0.01      504        0        0     70
  15    1     0.03   0.03   1.20    1.20      48 M     55 M    0.13    0.21    0.14    0.16     1568     3955       10     53
  16    0     0.00   0.54   0.00    0.60      53 K    216 K    0.75    0.32    0.00    0.01     3248        4        3     70
  17    1     0.05   0.04   1.20    1.20      46 M     54 M    0.14    0.19    0.10    0.12     2296     4031        2     53
  18    0     0.00   0.66   0.00    0.60      20 K    174 K    0.88    0.25    0.00    0.01     1512        2        1     70
  19    1     0.16   0.15   1.09    1.20      10 M     38 M    0.72    0.62    0.01    0.02     3080     1395        3     54
  20    0     0.00   0.28   0.00    0.60      10 K    107 K    0.91    0.15    0.00    0.02      224        1        0     70
  21    1     0.15   0.12   1.20    1.20      31 M     45 M    0.30    0.40    0.02    0.03     2296     1828       56     53
  22    0     0.00   0.29   0.00    0.60      11 K    147 K    0.92    0.19    0.00    0.01      672        1        0     71
  23    1     0.17   0.16   1.10    1.20      10 M     40 M    0.74    0.62    0.01    0.02     3640     1467      108     54
  24    0     0.01   0.48   0.01    0.60     149 K   1422 K    0.90    0.08    0.00    0.02      504        5        2     71
  25    1     0.20   0.18   1.11    1.20    8934 K     47 M    0.81    0.66    0.00    0.02     5208     1636        2     53
  26    0     0.00   0.48   0.01    0.60      90 K    841 K    0.89    0.08    0.00    0.02     1120        3        0     70
  27    1     0.10   0.08   1.20    1.20      39 M     48 M    0.18    0.31    0.04    0.05     2016     4912        2     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.74     903 K   8478 K    0.89    0.26    0.00    0.01    30856       53       18     62
 SKT    1     0.10   0.09   1.10    1.19     442 M    634 M    0.30    0.40    0.03    0.04    29904    37591      647     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.55    1.19     442 M    643 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.68 %

 C1 core residency: 7.00 %; C3 core residency: 0.33 %; C6 core residency: 45.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6687 M   6629 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.22     211.78       9.15         218.13
 SKT   1    50.44    33.75     406.56      22.39         435.81
---------------------------------------------------------------------------------------------------------------
       *    51.00    33.97     618.34      31.54         436.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     105 K    784 K    0.87    0.10    0.00    0.02     7224        7        1     70
   1    1     0.08   0.06   1.20    1.20      39 M     49 M    0.20    0.30    0.05    0.06     1792     2994       94     54
   2    0     0.00   0.50   0.00    0.60      33 K    292 K    0.88    0.19    0.00    0.01     1736        1        1     69
   3    1     0.11   0.09   1.20    1.20      34 M     44 M    0.21    0.38    0.03    0.04     1736     2652       43     53
   4    0     0.00   0.39   0.00    0.60      15 K    164 K    0.91    0.18    0.00    0.01      336        0        0     70
   5    1     0.05   0.05   1.20    1.20      40 M     50 M    0.21    0.30    0.07    0.09     3416     3058        6     54
   6    0     0.10   1.75   0.06    1.04      59 K   1087 K    0.95    0.60    0.00    0.00     9856       14        4     70
   7    1     0.15   0.12   1.20    1.20      30 M     42 M    0.29    0.41    0.02    0.03     2184     2195      173     53
   8    0     0.00   0.84   0.01    0.60      32 K    287 K    0.89    0.37    0.00    0.01     1064        1        1     69
   9    1     0.09   0.42   0.21    0.66    2648 K   4575 K    0.42    0.31    0.00    0.01      224      185        8     55
  10    0     0.02   1.54   0.01    0.68      37 K    328 K    0.88    0.40    0.00    0.00     2800        8        1     68
  11    1     0.03   0.03   1.20    1.20      47 M     54 M    0.13    0.18    0.15    0.17     2128     4227        6     52
  12    0     0.00   0.67   0.00    0.60      23 K    236 K    0.90    0.33    0.00    0.01      560        1        0     70
  13    1     0.04   0.04   1.20    1.20      45 M     52 M    0.14    0.23    0.10    0.12     2744     3706        9     52
  14    0     0.00   0.60   0.00    0.60      24 K    218 K    0.89    0.31    0.00    0.01     1512        2        1     69
  15    1     0.11   0.09   1.20    1.20      39 M     48 M    0.18    0.24    0.04    0.04     1680     3314       35     52
  16    0     0.00   0.59   0.00    0.60      16 K    178 K    0.91    0.31    0.00    0.01      224        0        0     70
  17    1     0.05   0.05   1.20    1.20      45 M     52 M    0.14    0.22    0.08    0.10      784     2308       71     53
  18    0     0.00   0.63   0.01    0.60      59 K    499 K    0.88    0.14    0.00    0.01     1288        2        1     71
  19    1     0.16   0.14   1.16    1.20      14 M     38 M    0.63    0.62    0.01    0.02     4480     1542       50     54
  20    0     0.01   0.48   0.01    0.60     187 K   1772 K    0.89    0.07    0.00    0.03      560        4        3     70
  21    1     0.15   0.13   1.12    1.20      11 M     39 M    0.70    0.61    0.01    0.03     2744     1359        5     53
  22    0     0.00   0.48   0.01    0.60     110 K   1076 K    0.90    0.06    0.00    0.03      392        2        2     71
  23    1     0.13   0.11   1.20    1.20      21 M     37 M    0.42    0.51    0.02    0.03     3024     1288      127     54
  24    0     0.00   0.51   0.00    0.60      38 K    380 K    0.90    0.09    0.00    0.02      560        1        0     70
  25    1     0.14   0.12   1.12    1.20      13 M     37 M    0.65    0.58    0.01    0.03     4256     1409        1     54
  26    0     0.00   0.39   0.00    0.60      22 K    170 K    0.87    0.17    0.00    0.01     1960        3        0     70
  27    1     0.05   0.04   1.20    1.20      42 M     50 M    0.15    0.26    0.08    0.10     1120     1993        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.12   0.01    0.74     766 K   7478 K    0.90    0.28    0.00    0.00    30072       46       15     61
 SKT    1     0.10   0.09   1.11    1.19     427 M    602 M    0.29    0.40    0.03    0.04    32312    32230      629     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     428 M    610 M    0.30    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.57 %

 C1 core residency: 6.40 %; C3 core residency: 0.23 %; C6 core residency: 45.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.33 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6524 M   6473 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.21     207.85       8.95         213.14
 SKT   1    49.32    33.09     398.02      21.94         446.92
---------------------------------------------------------------------------------------------------------------
       *    49.84    33.29     605.87      30.89         447.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     102 K    700 K    0.85    0.10    0.00    0.02     2464        3        0     70
   1    1     0.09   0.08   1.20    1.20      39 M     50 M    0.21    0.28    0.04    0.06     2240     2863       24     53
   2    0     0.00   0.49   0.01    0.60      69 K    502 K    0.86    0.14    0.00    0.02     1904        2        1     69
   3    1     0.10   0.08   1.20    1.20      35 M     45 M    0.21    0.36    0.04    0.05     1904     3516       41     53
   4    0     0.00   0.41   0.00    0.60      13 K    168 K    0.92    0.23    0.00    0.01      336        0        1     70
   5    1     0.07   0.06   1.20    1.20      40 M     50 M    0.20    0.28    0.06    0.07     1792     3495        0     54
   6    0     0.01   0.51   0.01    0.60     155 K   1381 K    0.89    0.08    0.00    0.02     1232        5        1     70
   7    1     0.12   0.10   1.20    1.20      28 M     41 M    0.30    0.46    0.02    0.04     2856     1416      230     53
   8    0     0.03   1.31   0.02    0.84     154 K   1500 K    0.90    0.26    0.00    0.00     4536        6        2     69
   9    1     0.13   0.44   0.30    0.75    3656 K   6032 K    0.39    0.46    0.00    0.00      112      190       22     54
  10    0     0.04   0.82   0.05    1.03     123 K   1220 K    0.90    0.31    0.00    0.00     4984        8        1     68
  11    1     0.11   0.09   1.20    1.20      40 M     48 M    0.17    0.25    0.04    0.04     2744     3199       24     52
  12    0     0.03   1.52   0.02    0.91      66 K    681 K    0.90    0.44    0.00    0.00     6048        8        1     70
  13    1     0.03   0.03   1.20    1.20      47 M     54 M    0.14    0.20    0.14    0.16     1680     3920        1     52
  14    0     0.03   1.55   0.02    0.91      52 K    545 K    0.90    0.51    0.00    0.00     4984        6        1     70
  15    1     0.04   0.03   1.20    1.20      46 M     53 M    0.13    0.22    0.12    0.14     1736     3789       12     52
  16    0     0.00   0.73   0.01    0.60      28 K    261 K    0.89    0.37    0.00    0.01      560        1        0     70
  17    1     0.02   0.02   1.20    1.20      49 M     56 M    0.12    0.17    0.21    0.24     2016     4115       44     53
  18    0     0.00   0.68   0.01    0.60      24 K    251 K    0.90    0.35    0.00    0.01      280        1        0     70
  19    1     0.13   0.12   1.13    1.20      15 M     40 M    0.61    0.57    0.01    0.03     4088     1389        2     54
  20    0     0.00   0.50   0.00    0.60      16 K    198 K    0.92    0.25    0.00    0.01      560        1        0     71
  21    1     0.12   0.10   1.20    1.20      24 M     43 M    0.43    0.50    0.02    0.04     2016     1238        1     53
  22    0     0.00   0.64   0.01    0.60      63 K    558 K    0.89    0.16    0.00    0.01     1232        4        1     71
  23    1     0.18   0.16   1.15    1.20      10 M     41 M    0.74    0.62    0.01    0.02     3472     1372       11     54
  24    0     0.00   0.26   0.00    0.60    8706      108 K    0.92    0.14    0.00    0.02      336        1        0     71
  25    1     0.16   0.15   1.10    1.20    9973 K     41 M    0.76    0.63    0.01    0.02     4144     1434       30     53
  26    0     0.00   0.33   0.00    0.61      17 K    159 K    0.89    0.18    0.00    0.02     1400        2        0     70
  27    1     0.13   0.11   1.20    1.20      36 M     45 M    0.20    0.31    0.03    0.03      840     2847       14     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.79     897 K   8239 K    0.89    0.27    0.00    0.01    30856       48        6     61
 SKT    1     0.10   0.09   1.12    1.19     429 M    619 M    0.31    0.40    0.03    0.04    31640    34783      456     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.10   0.57    1.18     430 M    627 M    0.31    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.93 %

 C1 core residency: 6.33 %; C3 core residency: 0.29 %; C6 core residency: 45.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6481 M   6428 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.26     208.09       8.98         202.80
 SKT   1    49.18    33.04     398.85      21.95         432.90
---------------------------------------------------------------------------------------------------------------
       *    49.75    33.30     606.94      30.93         432.67
