// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : colognechip_gatemate_evb.v
// Device     : CCGM1A1
// LiteX sha1 : 0ee94439a
// Date       : 2025-06-03 07:16:21
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module colognechip_gatemate_evb (
    (* keep = "true" *)
    input  wire          clk10,
    output wire          hyperram_clk_n,
    output wire          hyperram_clk_p,
    output wire          hyperram_cs_n,
    inout  wire    [7:0] hyperram_dq,
    output wire          hyperram_rst_n,
    inout  wire          hyperram_rwds,
    input  wire          sdcard_cd,
    output wire          sdcard_clk,
    inout  wire          sdcard_cmd,
    inout  wire    [3:0] sdcard_data,
    output wire          spiflash4x_clk,
    output wire          spiflash4x_cs_n,
    inout  wire    [3:0] spiflash4x_dq,
    input  wire          usb_uart_rx,
    output reg           usb_uart_tx,
    input  wire          user_btn_n0,
    output wire          user_led_n0,
    output wire          user_led_n1,
    output wire          user_led_n2,
    output wire          user_led_n3,
    output wire          user_led_n4,
    output wire          user_led_n5,
    output wire          user_led_n6,
    output wire          user_led_n7
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
_SoCLinux
└─── crg (_CRG)
│    └─── pll (GateMatePLL)
│    │    └─── [CC_PLL]
│    └─── [CC_USR_RSTN]
└─── bus (SoCBusHandler)
│    └─── offset_0* (Offset)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscvSMP)
│    └─── [VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1]
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    │    └─── eventsourceprocess_1* (EventSourceProcess)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── hyperram (HyperRAM)
│    └─── phy (HyperRAMSDRPHY)
│    │    └─── clk_gen (HyperRAMClkGen)
│    │    └─── fsm (FSM)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFO)
│    └─── tx_cdc (ClockDomainCrossing)
│    └─── rx_cdc (ClockDomainCrossing)
│    └─── core (HyperRAMCore)
│    │    └─── cmd_tx_conv (Converter)
│    │    │    └─── _downconverter_0* (_DownConverter)
│    │    └─── reg_tx_conv (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    └─── reg_rx_conv (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    └─── dat_tx_conv (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    └─── dat_rx_conv (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    └─── fsm (FSM)
│    └─── tx_pipeline (Pipeline)
│    └─── rx_pipeline (Pipeline)
│    └─── reg_fsm (FSM)
└─── spiflash_phy (LiteSPIPHY)
│    └─── spiflash_phy (LiteSPISDRPHYCore)
│    │    └─── resyncreg_0* (ResyncReg)
│    │    └─── clkgen (LiteSPIClkGen)
│    │    └─── cs_control (LiteSPICSControl)
│    │    │    └─── timer (WaitTimer)
│    │    └─── fsm (FSM)
└─── spiflash_core (LiteSPI)
│    └─── crossbar (LiteSPICrossbar)
│    │    └─── rr (RoundRobin)
│    │    └─── tx_mux (Multiplexer)
│    │    └─── rx_demux (Demultiplexer)
│    └─── mmap (LiteSPIMMAP)
│    │    └─── burst_timeout (WaitTimer)
│    │    └─── fsm (FSM)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── sdcard_phy (SDPHY)
│    └─── clocker (SDPHYClocker)
│    └─── init (SDPHYInit)
│    │    └─── fsm_0* (FSM)
│    └─── cmdw (SDPHYCMDW)
│    │    └─── fsm_0* (FSM)
│    └─── cmdr (SDPHYCMDR)
│    │    └─── sdphyr_0* (SDPHYR)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    └─── fsm_0* (FSM)
│    └─── dataw (SDPHYDATAW)
│    │    └─── crc (SDPHYR)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    └─── fsm (FSM)
│    └─── datar (SDPHYDATAR)
│    │    └─── sdphyr_0* (SDPHYR)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    └─── fsm_0* (FSM)
│    └─── io (SDPHYIOGen)
└─── sdcard_core (SDCore)
│    └─── crc7_inserter (CRC)
│    └─── crc16_inserter (CRC16Inserter)
│    │    └─── crc_0* (CRC)
│    │    └─── crc_1* (CRC)
│    │    └─── crc_2* (CRC)
│    │    └─── crc_3* (CRC)
│    │    └─── fsm (FSM)
│    └─── crc16_checker (CRC16Checker)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    └─── fsm (FSM)
└─── sdcard_block2mem (SDBlock2MemDMA)
│    └─── syncfifo_0* (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── converter_0* (Converter)
│    │    └─── _upconverter_0* (_UpConverter)
│    └─── dma (WishboneDMAWriter)
│    │    └─── fsm (FSM)
└─── sdcard_mem2block (SDMem2BlockDMA)
│    └─── dma (WishboneDMAReader)
│    │    └─── fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── converter_0* (Converter)
│    │    └─── _downconverter_0* (_DownConverter)
│    └─── syncfifo_0* (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── sdcard_irq (EventManager)
│    └─── eventsourcepulse_0* (EventSourcePulse)
│    └─── eventsourcepulse_1* (EventSourcePulse)
│    └─── eventsourcepulse_2* (EventSourcePulse)
│    └─── eventsourcelevel_0* (EventSourceLevel)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    └─── sram_0* (SRAM)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_6* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_7* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_8* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_9* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_10* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_11* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_DFF]
└─── [CC_DFF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
└─── [CC_IOBUF]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           block2mem_dma_clear = 1'd0;
reg           block2mem_dma_pending = 1'd0;
wire          block2mem_dma_status;
wire          block2mem_dma_trigger;
wire    [3:0] builder_colognechipsdrtristateimpl0__i;
wire    [3:0] builder_colognechipsdrtristateimpl0__o;
wire    [3:0] builder_colognechipsdrtristateimpl0_oe_n;
wire          builder_colognechipsdrtristateimpl1__i;
wire          builder_colognechipsdrtristateimpl1__o;
wire          builder_colognechipsdrtristateimpl1_oe_n;
wire    [3:0] builder_colognechipsdrtristateimpl2__i;
wire    [3:0] builder_colognechipsdrtristateimpl2__o;
wire    [3:0] builder_colognechipsdrtristateimpl2_oe_n;
reg    [19:0] builder_count = 20'd1000000;
wire    [4:0] builder_csr_bankarray_adr;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg           builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
reg           builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg           builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg           builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg           builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg           builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire          builder_csr_bankarray_csrbank10_en0_r;
reg           builder_csr_bankarray_csrbank10_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_en0_w;
reg           builder_csr_bankarray_csrbank10_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_enable0_r;
reg           builder_csr_bankarray_csrbank10_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_enable0_w;
reg           builder_csr_bankarray_csrbank10_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_pending_r;
reg           builder_csr_bankarray_csrbank10_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_pending_w;
reg           builder_csr_bankarray_csrbank10_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_status_r;
reg           builder_csr_bankarray_csrbank10_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_ev_status_w;
reg           builder_csr_bankarray_csrbank10_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_load0_r;
reg           builder_csr_bankarray_csrbank10_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_load0_w;
reg           builder_csr_bankarray_csrbank10_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_reload0_r;
reg           builder_csr_bankarray_csrbank10_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_reload0_w;
reg           builder_csr_bankarray_csrbank10_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank10_sel;
wire          builder_csr_bankarray_csrbank10_update_value0_r;
reg           builder_csr_bankarray_csrbank10_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank10_update_value0_w;
reg           builder_csr_bankarray_csrbank10_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_value_r;
reg           builder_csr_bankarray_csrbank10_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank10_value_w;
reg           builder_csr_bankarray_csrbank10_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_enable0_r;
reg           builder_csr_bankarray_csrbank11_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_enable0_w;
reg           builder_csr_bankarray_csrbank11_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_pending_r;
reg           builder_csr_bankarray_csrbank11_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_pending_w;
reg           builder_csr_bankarray_csrbank11_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_status_r;
reg           builder_csr_bankarray_csrbank11_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank11_ev_status_w;
reg           builder_csr_bankarray_csrbank11_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_rxempty_r;
reg           builder_csr_bankarray_csrbank11_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_rxempty_w;
reg           builder_csr_bankarray_csrbank11_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_rxfull_r;
reg           builder_csr_bankarray_csrbank11_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_rxfull_w;
reg           builder_csr_bankarray_csrbank11_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_sel;
wire          builder_csr_bankarray_csrbank11_txempty_r;
reg           builder_csr_bankarray_csrbank11_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_txempty_w;
reg           builder_csr_bankarray_csrbank11_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank11_txfull_r;
reg           builder_csr_bankarray_csrbank11_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank11_txfull_w;
reg           builder_csr_bankarray_csrbank11_txfull_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_config0_r;
reg           builder_csr_bankarray_csrbank1_config0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_config0_w;
reg           builder_csr_bankarray_csrbank1_config0_we = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank1_reg_control0_r;
reg           builder_csr_bankarray_csrbank1_reg_control0_re = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank1_reg_control0_w;
reg           builder_csr_bankarray_csrbank1_reg_control0_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_reg_rdata_r;
reg           builder_csr_bankarray_csrbank1_reg_rdata_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_reg_rdata_w;
reg           builder_csr_bankarray_csrbank1_reg_rdata_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_reg_status_r;
reg           builder_csr_bankarray_csrbank1_reg_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_reg_status_w;
reg           builder_csr_bankarray_csrbank1_reg_status_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_reg_wdata0_r;
reg           builder_csr_bankarray_csrbank1_reg_wdata0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank1_reg_wdata0_w;
reg           builder_csr_bankarray_csrbank1_reg_wdata0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [4:0] builder_csr_bankarray_csrbank1_status_r;
reg           builder_csr_bankarray_csrbank1_status_re = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank1_status_w;
reg           builder_csr_bankarray_csrbank1_status_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_w;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base0_r;
reg           builder_csr_bankarray_csrbank3_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base0_w;
reg           builder_csr_bankarray_csrbank3_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base1_r;
reg           builder_csr_bankarray_csrbank3_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_base1_w;
reg           builder_csr_bankarray_csrbank3_dma_base1_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_done_r;
reg           builder_csr_bankarray_csrbank3_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_done_w;
reg           builder_csr_bankarray_csrbank3_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_enable0_r;
reg           builder_csr_bankarray_csrbank3_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_enable0_w;
reg           builder_csr_bankarray_csrbank3_dma_enable0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_length0_r;
reg           builder_csr_bankarray_csrbank3_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_length0_w;
reg           builder_csr_bankarray_csrbank3_dma_length0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_loop0_r;
reg           builder_csr_bankarray_csrbank3_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank3_dma_loop0_w;
reg           builder_csr_bankarray_csrbank3_dma_loop0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_offset_r;
reg           builder_csr_bankarray_csrbank3_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dma_offset_w;
reg           builder_csr_bankarray_csrbank3_dma_offset_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire   [31:0] builder_csr_bankarray_csrbank4_block_count0_r;
reg           builder_csr_bankarray_csrbank4_block_count0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_block_count0_w;
reg           builder_csr_bankarray_csrbank4_block_count0_we = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank4_block_length0_r;
reg           builder_csr_bankarray_csrbank4_block_length0_re = 1'd0;
wire    [9:0] builder_csr_bankarray_csrbank4_block_length0_w;
reg           builder_csr_bankarray_csrbank4_block_length0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_argument0_r;
reg           builder_csr_bankarray_csrbank4_cmd_argument0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_argument0_w;
reg           builder_csr_bankarray_csrbank4_cmd_argument0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank4_cmd_command0_r;
reg           builder_csr_bankarray_csrbank4_cmd_command0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank4_cmd_command0_w;
reg           builder_csr_bankarray_csrbank4_cmd_command0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_cmd_event_r;
reg           builder_csr_bankarray_csrbank4_cmd_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_cmd_event_w;
reg           builder_csr_bankarray_csrbank4_cmd_event_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response0_r;
reg           builder_csr_bankarray_csrbank4_cmd_response0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response0_w;
reg           builder_csr_bankarray_csrbank4_cmd_response0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response1_r;
reg           builder_csr_bankarray_csrbank4_cmd_response1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response1_w;
reg           builder_csr_bankarray_csrbank4_cmd_response1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response2_r;
reg           builder_csr_bankarray_csrbank4_cmd_response2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response2_w;
reg           builder_csr_bankarray_csrbank4_cmd_response2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response3_r;
reg           builder_csr_bankarray_csrbank4_cmd_response3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_cmd_response3_w;
reg           builder_csr_bankarray_csrbank4_cmd_response3_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_cmd_send0_r;
reg           builder_csr_bankarray_csrbank4_cmd_send0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_cmd_send0_w;
reg           builder_csr_bankarray_csrbank4_cmd_send0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_data_event_r;
reg           builder_csr_bankarray_csrbank4_data_event_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_data_event_w;
reg           builder_csr_bankarray_csrbank4_data_event_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire    [3:0] builder_csr_bankarray_csrbank5_enable0_r;
reg           builder_csr_bankarray_csrbank5_enable0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_enable0_w;
reg           builder_csr_bankarray_csrbank5_enable0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_pending_r;
reg           builder_csr_bankarray_csrbank5_pending_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_pending_w;
reg           builder_csr_bankarray_csrbank5_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire    [3:0] builder_csr_bankarray_csrbank5_status_r;
reg           builder_csr_bankarray_csrbank5_status_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank5_status_w;
reg           builder_csr_bankarray_csrbank5_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base0_r;
reg           builder_csr_bankarray_csrbank6_dma_base0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base0_w;
reg           builder_csr_bankarray_csrbank6_dma_base0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base1_r;
reg           builder_csr_bankarray_csrbank6_dma_base1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_base1_w;
reg           builder_csr_bankarray_csrbank6_dma_base1_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_done_r;
reg           builder_csr_bankarray_csrbank6_dma_done_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_done_w;
reg           builder_csr_bankarray_csrbank6_dma_done_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_enable0_r;
reg           builder_csr_bankarray_csrbank6_dma_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_enable0_w;
reg           builder_csr_bankarray_csrbank6_dma_enable0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_length0_r;
reg           builder_csr_bankarray_csrbank6_dma_length0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_length0_w;
reg           builder_csr_bankarray_csrbank6_dma_length0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_loop0_r;
reg           builder_csr_bankarray_csrbank6_dma_loop0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_dma_loop0_w;
reg           builder_csr_bankarray_csrbank6_dma_loop0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_offset_r;
reg           builder_csr_bankarray_csrbank6_dma_offset_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_dma_offset_w;
reg           builder_csr_bankarray_csrbank6_dma_offset_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_sel;
wire          builder_csr_bankarray_csrbank7_card_detect_r;
reg           builder_csr_bankarray_csrbank7_card_detect_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_card_detect_w;
reg           builder_csr_bankarray_csrbank7_card_detect_we = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank7_clocker_divider0_r;
reg           builder_csr_bankarray_csrbank7_clocker_divider0_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank7_clocker_divider0_w;
reg           builder_csr_bankarray_csrbank7_clocker_divider0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank7_dataw_status_r;
reg           builder_csr_bankarray_csrbank7_dataw_status_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank7_dataw_status_w;
reg           builder_csr_bankarray_csrbank7_dataw_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_sel;
wire    [7:0] builder_csr_bankarray_csrbank8_mmap_dummy_bits0_r;
reg           builder_csr_bankarray_csrbank8_mmap_dummy_bits0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank8_mmap_dummy_bits0_w;
reg           builder_csr_bankarray_csrbank8_mmap_dummy_bits0_we = 1'd0;
wire          builder_csr_bankarray_csrbank8_sel;
wire    [7:0] builder_csr_bankarray_csrbank9_clk_divisor0_r;
reg           builder_csr_bankarray_csrbank9_clk_divisor0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank9_clk_divisor0_w;
reg           builder_csr_bankarray_csrbank9_clk_divisor0_we = 1'd0;
wire          builder_csr_bankarray_csrbank9_sel;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_re;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface10_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface10_bank_bus_dat_w;
wire          builder_csr_bankarray_interface10_bank_bus_re;
wire          builder_csr_bankarray_interface10_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface11_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface11_bank_bus_dat_w;
wire          builder_csr_bankarray_interface11_bank_bus_re;
wire          builder_csr_bankarray_interface11_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_re;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_re;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_re;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_re;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_re;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
wire          builder_csr_bankarray_interface6_bank_bus_re;
wire          builder_csr_bankarray_interface6_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface7_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface7_bank_bus_dat_w;
wire          builder_csr_bankarray_interface7_bank_bus_re;
wire          builder_csr_bankarray_interface7_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface8_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface8_bank_bus_dat_w;
wire          builder_csr_bankarray_interface8_bank_bus_re;
wire          builder_csr_bankarray_interface8_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface9_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface9_bank_bus_dat_w;
wire          builder_csr_bankarray_interface9_bank_bus_re;
wire          builder_csr_bankarray_interface9_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_re;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_re;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
wire          builder_gatematepll0;
wire          builder_gatematepll1;
wire          builder_gatematepll2;
reg           builder_gatematepll3 = 1'd0;
wire          builder_gatematepll4;
wire          builder_gatematepll5;
wire          builder_gatematepll_locked_s1;
reg     [1:0] builder_grant = 2'd0;
reg     [1:0] builder_hyperram_clockdomainsrenamer_next_state = 2'd0;
reg     [1:0] builder_hyperram_clockdomainsrenamer_state = 2'd0;
reg     [1:0] builder_hyperram_fsm_next_state = 2'd0;
reg     [1:0] builder_hyperram_fsm_state = 2'd0;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg           builder_interface1_re = 1'd0;
reg           builder_interface1_we = 1'd0;
wire          builder_litespi_grant;
reg     [3:0] builder_litespi_next_state = 4'd0;
wire          builder_litespi_request;
wire          builder_litespi_rx_demux_sel;
wire          builder_litespi_rx_demux_sink_first;
wire          builder_litespi_rx_demux_sink_last;
wire   [31:0] builder_litespi_rx_demux_sink_payload_data;
reg           builder_litespi_rx_demux_sink_ready = 1'd0;
wire          builder_litespi_rx_demux_sink_valid;
reg           builder_litespi_rx_demux_source_first = 1'd0;
reg           builder_litespi_rx_demux_source_last = 1'd0;
reg    [31:0] builder_litespi_rx_demux_source_payload_data = 32'd0;
wire          builder_litespi_rx_demux_source_ready;
reg           builder_litespi_rx_demux_source_valid = 1'd0;
reg     [3:0] builder_litespi_state = 4'd0;
wire          builder_litespi_tx_mux_sel;
wire          builder_litespi_tx_mux_sink_first;
wire          builder_litespi_tx_mux_sink_last;
wire   [31:0] builder_litespi_tx_mux_sink_payload_data;
wire    [5:0] builder_litespi_tx_mux_sink_payload_len;
wire    [7:0] builder_litespi_tx_mux_sink_payload_mask;
wire    [3:0] builder_litespi_tx_mux_sink_payload_width;
reg           builder_litespi_tx_mux_sink_ready = 1'd0;
wire          builder_litespi_tx_mux_sink_valid;
reg           builder_litespi_tx_mux_source_first = 1'd0;
reg           builder_litespi_tx_mux_source_last = 1'd0;
reg    [31:0] builder_litespi_tx_mux_source_payload_data = 32'd0;
reg     [5:0] builder_litespi_tx_mux_source_payload_len = 6'd0;
reg     [7:0] builder_litespi_tx_mux_source_payload_mask = 8'd0;
reg     [3:0] builder_litespi_tx_mux_source_payload_width = 4'd0;
wire          builder_litespi_tx_mux_source_ready;
reg           builder_litespi_tx_mux_source_valid = 1'd0;
reg     [1:0] builder_litespiphy_next_state = 2'd0;
reg     [1:0] builder_litespiphy_state = 2'd0;
reg           builder_multiregimpl00 = 1'd0;
reg           builder_multiregimpl01 = 1'd0;
reg           builder_multiregimpl1 = 1'd0;
reg           builder_multiregimpl100 = 1'd0;
reg           builder_multiregimpl101 = 1'd0;
reg           builder_multiregimpl102 = 1'd0;
reg           builder_multiregimpl11 = 1'd0;
reg           builder_multiregimpl120 = 1'd0;
reg           builder_multiregimpl121 = 1'd0;
reg           builder_multiregimpl122 = 1'd0;
reg           builder_multiregimpl13 = 1'd0;
reg           builder_multiregimpl140 = 1'd0;
reg           builder_multiregimpl141 = 1'd0;
reg           builder_multiregimpl142 = 1'd0;
reg           builder_multiregimpl15 = 1'd0;
reg           builder_multiregimpl160 = 1'd0;
reg           builder_multiregimpl161 = 1'd0;
reg           builder_multiregimpl162 = 1'd0;
reg           builder_multiregimpl17 = 1'd0;
reg           builder_multiregimpl180 = 1'd0;
reg           builder_multiregimpl181 = 1'd0;
reg           builder_multiregimpl182 = 1'd0;
reg           builder_multiregimpl19 = 1'd0;
reg           builder_multiregimpl2 = 1'd0;
reg           builder_multiregimpl200 = 1'd0;
reg           builder_multiregimpl201 = 1'd0;
reg           builder_multiregimpl202 = 1'd0;
reg           builder_multiregimpl21 = 1'd0;
reg           builder_multiregimpl220 = 1'd0;
reg           builder_multiregimpl221 = 1'd0;
reg           builder_multiregimpl222 = 1'd0;
reg           builder_multiregimpl230 = 1'd0;
reg           builder_multiregimpl231 = 1'd0;
reg           builder_multiregimpl232 = 1'd0;
reg           builder_multiregimpl24 = 1'd0;
reg           builder_multiregimpl25 = 1'd0;
reg           builder_multiregimpl30 = 1'd0;
reg           builder_multiregimpl31 = 1'd0;
reg           builder_multiregimpl32 = 1'd0;
reg           builder_multiregimpl40 = 1'd0;
reg           builder_multiregimpl41 = 1'd0;
reg           builder_multiregimpl42 = 1'd0;
reg           builder_multiregimpl50 = 1'd0;
reg           builder_multiregimpl51 = 1'd0;
reg           builder_multiregimpl52 = 1'd0;
reg           builder_multiregimpl60 = 1'd0;
reg           builder_multiregimpl61 = 1'd0;
reg           builder_multiregimpl62 = 1'd0;
reg           builder_multiregimpl7 = 1'd0;
reg           builder_multiregimpl80 = 1'd0;
reg           builder_multiregimpl81 = 1'd0;
reg           builder_multiregimpl82 = 1'd0;
reg           builder_multiregimpl9 = 1'd0;
wire    [2:0] builder_request;
reg           builder_rs232phyrx_next_state = 1'd0;
reg           builder_rs232phyrx_state = 1'd0;
reg           builder_rs232phytx_next_state = 1'd0;
reg           builder_rs232phytx_state = 1'd0;
wire          builder_rst1;
reg     [1:0] builder_sdblock2memdma_next_state = 2'd0;
reg     [1:0] builder_sdblock2memdma_state = 2'd0;
reg           builder_sdcore_crc16inserter_next_state = 1'd0;
reg           builder_sdcore_crc16inserter_state = 1'd0;
reg     [2:0] builder_sdcore_fsm_next_state = 3'd0;
reg     [2:0] builder_sdcore_fsm_state = 3'd0;
reg     [1:0] builder_sdmem2blockdma_next_state = 2'd0;
reg     [1:0] builder_sdmem2blockdma_state = 2'd0;
reg     [2:0] builder_sdphycmdr_next_state = 3'd0;
reg     [2:0] builder_sdphycmdr_state = 3'd0;
reg     [1:0] builder_sdphycmdw_next_state = 2'd0;
reg     [1:0] builder_sdphycmdw_state = 2'd0;
reg     [2:0] builder_sdphydatar_next_state = 3'd0;
reg     [2:0] builder_sdphydatar_state = 3'd0;
reg     [2:0] builder_sdphydataw_next_state = 3'd0;
reg     [2:0] builder_sdphydataw_state = 3'd0;
reg           builder_sdphyinit_next_state = 1'd0;
reg           builder_sdphyinit_state = 1'd0;
reg    [31:0] builder_self0 = 32'd0;
reg    [31:0] builder_self1 = 32'd0;
reg     [3:0] builder_self2 = 4'd0;
reg           builder_self3 = 1'd0;
reg           builder_self4 = 1'd0;
reg           builder_self5 = 1'd0;
reg     [2:0] builder_self6 = 3'd0;
reg     [1:0] builder_self7 = 2'd0;
reg           builder_shared_ack = 1'd0;
wire   [31:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [6:0] builder_slave_sel = 7'd0;
reg     [6:0] builder_slave_sel_r = 7'd0;
wire          builder_wait;
reg           builder_wishbone2csr_next_state = 1'd0;
reg           builder_wishbone2csr_state = 1'd0;
reg           card_detect_clear = 1'd0;
reg           card_detect_d = 1'd0;
reg           card_detect_irq = 1'd0;
reg           card_detect_pending = 1'd0;
reg           card_detect_re = 1'd0;
wire          card_detect_status0;
wire          card_detect_status1;
wire          card_detect_trigger;
wire          card_detect_we;
wire          clk_i;
reg           clk_i_d = 1'd0;
wire          clocker_ce;
reg           clocker_ce_delayed = 1'd0;
reg           clocker_ce_latched = 1'd0;
wire          clocker_clk0;
reg           clocker_clk1 = 1'd0;
reg           clocker_clk_d = 1'd0;
wire          clocker_clk_en;
reg     [9:0] clocker_count = 10'd0;
reg           clocker_re = 1'd0;
wire          clocker_stop;
reg     [8:0] clocker_storage = 9'd256;
reg           cmd_done_clear = 1'd0;
wire          cmd_done_pending;
wire          cmd_done_status;
wire          cmd_done_trigger;
reg           cmdr_busy = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value2 = 1'd0;
reg           cmdr_busy_sdphycmdr_next_value_ce2 = 1'd0;
wire          cmdr_cmdr_buf_pipe_valid_sink_first;
wire          cmdr_cmdr_buf_pipe_valid_sink_last;
wire    [7:0] cmdr_cmdr_buf_pipe_valid_sink_payload_data;
wire          cmdr_cmdr_buf_pipe_valid_sink_ready;
wire          cmdr_cmdr_buf_pipe_valid_sink_valid;
reg           cmdr_cmdr_buf_pipe_valid_source_first = 1'd0;
reg           cmdr_cmdr_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_buf_pipe_valid_source_payload_data = 8'd0;
wire          cmdr_cmdr_buf_pipe_valid_source_ready;
reg           cmdr_cmdr_buf_pipe_valid_source_valid = 1'd0;
wire          cmdr_cmdr_buf_sink_sink_first;
wire          cmdr_cmdr_buf_sink_sink_last;
wire    [7:0] cmdr_cmdr_buf_sink_sink_payload_data;
wire          cmdr_cmdr_buf_sink_sink_ready;
wire          cmdr_cmdr_buf_sink_sink_valid;
wire          cmdr_cmdr_buf_source_source_first;
wire          cmdr_cmdr_buf_source_source_last;
wire    [7:0] cmdr_cmdr_buf_source_source_payload_data;
wire          cmdr_cmdr_buf_source_source_ready;
wire          cmdr_cmdr_buf_source_source_valid;
reg     [2:0] cmdr_cmdr_converter_converter_demux = 3'd0;
wire          cmdr_cmdr_converter_converter_load_part;
reg           cmdr_cmdr_converter_converter_sink_first = 1'd0;
reg           cmdr_cmdr_converter_converter_sink_last = 1'd0;
wire          cmdr_cmdr_converter_converter_sink_payload_data;
wire          cmdr_cmdr_converter_converter_sink_ready;
wire          cmdr_cmdr_converter_converter_sink_valid;
reg           cmdr_cmdr_converter_converter_source_first = 1'd0;
reg           cmdr_cmdr_converter_converter_source_last = 1'd0;
reg     [7:0] cmdr_cmdr_converter_converter_source_payload_data = 8'd0;
reg     [3:0] cmdr_cmdr_converter_converter_source_payload_valid_token_count = 4'd0;
wire          cmdr_cmdr_converter_converter_source_ready;
wire          cmdr_cmdr_converter_converter_source_valid;
reg           cmdr_cmdr_converter_converter_strobe_all = 1'd0;
wire          cmdr_cmdr_converter_source_source_first;
wire          cmdr_cmdr_converter_source_source_last;
wire    [7:0] cmdr_cmdr_converter_source_source_payload_data;
wire          cmdr_cmdr_converter_source_source_ready;
wire          cmdr_cmdr_converter_source_source_valid;
wire          cmdr_cmdr_pads_in_first;
wire          cmdr_cmdr_pads_in_last;
wire          cmdr_cmdr_pads_in_payload_clk;
wire          cmdr_cmdr_pads_in_payload_cmd_i;
wire          cmdr_cmdr_pads_in_payload_cmd_o;
wire          cmdr_cmdr_pads_in_payload_cmd_oe;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_i;
wire          cmdr_cmdr_pads_in_payload_data_i_ce;
wire    [3:0] cmdr_cmdr_pads_in_payload_data_o;
wire          cmdr_cmdr_pads_in_payload_data_oe;
reg           cmdr_cmdr_pads_in_ready = 1'd0;
wire          cmdr_cmdr_pads_in_valid;
reg           cmdr_cmdr_reset = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value3 = 1'd0;
reg           cmdr_cmdr_reset_sdphycmdr_next_value_ce3 = 1'd0;
reg           cmdr_cmdr_run = 1'd0;
wire          cmdr_cmdr_source_first;
wire          cmdr_cmdr_source_last;
wire    [7:0] cmdr_cmdr_source_payload_data;
reg           cmdr_cmdr_source_ready = 1'd0;
wire          cmdr_cmdr_source_valid;
wire          cmdr_cmdr_start;
reg     [7:0] cmdr_count = 8'd0;
reg     [7:0] cmdr_count_sdphycmdr_next_value1 = 8'd0;
reg           cmdr_count_sdphycmdr_next_value_ce1 = 1'd0;
reg           cmdr_pads_in_pads_in_first = 1'd0;
reg           cmdr_pads_in_pads_in_last = 1'd0;
reg           cmdr_pads_in_pads_in_payload_clk = 1'd0;
wire          cmdr_pads_in_pads_in_payload_cmd_i;
reg           cmdr_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           cmdr_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] cmdr_pads_in_pads_in_payload_data_i;
reg           cmdr_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] cmdr_pads_in_pads_in_payload_data_o = 4'd0;
reg           cmdr_pads_in_pads_in_payload_data_oe = 1'd0;
wire          cmdr_pads_in_pads_in_ready;
wire          cmdr_pads_in_pads_in_valid;
reg           cmdr_pads_out_payload_clk = 1'd0;
reg           cmdr_pads_out_payload_cmd_o = 1'd0;
reg           cmdr_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdr_pads_out_payload_data_o = 4'd0;
reg           cmdr_pads_out_payload_data_oe = 1'd0;
wire          cmdr_pads_out_ready;
reg     [1:0] cmdr_sink_payload_cmd_type = 2'd0;
reg     [1:0] cmdr_sink_payload_data_type = 2'd0;
reg     [7:0] cmdr_sink_payload_length = 8'd0;
reg           cmdr_sink_ready = 1'd0;
reg           cmdr_sink_valid = 1'd0;
reg           cmdr_source_source_last = 1'd0;
reg     [7:0] cmdr_source_source_payload_data = 8'd0;
reg     [2:0] cmdr_source_source_payload_status = 3'd0;
reg           cmdr_source_source_ready = 1'd0;
reg           cmdr_source_source_valid = 1'd0;
reg    [31:0] cmdr_timeout = 32'd24000000;
reg    [31:0] cmdr_timeout_sdphycmdr_next_value0 = 32'd0;
reg           cmdr_timeout_sdphycmdr_next_value_ce0 = 1'd0;
reg     [7:0] cmdw_count = 8'd0;
reg     [7:0] cmdw_count_sdphycmdw_next_value = 8'd0;
reg           cmdw_count_sdphycmdw_next_value_ce = 1'd0;
reg           cmdw_done = 1'd0;
wire          cmdw_pads_in_payload_cmd_i;
wire    [3:0] cmdw_pads_in_payload_data_i;
wire          cmdw_pads_in_valid;
reg           cmdw_pads_out_payload_clk = 1'd0;
reg           cmdw_pads_out_payload_cmd_o = 1'd0;
reg           cmdw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] cmdw_pads_out_payload_data_o = 4'd0;
reg           cmdw_pads_out_payload_data_oe = 1'd0;
wire          cmdw_pads_out_ready;
reg           cmdw_sink_last = 1'd0;
reg     [1:0] cmdw_sink_payload_cmd_type = 2'd0;
reg     [7:0] cmdw_sink_payload_data = 8'd0;
reg           cmdw_sink_ready = 1'd0;
reg           cmdw_sink_valid = 1'd0;
reg     [9:0] datar_count = 10'd0;
reg     [9:0] datar_count_sdphydatar_next_value0 = 10'd0;
reg           datar_count_sdphydatar_next_value_ce0 = 1'd0;
wire          datar_datar_buf_pipe_valid_sink_first;
wire          datar_datar_buf_pipe_valid_sink_last;
wire    [7:0] datar_datar_buf_pipe_valid_sink_payload_data;
wire          datar_datar_buf_pipe_valid_sink_ready;
wire          datar_datar_buf_pipe_valid_sink_valid;
reg           datar_datar_buf_pipe_valid_source_first = 1'd0;
reg           datar_datar_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] datar_datar_buf_pipe_valid_source_payload_data = 8'd0;
wire          datar_datar_buf_pipe_valid_source_ready;
reg           datar_datar_buf_pipe_valid_source_valid = 1'd0;
wire          datar_datar_buf_sink_sink_first;
wire          datar_datar_buf_sink_sink_last;
wire    [7:0] datar_datar_buf_sink_sink_payload_data;
wire          datar_datar_buf_sink_sink_ready;
wire          datar_datar_buf_sink_sink_valid;
wire          datar_datar_buf_source_source_first;
wire          datar_datar_buf_source_source_last;
wire    [7:0] datar_datar_buf_source_source_payload_data;
wire          datar_datar_buf_source_source_ready;
wire          datar_datar_buf_source_source_valid;
reg           datar_datar_converter_converter_demux = 1'd0;
wire          datar_datar_converter_converter_load_part;
reg           datar_datar_converter_converter_sink_first = 1'd0;
reg           datar_datar_converter_converter_sink_last = 1'd0;
wire    [3:0] datar_datar_converter_converter_sink_payload_data;
wire          datar_datar_converter_converter_sink_ready;
wire          datar_datar_converter_converter_sink_valid;
reg           datar_datar_converter_converter_source_first = 1'd0;
reg           datar_datar_converter_converter_source_last = 1'd0;
reg     [7:0] datar_datar_converter_converter_source_payload_data = 8'd0;
reg     [1:0] datar_datar_converter_converter_source_payload_valid_token_count = 2'd0;
wire          datar_datar_converter_converter_source_ready;
wire          datar_datar_converter_converter_source_valid;
reg           datar_datar_converter_converter_strobe_all = 1'd0;
wire          datar_datar_converter_source_source_first;
wire          datar_datar_converter_source_source_last;
wire    [7:0] datar_datar_converter_source_source_payload_data;
wire          datar_datar_converter_source_source_ready;
wire          datar_datar_converter_source_source_valid;
wire          datar_datar_pads_in_first;
wire          datar_datar_pads_in_last;
wire          datar_datar_pads_in_payload_clk;
wire          datar_datar_pads_in_payload_cmd_i;
wire          datar_datar_pads_in_payload_cmd_o;
wire          datar_datar_pads_in_payload_cmd_oe;
wire    [3:0] datar_datar_pads_in_payload_data_i;
wire          datar_datar_pads_in_payload_data_i_ce;
wire    [3:0] datar_datar_pads_in_payload_data_o;
wire          datar_datar_pads_in_payload_data_oe;
reg           datar_datar_pads_in_ready = 1'd0;
wire          datar_datar_pads_in_valid;
reg           datar_datar_reset = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value2 = 1'd0;
reg           datar_datar_reset_sdphydatar_next_value_ce2 = 1'd0;
reg           datar_datar_run = 1'd0;
wire          datar_datar_source_first;
wire          datar_datar_source_last;
wire    [7:0] datar_datar_source_payload_data;
reg           datar_datar_source_ready = 1'd0;
wire          datar_datar_source_valid;
wire          datar_datar_start;
reg           datar_pads_in_pads_in_first = 1'd0;
reg           datar_pads_in_pads_in_last = 1'd0;
reg           datar_pads_in_pads_in_payload_clk = 1'd0;
wire          datar_pads_in_pads_in_payload_cmd_i;
reg           datar_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           datar_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] datar_pads_in_pads_in_payload_data_i;
reg           datar_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] datar_pads_in_pads_in_payload_data_o = 4'd0;
reg           datar_pads_in_pads_in_payload_data_oe = 1'd0;
wire          datar_pads_in_pads_in_ready;
wire          datar_pads_in_pads_in_valid;
reg           datar_pads_out_payload_clk = 1'd0;
reg           datar_pads_out_payload_cmd_o = 1'd0;
reg           datar_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] datar_pads_out_payload_data_o = 4'd0;
reg           datar_pads_out_payload_data_oe = 1'd0;
wire          datar_pads_out_ready;
reg           datar_sink_last = 1'd0;
reg     [9:0] datar_sink_payload_block_length = 10'd0;
reg           datar_sink_ready = 1'd0;
reg           datar_sink_valid = 1'd0;
reg           datar_source_source_first = 1'd0;
reg           datar_source_source_last = 1'd0;
reg     [7:0] datar_source_source_payload_data = 8'd0;
reg     [2:0] datar_source_source_payload_status = 3'd0;
reg           datar_source_source_ready = 1'd0;
reg           datar_source_source_valid = 1'd0;
reg           datar_stop = 1'd0;
reg    [31:0] datar_timeout = 32'd24000000;
reg    [31:0] datar_timeout_sdphydatar_next_value1 = 32'd0;
reg           datar_timeout_sdphydatar_next_value_ce1 = 1'd0;
wire          dataw_accepted0;
reg           dataw_accepted1 = 1'd0;
reg           dataw_accepted1_sdphydataw_next_value0 = 1'd0;
reg           dataw_accepted1_sdphydataw_next_value_ce0 = 1'd0;
reg     [7:0] dataw_count = 8'd0;
reg     [7:0] dataw_count_sdphydataw_next_value3 = 8'd0;
reg           dataw_count_sdphydataw_next_value_ce3 = 1'd0;
wire          dataw_crc_buf_pipe_valid_sink_first;
wire          dataw_crc_buf_pipe_valid_sink_last;
wire    [7:0] dataw_crc_buf_pipe_valid_sink_payload_data;
wire          dataw_crc_buf_pipe_valid_sink_ready;
wire          dataw_crc_buf_pipe_valid_sink_valid;
reg           dataw_crc_buf_pipe_valid_source_first = 1'd0;
reg           dataw_crc_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] dataw_crc_buf_pipe_valid_source_payload_data = 8'd0;
wire          dataw_crc_buf_pipe_valid_source_ready;
reg           dataw_crc_buf_pipe_valid_source_valid = 1'd0;
wire          dataw_crc_buf_sink_sink_first;
wire          dataw_crc_buf_sink_sink_last;
wire    [7:0] dataw_crc_buf_sink_sink_payload_data;
wire          dataw_crc_buf_sink_sink_ready;
wire          dataw_crc_buf_sink_sink_valid;
wire          dataw_crc_buf_source_source_first;
wire          dataw_crc_buf_source_source_last;
wire    [7:0] dataw_crc_buf_source_source_payload_data;
wire          dataw_crc_buf_source_source_ready;
wire          dataw_crc_buf_source_source_valid;
reg     [2:0] dataw_crc_converter_converter_demux = 3'd0;
wire          dataw_crc_converter_converter_load_part;
reg           dataw_crc_converter_converter_sink_first = 1'd0;
reg           dataw_crc_converter_converter_sink_last = 1'd0;
wire          dataw_crc_converter_converter_sink_payload_data;
wire          dataw_crc_converter_converter_sink_ready;
wire          dataw_crc_converter_converter_sink_valid;
reg           dataw_crc_converter_converter_source_first = 1'd0;
reg           dataw_crc_converter_converter_source_last = 1'd0;
reg     [7:0] dataw_crc_converter_converter_source_payload_data = 8'd0;
reg     [3:0] dataw_crc_converter_converter_source_payload_valid_token_count = 4'd0;
wire          dataw_crc_converter_converter_source_ready;
wire          dataw_crc_converter_converter_source_valid;
reg           dataw_crc_converter_converter_strobe_all = 1'd0;
wire          dataw_crc_converter_source_source_first;
wire          dataw_crc_converter_source_source_last;
wire    [7:0] dataw_crc_converter_source_source_payload_data;
wire          dataw_crc_converter_source_source_ready;
wire          dataw_crc_converter_source_source_valid;
wire          dataw_crc_error0;
reg           dataw_crc_error1 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value1 = 1'd0;
reg           dataw_crc_error1_sdphydataw_next_value_ce1 = 1'd0;
wire          dataw_crc_pads_in_first;
wire          dataw_crc_pads_in_last;
wire          dataw_crc_pads_in_payload_clk;
wire          dataw_crc_pads_in_payload_cmd_i;
wire          dataw_crc_pads_in_payload_cmd_o;
wire          dataw_crc_pads_in_payload_cmd_oe;
wire    [3:0] dataw_crc_pads_in_payload_data_i;
wire          dataw_crc_pads_in_payload_data_i_ce;
wire    [3:0] dataw_crc_pads_in_payload_data_o;
wire          dataw_crc_pads_in_payload_data_oe;
wire          dataw_crc_pads_in_ready;
wire          dataw_crc_pads_in_valid;
reg           dataw_crc_reset = 1'd0;
reg           dataw_crc_run = 1'd0;
wire          dataw_crc_source_first;
wire          dataw_crc_source_last;
wire    [7:0] dataw_crc_source_payload_data;
reg           dataw_crc_source_ready = 1'd0;
wire          dataw_crc_source_valid;
wire          dataw_crc_start;
reg           dataw_pads_in_pads_in_first = 1'd0;
reg           dataw_pads_in_pads_in_last = 1'd0;
reg           dataw_pads_in_pads_in_payload_clk = 1'd0;
wire          dataw_pads_in_pads_in_payload_cmd_i;
reg           dataw_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           dataw_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] dataw_pads_in_pads_in_payload_data_i;
reg           dataw_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] dataw_pads_in_pads_in_payload_data_o = 4'd0;
reg           dataw_pads_in_pads_in_payload_data_oe = 1'd0;
reg           dataw_pads_in_pads_in_ready = 1'd0;
wire          dataw_pads_in_pads_in_valid;
reg           dataw_pads_out_payload_clk = 1'd0;
reg           dataw_pads_out_payload_cmd_o = 1'd0;
reg           dataw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] dataw_pads_out_payload_data_o = 4'd0;
reg           dataw_pads_out_payload_data_oe = 1'd0;
wire          dataw_pads_out_ready;
reg           dataw_re = 1'd0;
reg           dataw_sink_first = 1'd0;
reg           dataw_sink_last = 1'd0;
reg     [7:0] dataw_sink_payload_data = 8'd0;
reg           dataw_sink_ready = 1'd0;
reg           dataw_sink_valid = 1'd0;
reg     [2:0] dataw_status = 3'd0;
reg           dataw_stop = 1'd0;
wire          dataw_we;
wire          dataw_write_error0;
reg           dataw_write_error1 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value2 = 1'd0;
reg           dataw_write_error1_sdphydataw_next_value_ce2 = 1'd0;
wire          eventmanager_block2mem_dma0;
wire          eventmanager_block2mem_dma1;
wire          eventmanager_block2mem_dma2;
wire          eventmanager_card_detect0;
wire          eventmanager_card_detect1;
wire          eventmanager_card_detect2;
wire          eventmanager_cmd_done0;
wire          eventmanager_cmd_done1;
wire          eventmanager_cmd_done2;
reg           eventmanager_enable_re = 1'd0;
reg     [3:0] eventmanager_enable_storage = 4'd0;
wire          eventmanager_mem2block_dma0;
wire          eventmanager_mem2block_dma1;
wire          eventmanager_mem2block_dma2;
reg     [3:0] eventmanager_pending_r = 4'd0;
reg           eventmanager_pending_re = 1'd0;
reg     [3:0] eventmanager_pending_status = 4'd0;
wire          eventmanager_pending_we;
reg           eventmanager_status_re = 1'd0;
reg     [3:0] eventmanager_status_status = 4'd0;
wire          eventmanager_status_we;
reg           hyperram_clk = 1'd0;
reg     [7:0] init_count = 8'd0;
reg     [7:0] init_count_sdphyinit_next_value = 8'd0;
reg           init_count_sdphyinit_next_value_ce = 1'd0;
wire          init_initialize_r;
reg           init_initialize_re = 1'd0;
reg           init_initialize_w = 1'd0;
reg           init_initialize_we = 1'd0;
wire          init_pads_in_payload_cmd_i;
wire    [3:0] init_pads_in_payload_data_i;
wire          init_pads_in_valid;
reg           init_pads_out_payload_clk = 1'd0;
reg           init_pads_out_payload_cmd_o = 1'd0;
reg           init_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] init_pads_out_payload_data_o = 4'd0;
reg           init_pads_out_payload_data_oe = 1'd0;
wire          init_pads_out_ready;
wire          interface0_bus_ack;
wire   [31:0] interface0_bus_adr;
reg     [1:0] interface0_bus_bte = 2'd0;
reg     [2:0] interface0_bus_cti = 3'd0;
wire          interface0_bus_cyc;
wire   [31:0] interface0_bus_dat_r;
wire   [31:0] interface0_bus_dat_w;
wire          interface0_bus_err;
wire    [3:0] interface0_bus_sel;
wire          interface0_bus_stb;
wire          interface0_bus_we;
wire          interface1_bus_ack;
wire   [31:0] interface1_bus_adr;
reg     [1:0] interface1_bus_bte = 2'd0;
reg     [2:0] interface1_bus_cti = 3'd0;
wire          interface1_bus_cyc;
wire   [31:0] interface1_bus_dat_r;
reg    [31:0] interface1_bus_dat_w = 32'd0;
wire          interface1_bus_err;
wire    [3:0] interface1_bus_sel;
wire          interface1_bus_stb;
wire          interface1_bus_we;
wire          main_bus_bus_ack;
wire   [29:0] main_bus_bus_adr;
wire    [1:0] main_bus_bus_bte;
wire    [2:0] main_bus_bus_cti;
wire          main_bus_bus_cyc;
wire   [31:0] main_bus_bus_dat_r;
wire   [31:0] main_bus_bus_dat_w;
wire          main_bus_bus_err;
wire    [3:0] main_bus_bus_sel;
wire          main_bus_bus_stb;
wire          main_bus_bus_we;
reg     [7:0] main_chaser = 8'd0;
wire          main_core_burst_r;
reg           main_core_burst_r_first = 1'd0;
reg           main_core_burst_r_first_next_value2 = 1'd0;
reg           main_core_burst_r_first_next_value_ce2 = 1'd0;
wire          main_core_burst_w;
reg           main_core_bus_ack = 1'd0;
wire   [29:0] main_core_bus_adr0;
reg    [31:0] main_core_bus_adr1 = 32'd0;
wire    [1:0] main_core_bus_bte;
wire    [2:0] main_core_bus_cti0;
reg     [2:0] main_core_bus_cti1 = 3'd0;
wire          main_core_bus_cyc;
reg    [31:0] main_core_bus_dat_r = 32'd0;
wire   [31:0] main_core_bus_dat_w0;
reg    [31:0] main_core_bus_dat_w1 = 32'd0;
reg           main_core_bus_err = 1'd0;
reg           main_core_bus_latch = 1'd0;
wire    [3:0] main_core_bus_sel0;
reg     [3:0] main_core_bus_sel1 = 4'd0;
wire          main_core_bus_stb;
wire          main_core_bus_we0;
reg           main_core_bus_we1 = 1'd0;
reg    [47:0] main_core_cmd = 48'd0;
wire          main_core_cmd_tx_conv_converter_first;
wire          main_core_cmd_tx_conv_converter_last;
reg     [2:0] main_core_cmd_tx_conv_converter_mux = 3'd0;
reg           main_core_cmd_tx_conv_converter_sink_first = 1'd0;
reg           main_core_cmd_tx_conv_converter_sink_last = 1'd0;
reg    [47:0] main_core_cmd_tx_conv_converter_sink_payload_data = 48'd0;
wire          main_core_cmd_tx_conv_converter_sink_ready;
reg           main_core_cmd_tx_conv_converter_sink_valid = 1'd0;
wire          main_core_cmd_tx_conv_converter_source_first;
wire          main_core_cmd_tx_conv_converter_source_last;
reg     [7:0] main_core_cmd_tx_conv_converter_source_payload_data = 8'd0;
wire          main_core_cmd_tx_conv_converter_source_payload_valid_token_count;
wire          main_core_cmd_tx_conv_converter_source_ready;
wire          main_core_cmd_tx_conv_converter_source_valid;
wire          main_core_cmd_tx_conv_source_source_first;
wire          main_core_cmd_tx_conv_source_source_last;
wire    [7:0] main_core_cmd_tx_conv_source_source_payload_data;
reg           main_core_cmd_tx_conv_source_source_ready = 1'd0;
wire          main_core_cmd_tx_conv_source_source_valid;
reg     [7:0] main_core_cycles = 8'd0;
reg     [7:0] main_core_cycles_next_value1 = 8'd0;
reg           main_core_cycles_next_value_ce1 = 1'd0;
reg     [1:0] main_core_dat_rx_conv_converter_demux = 2'd0;
wire          main_core_dat_rx_conv_converter_load_part;
wire          main_core_dat_rx_conv_converter_sink_first;
wire          main_core_dat_rx_conv_converter_sink_last;
wire    [7:0] main_core_dat_rx_conv_converter_sink_payload_data;
wire          main_core_dat_rx_conv_converter_sink_ready;
wire          main_core_dat_rx_conv_converter_sink_valid;
reg           main_core_dat_rx_conv_converter_source_first = 1'd0;
reg           main_core_dat_rx_conv_converter_source_last = 1'd0;
reg    [31:0] main_core_dat_rx_conv_converter_source_payload_data = 32'd0;
reg     [2:0] main_core_dat_rx_conv_converter_source_payload_valid_token_count = 3'd0;
wire          main_core_dat_rx_conv_converter_source_ready;
wire          main_core_dat_rx_conv_converter_source_valid;
reg           main_core_dat_rx_conv_converter_strobe_all = 1'd0;
reg           main_core_dat_rx_conv_sink_first = 1'd0;
reg           main_core_dat_rx_conv_sink_last = 1'd0;
reg     [7:0] main_core_dat_rx_conv_sink_payload_dq = 8'd0;
wire          main_core_dat_rx_conv_sink_ready;
reg           main_core_dat_rx_conv_sink_valid = 1'd0;
wire          main_core_dat_rx_conv_source_first;
wire          main_core_dat_rx_conv_source_last;
reg    [31:0] main_core_dat_rx_conv_source_payload_dq = 32'd0;
wire          main_core_dat_rx_conv_source_ready;
wire          main_core_dat_rx_conv_source_source_first;
wire          main_core_dat_rx_conv_source_source_last;
wire   [31:0] main_core_dat_rx_conv_source_source_payload_data;
wire          main_core_dat_rx_conv_source_source_ready;
wire          main_core_dat_rx_conv_source_source_valid;
wire          main_core_dat_rx_conv_source_valid;
wire          main_core_dat_tx_conv_converter_first;
wire          main_core_dat_tx_conv_converter_last;
reg     [1:0] main_core_dat_tx_conv_converter_mux = 2'd0;
wire          main_core_dat_tx_conv_converter_sink_first;
wire          main_core_dat_tx_conv_converter_sink_last;
reg    [35:0] main_core_dat_tx_conv_converter_sink_payload_data = 36'd0;
wire          main_core_dat_tx_conv_converter_sink_ready;
wire          main_core_dat_tx_conv_converter_sink_valid;
wire          main_core_dat_tx_conv_converter_source_first;
wire          main_core_dat_tx_conv_converter_source_last;
reg     [8:0] main_core_dat_tx_conv_converter_source_payload_data = 9'd0;
wire          main_core_dat_tx_conv_converter_source_payload_valid_token_count;
wire          main_core_dat_tx_conv_converter_source_ready;
wire          main_core_dat_tx_conv_converter_source_valid;
reg           main_core_dat_tx_conv_sink_first = 1'd0;
reg           main_core_dat_tx_conv_sink_last = 1'd0;
reg    [31:0] main_core_dat_tx_conv_sink_payload_dq = 32'd0;
reg     [3:0] main_core_dat_tx_conv_sink_payload_rwds = 4'd0;
wire          main_core_dat_tx_conv_sink_ready;
reg           main_core_dat_tx_conv_sink_valid = 1'd0;
wire          main_core_dat_tx_conv_source_first;
wire          main_core_dat_tx_conv_source_last;
wire    [7:0] main_core_dat_tx_conv_source_payload_dq;
wire          main_core_dat_tx_conv_source_payload_rwds;
reg           main_core_dat_tx_conv_source_ready = 1'd0;
wire          main_core_dat_tx_conv_source_source_first;
wire          main_core_dat_tx_conv_source_source_last;
wire    [8:0] main_core_dat_tx_conv_source_source_payload_data;
wire          main_core_dat_tx_conv_source_source_ready;
wire          main_core_dat_tx_conv_source_source_valid;
wire          main_core_dat_tx_conv_source_valid;
wire    [7:0] main_core_latency;
reg           main_core_latency_x2 = 1'd0;
reg           main_core_latency_x2_next_value0 = 1'd0;
reg           main_core_latency_x2_next_value_ce0 = 1'd0;
reg     [2:0] main_core_next_state = 3'd0;
reg           main_core_reg_ack = 1'd0;
reg     [2:0] main_core_reg_adr = 3'd0;
reg    [15:0] main_core_reg_dat_r = 16'd0;
reg    [15:0] main_core_reg_dat_w = 16'd0;
reg           main_core_reg_rx_conv_converter_demux = 1'd0;
wire          main_core_reg_rx_conv_converter_load_part;
wire          main_core_reg_rx_conv_converter_sink_first;
wire          main_core_reg_rx_conv_converter_sink_last;
wire    [7:0] main_core_reg_rx_conv_converter_sink_payload_data;
wire          main_core_reg_rx_conv_converter_sink_ready;
wire          main_core_reg_rx_conv_converter_sink_valid;
reg           main_core_reg_rx_conv_converter_source_first = 1'd0;
reg           main_core_reg_rx_conv_converter_source_last = 1'd0;
reg    [15:0] main_core_reg_rx_conv_converter_source_payload_data = 16'd0;
reg     [1:0] main_core_reg_rx_conv_converter_source_payload_valid_token_count = 2'd0;
wire          main_core_reg_rx_conv_converter_source_ready;
wire          main_core_reg_rx_conv_converter_source_valid;
reg           main_core_reg_rx_conv_converter_strobe_all = 1'd0;
reg           main_core_reg_rx_conv_sink_first = 1'd0;
reg           main_core_reg_rx_conv_sink_last = 1'd0;
reg     [7:0] main_core_reg_rx_conv_sink_payload_dq = 8'd0;
wire          main_core_reg_rx_conv_sink_ready;
reg           main_core_reg_rx_conv_sink_valid = 1'd0;
wire          main_core_reg_rx_conv_source_first;
wire          main_core_reg_rx_conv_source_last;
reg    [15:0] main_core_reg_rx_conv_source_payload_dq = 16'd0;
wire          main_core_reg_rx_conv_source_ready;
wire          main_core_reg_rx_conv_source_source_first;
wire          main_core_reg_rx_conv_source_source_last;
wire   [15:0] main_core_reg_rx_conv_source_source_payload_data;
wire          main_core_reg_rx_conv_source_source_ready;
wire          main_core_reg_rx_conv_source_source_valid;
wire          main_core_reg_rx_conv_source_valid;
reg           main_core_reg_stb = 1'd0;
wire          main_core_reg_tx_conv_converter_first;
wire          main_core_reg_tx_conv_converter_last;
reg           main_core_reg_tx_conv_converter_mux = 1'd0;
wire          main_core_reg_tx_conv_converter_sink_first;
wire          main_core_reg_tx_conv_converter_sink_last;
reg    [17:0] main_core_reg_tx_conv_converter_sink_payload_data = 18'd0;
wire          main_core_reg_tx_conv_converter_sink_ready;
wire          main_core_reg_tx_conv_converter_sink_valid;
wire          main_core_reg_tx_conv_converter_source_first;
wire          main_core_reg_tx_conv_converter_source_last;
reg     [8:0] main_core_reg_tx_conv_converter_source_payload_data = 9'd0;
wire          main_core_reg_tx_conv_converter_source_payload_valid_token_count;
wire          main_core_reg_tx_conv_converter_source_ready;
wire          main_core_reg_tx_conv_converter_source_valid;
reg           main_core_reg_tx_conv_sink_first = 1'd0;
reg           main_core_reg_tx_conv_sink_last = 1'd0;
reg    [15:0] main_core_reg_tx_conv_sink_payload_dq = 16'd0;
reg     [1:0] main_core_reg_tx_conv_sink_payload_rwds = 2'd0;
wire          main_core_reg_tx_conv_sink_ready;
reg           main_core_reg_tx_conv_sink_valid = 1'd0;
wire          main_core_reg_tx_conv_source_first;
wire          main_core_reg_tx_conv_source_last;
wire    [7:0] main_core_reg_tx_conv_source_payload_dq;
wire          main_core_reg_tx_conv_source_payload_rwds;
reg           main_core_reg_tx_conv_source_ready = 1'd0;
wire          main_core_reg_tx_conv_source_source_first;
wire          main_core_reg_tx_conv_source_source_last;
wire    [8:0] main_core_reg_tx_conv_source_source_payload_data;
wire          main_core_reg_tx_conv_source_source_ready;
wire          main_core_reg_tx_conv_source_source_valid;
wire          main_core_reg_tx_conv_source_valid;
reg           main_core_reg_we = 1'd0;
wire          main_core_rst;
wire          main_core_sink_sink_first;
wire          main_core_sink_sink_last;
wire    [7:0] main_core_sink_sink_payload_dq;
reg           main_core_sink_sink_ready = 1'd0;
wire          main_core_sink_sink_valid;
reg           main_core_source_source_first = 1'd0;
reg           main_core_source_source_last = 1'd0;
reg           main_core_source_source_payload_cmd = 1'd0;
reg           main_core_source_source_payload_dat_r = 1'd0;
reg           main_core_source_source_payload_dat_w = 1'd0;
reg     [7:0] main_core_source_source_payload_dq = 8'd0;
reg           main_core_source_source_payload_dq_oe = 1'd0;
reg           main_core_source_source_payload_rwds = 1'd0;
reg           main_core_source_source_payload_rwds_oe = 1'd0;
wire          main_core_source_source_ready;
reg           main_core_source_source_valid = 1'd0;
reg     [2:0] main_core_state = 3'd0;
reg    [20:0] main_count = 21'd1500000;
wire          main_crg_clkin;
wire          main_crg_clkout;
wire          main_crg_locked;
wire          main_crg_reset;
wire          main_crg_rst_n;
wire          main_done;
wire    [1:0] main_hyperram_addr;
wire          main_hyperram_bus_ack;
wire   [29:0] main_hyperram_bus_adr;
wire    [1:0] main_hyperram_bus_bte;
wire    [2:0] main_hyperram_bus_cti;
wire          main_hyperram_bus_cyc;
wire   [31:0] main_hyperram_bus_dat_r;
wire   [31:0] main_hyperram_bus_dat_w;
wire          main_hyperram_bus_err;
wire    [3:0] main_hyperram_bus_sel;
wire          main_hyperram_bus_stb;
wire          main_hyperram_bus_we;
reg     [3:0] main_hyperram_clk_ratio = 4'd4;
reg           main_hyperram_config_re = 1'd0;
reg    [15:0] main_hyperram_config_storage = 16'd1792;
reg           main_hyperram_done = 1'd0;
wire    [7:0] main_hyperram_latency;
reg           main_hyperram_latency_mode = 1'd1;
reg           main_hyperram_read = 1'd0;
reg           main_hyperram_reg_control_re = 1'd0;
reg     [9:0] main_hyperram_reg_control_storage = 10'd0;
reg           main_hyperram_reg_rdata_re = 1'd0;
reg    [15:0] main_hyperram_reg_rdata_status = 16'd0;
reg    [15:0] main_hyperram_reg_rdata_status_hyperram_next_value = 16'd0;
reg           main_hyperram_reg_rdata_status_hyperram_next_value_ce = 1'd0;
wire          main_hyperram_reg_rdata_we;
reg           main_hyperram_reg_status_re = 1'd0;
wire          main_hyperram_reg_status_status;
wire          main_hyperram_reg_status_we;
reg           main_hyperram_reg_wdata_re = 1'd0;
reg    [15:0] main_hyperram_reg_wdata_storage = 16'd0;
reg           main_hyperram_rst = 1'd0;
reg           main_hyperram_status_re = 1'd0;
reg     [4:0] main_hyperram_status_status = 5'd9;
wire          main_hyperram_status_we;
reg           main_hyperram_write = 1'd0;
wire    [7:0] main_hyperramsdrphy_dq_i;
reg     [7:0] main_hyperramsdrphy_dq_o = 8'd0;
wire          main_hyperramsdrphy_dq_oe;
wire          main_hyperramsdrphy_fall;
reg           main_hyperramsdrphy_ios_clk = 1'd0;
reg           main_hyperramsdrphy_ios_cs_n = 1'd0;
reg     [7:0] main_hyperramsdrphy_ios_dq_i = 8'd0;
reg     [7:0] main_hyperramsdrphy_ios_dq_o = 8'd0;
reg           main_hyperramsdrphy_ios_dq_oe = 1'd0;
wire          main_hyperramsdrphy_ios_rst_n;
wire          main_hyperramsdrphy_ios_rwds_i;
reg           main_hyperramsdrphy_ios_rwds_o = 1'd0;
reg           main_hyperramsdrphy_ios_rwds_oe = 1'd0;
reg     [1:0] main_hyperramsdrphy_phase = 2'd0;
wire          main_hyperramsdrphy_rise;
wire          main_hyperramsdrphy_rwds_i;
reg           main_hyperramsdrphy_rwds_i_d = 1'd0;
wire          main_hyperramsdrphy_rwds_o;
wire          main_hyperramsdrphy_rwds_oe;
wire          main_hyperramsdrphy_sink_first;
wire          main_hyperramsdrphy_sink_last;
wire          main_hyperramsdrphy_sink_payload_cmd;
wire          main_hyperramsdrphy_sink_payload_dat_r;
wire          main_hyperramsdrphy_sink_payload_dat_w;
wire    [7:0] main_hyperramsdrphy_sink_payload_dq;
wire          main_hyperramsdrphy_sink_payload_dq_oe;
wire          main_hyperramsdrphy_sink_payload_rwds;
wire          main_hyperramsdrphy_sink_payload_rwds_oe;
reg           main_hyperramsdrphy_sink_ready = 1'd0;
wire          main_hyperramsdrphy_sink_valid;
reg           main_hyperramsdrphy_source_first = 1'd0;
reg           main_hyperramsdrphy_source_last = 1'd0;
reg     [7:0] main_hyperramsdrphy_source_payload_dq = 8'd0;
wire          main_hyperramsdrphy_source_ready;
reg           main_hyperramsdrphy_source_valid = 1'd0;
reg     [7:0] main_leds = 8'd0;
reg           main_mode = 1'd0;
reg           main_re = 1'd0;
wire          main_rx_cdc_sink_first;
wire          main_rx_cdc_sink_last;
wire    [7:0] main_rx_cdc_sink_payload_dq;
wire          main_rx_cdc_sink_ready;
wire          main_rx_cdc_sink_valid;
wire          main_rx_cdc_source_first;
wire          main_rx_cdc_source_last;
wire    [7:0] main_rx_cdc_source_payload_dq;
wire          main_rx_cdc_source_ready;
wire          main_rx_cdc_source_valid;
wire          main_soclinux_adapted_interface_ack;
wire   [29:0] main_soclinux_adapted_interface_adr;
wire    [1:0] main_soclinux_adapted_interface_bte;
wire    [2:0] main_soclinux_adapted_interface_cti;
wire          main_soclinux_adapted_interface_cyc;
wire   [31:0] main_soclinux_adapted_interface_dat_r;
wire   [31:0] main_soclinux_adapted_interface_dat_w;
wire          main_soclinux_adapted_interface_err;
wire    [3:0] main_soclinux_adapted_interface_sel;
wire          main_soclinux_adapted_interface_stb;
wire          main_soclinux_adapted_interface_we;
wire          main_soclinux_bus_error;
reg    [31:0] main_soclinux_bus_errors = 32'd0;
reg           main_soclinux_bus_errors_re = 1'd0;
wire   [31:0] main_soclinux_bus_errors_status;
wire          main_soclinux_bus_errors_we;
wire          main_soclinux_clintbus_ack;
wire   [29:0] main_soclinux_clintbus_adr;
wire    [1:0] main_soclinux_clintbus_bte;
wire    [2:0] main_soclinux_clintbus_cti;
wire          main_soclinux_clintbus_cyc;
wire   [31:0] main_soclinux_clintbus_dat_r;
wire   [31:0] main_soclinux_clintbus_dat_w;
reg           main_soclinux_clintbus_err = 1'd0;
wire    [3:0] main_soclinux_clintbus_sel;
wire          main_soclinux_clintbus_stb;
wire          main_soclinux_clintbus_we;
wire          main_soclinux_cpu_rst;
reg    [31:0] main_soclinux_interrupt = 32'd0;
reg           main_soclinux_jtag_capture = 1'd0;
reg           main_soclinux_jtag_clk = 1'd0;
reg           main_soclinux_jtag_enable = 1'd0;
reg           main_soclinux_jtag_reset = 1'd0;
reg           main_soclinux_jtag_shift = 1'd0;
reg           main_soclinux_jtag_tdi = 1'd0;
wire          main_soclinux_jtag_tdo;
reg           main_soclinux_jtag_update = 1'd0;
wire          main_soclinux_pbus_ack;
wire   [29:0] main_soclinux_pbus_adr;
wire    [1:0] main_soclinux_pbus_bte;
wire    [2:0] main_soclinux_pbus_cti;
wire          main_soclinux_pbus_cyc;
wire   [31:0] main_soclinux_pbus_dat_r;
wire   [31:0] main_soclinux_pbus_dat_w;
wire          main_soclinux_pbus_err;
wire    [3:0] main_soclinux_pbus_sel;
wire          main_soclinux_pbus_stb;
wire          main_soclinux_pbus_we;
wire          main_soclinux_plicbus_ack;
wire   [29:0] main_soclinux_plicbus_adr;
wire    [1:0] main_soclinux_plicbus_bte;
wire    [2:0] main_soclinux_plicbus_cti;
wire          main_soclinux_plicbus_cyc;
wire   [31:0] main_soclinux_plicbus_dat_r;
wire   [31:0] main_soclinux_plicbus_dat_w;
reg           main_soclinux_plicbus_err = 1'd0;
wire    [3:0] main_soclinux_plicbus_sel;
wire          main_soclinux_plicbus_stb;
wire          main_soclinux_plicbus_we;
wire   [10:0] main_soclinux_ram_adr;
reg           main_soclinux_ram_adr_burst = 1'd0;
reg           main_soclinux_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_soclinux_ram_bus_ram_bus_adr;
wire    [1:0] main_soclinux_ram_bus_ram_bus_bte;
wire    [2:0] main_soclinux_ram_bus_ram_bus_cti;
wire          main_soclinux_ram_bus_ram_bus_cyc;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_r;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_w;
reg           main_soclinux_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_soclinux_ram_bus_ram_bus_sel;
wire          main_soclinux_ram_bus_ram_bus_stb;
wire          main_soclinux_ram_bus_ram_bus_we;
wire   [31:0] main_soclinux_ram_dat_r;
wire   [31:0] main_soclinux_ram_dat_w;
reg     [3:0] main_soclinux_ram_we = 4'd0;
wire          main_soclinux_reset;
reg           main_soclinux_reset_re = 1'd0;
reg     [1:0] main_soclinux_reset_storage = 2'd0;
reg     [3:0] main_soclinux_rx_count = 4'd0;
reg     [3:0] main_soclinux_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_soclinux_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_soclinux_rx_data = 8'd0;
reg     [7:0] main_soclinux_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_soclinux_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_soclinux_rx_enable = 1'd0;
reg    [31:0] main_soclinux_rx_phase = 32'd0;
wire          main_soclinux_rx_rx;
reg           main_soclinux_rx_rx_d = 1'd0;
reg           main_soclinux_rx_source_first = 1'd0;
reg           main_soclinux_rx_source_last = 1'd0;
reg     [7:0] main_soclinux_rx_source_payload_data = 8'd0;
wire          main_soclinux_rx_source_ready;
reg           main_soclinux_rx_source_valid = 1'd0;
reg           main_soclinux_rx_tick = 1'd0;
reg           main_soclinux_scratch_re = 1'd0;
reg    [31:0] main_soclinux_scratch_storage = 32'd305419896;
reg           main_soclinux_soc_rst = 1'd0;
wire   [13:0] main_soclinux_soclinux_adr;
reg           main_soclinux_soclinux_adr_burst = 1'd0;
wire   [31:0] main_soclinux_soclinux_dat_r;
reg           main_soclinux_soclinux_ram_bus_ack = 1'd0;
wire   [29:0] main_soclinux_soclinux_ram_bus_adr;
wire    [1:0] main_soclinux_soclinux_ram_bus_bte;
wire    [2:0] main_soclinux_soclinux_ram_bus_cti;
wire          main_soclinux_soclinux_ram_bus_cyc;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_r;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_w;
reg           main_soclinux_soclinux_ram_bus_err = 1'd0;
wire    [3:0] main_soclinux_soclinux_ram_bus_sel;
wire          main_soclinux_soclinux_ram_bus_stb;
wire          main_soclinux_soclinux_ram_bus_we;
reg           main_soclinux_spiflash_core_cs = 1'd0;
wire          main_soclinux_spiflash_core_internal_port_sink_first;
wire          main_soclinux_spiflash_core_internal_port_sink_last;
wire   [31:0] main_soclinux_spiflash_core_internal_port_sink_payload_data;
wire    [5:0] main_soclinux_spiflash_core_internal_port_sink_payload_len;
wire    [7:0] main_soclinux_spiflash_core_internal_port_sink_payload_mask;
wire    [3:0] main_soclinux_spiflash_core_internal_port_sink_payload_width;
wire          main_soclinux_spiflash_core_internal_port_sink_ready;
wire          main_soclinux_spiflash_core_internal_port_sink_valid;
wire          main_soclinux_spiflash_core_internal_port_source_first;
wire          main_soclinux_spiflash_core_internal_port_source_last;
wire   [31:0] main_soclinux_spiflash_core_internal_port_source_payload_data;
wire          main_soclinux_spiflash_core_internal_port_source_ready;
wire          main_soclinux_spiflash_core_internal_port_source_valid;
reg           main_soclinux_spiflash_core_litespimmap0 = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap1 = 1'd0;
reg    [29:0] main_soclinux_spiflash_core_litespimmap_burst_adr = 30'd0;
reg    [29:0] main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value = 30'd0;
reg           main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_burst_cs = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value_ce = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_bus_ack = 1'd0;
reg    [29:0] main_soclinux_spiflash_core_litespimmap_bus_adr = 30'd0;
wire    [1:0] main_soclinux_spiflash_core_litespimmap_bus_bte;
wire    [2:0] main_soclinux_spiflash_core_litespimmap_bus_cti;
wire          main_soclinux_spiflash_core_litespimmap_bus_cyc;
reg    [31:0] main_soclinux_spiflash_core_litespimmap_bus_dat_r = 32'd0;
wire   [31:0] main_soclinux_spiflash_core_litespimmap_bus_dat_w;
reg           main_soclinux_spiflash_core_litespimmap_bus_err = 1'd0;
wire    [3:0] main_soclinux_spiflash_core_litespimmap_bus_sel;
wire          main_soclinux_spiflash_core_litespimmap_bus_stb;
wire          main_soclinux_spiflash_core_litespimmap_bus_we;
reg     [1:0] main_soclinux_spiflash_core_litespimmap_byte_count = 2'd0;
reg     [1:0] main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value = 2'd0;
reg           main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce = 1'd0;
reg     [8:0] main_soclinux_spiflash_core_litespimmap_count = 9'd256;
reg           main_soclinux_spiflash_core_litespimmap_cs = 1'd0;
reg    [31:0] main_soclinux_spiflash_core_litespimmap_data_write = 32'd0;
reg    [31:0] main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value1 = 32'd0;
reg           main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value_ce1 = 1'd0;
wire          main_soclinux_spiflash_core_litespimmap_done;
reg    [31:0] main_soclinux_spiflash_core_litespimmap_dummy = 32'd57005;
reg           main_soclinux_spiflash_core_litespimmap_re = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_request = 1'd0;
wire          main_soclinux_spiflash_core_litespimmap_sink_first;
wire          main_soclinux_spiflash_core_litespimmap_sink_last;
wire   [31:0] main_soclinux_spiflash_core_litespimmap_sink_payload_data;
reg           main_soclinux_spiflash_core_litespimmap_sink_ready = 1'd0;
wire          main_soclinux_spiflash_core_litespimmap_sink_valid;
reg           main_soclinux_spiflash_core_litespimmap_source_first = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_source_last = 1'd0;
reg    [31:0] main_soclinux_spiflash_core_litespimmap_source_payload_data = 32'd0;
reg     [5:0] main_soclinux_spiflash_core_litespimmap_source_payload_len = 6'd0;
reg     [7:0] main_soclinux_spiflash_core_litespimmap_source_payload_mask = 8'd0;
reg     [3:0] main_soclinux_spiflash_core_litespimmap_source_payload_width = 4'd0;
wire          main_soclinux_spiflash_core_litespimmap_source_ready;
reg           main_soclinux_spiflash_core_litespimmap_source_valid = 1'd0;
wire    [7:0] main_soclinux_spiflash_core_litespimmap_spi_dummy_bits;
reg     [7:0] main_soclinux_spiflash_core_litespimmap_storage = 8'd0;
reg           main_soclinux_spiflash_core_litespimmap_wait = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_write = 1'd0;
wire          main_soclinux_spiflash_core_litespimmap_write_enabled;
reg           main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value = 1'd0;
reg           main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce = 1'd0;
reg     [3:0] main_soclinux_spiflash_core_litespimmap_write_mask = 4'd0;
reg     [3:0] main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0 = 4'd0;
reg           main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0 = 1'd0;
wire          main_soclinux_spiflash_core_sink_first;
wire          main_soclinux_spiflash_core_sink_last;
wire   [31:0] main_soclinux_spiflash_core_sink_payload_data;
wire          main_soclinux_spiflash_core_sink_ready;
wire          main_soclinux_spiflash_core_sink_valid;
wire          main_soclinux_spiflash_core_source_first;
wire          main_soclinux_spiflash_core_source_last;
wire   [31:0] main_soclinux_spiflash_core_source_payload_data;
wire    [5:0] main_soclinux_spiflash_core_source_payload_len;
wire    [7:0] main_soclinux_spiflash_core_source_payload_mask;
wire    [3:0] main_soclinux_spiflash_core_source_payload_width;
wire          main_soclinux_spiflash_core_source_ready;
wire          main_soclinux_spiflash_core_source_valid;
wire          main_soclinux_spiflash_core_user_port_sink_first;
wire          main_soclinux_spiflash_core_user_port_sink_last;
wire   [31:0] main_soclinux_spiflash_core_user_port_sink_payload_data;
wire    [5:0] main_soclinux_spiflash_core_user_port_sink_payload_len;
wire    [7:0] main_soclinux_spiflash_core_user_port_sink_payload_mask;
wire    [3:0] main_soclinux_spiflash_core_user_port_sink_payload_width;
wire          main_soclinux_spiflash_core_user_port_sink_ready;
wire          main_soclinux_spiflash_core_user_port_sink_valid;
wire          main_soclinux_spiflash_core_user_port_source_first;
wire          main_soclinux_spiflash_core_user_port_source_last;
wire   [31:0] main_soclinux_spiflash_core_user_port_source_payload_data;
wire          main_soclinux_spiflash_core_user_port_source_ready;
wire          main_soclinux_spiflash_core_user_port_source_valid;
reg           main_soclinux_spiflash_phy_clk = 1'd0;
reg     [7:0] main_soclinux_spiflash_phy_cnt = 8'd0;
reg     [3:0] main_soclinux_spiflash_phy_count = 4'd11;
wire          main_soclinux_spiflash_phy_cs;
wire          main_soclinux_spiflash_phy_cs_n;
wire    [7:0] main_soclinux_spiflash_phy_div;
wire          main_soclinux_spiflash_phy_done;
wire    [3:0] main_soclinux_spiflash_phy_dq_i;
reg     [3:0] main_soclinux_spiflash_phy_dq_o = 4'd0;
reg     [3:0] main_soclinux_spiflash_phy_dq_oe = 4'd0;
reg     [3:0] main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value1 = 4'd0;
reg           main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value_ce1 = 1'd0;
reg           main_soclinux_spiflash_phy_en = 1'd0;
reg           main_soclinux_spiflash_phy_en_int = 1'd0;
wire          main_soclinux_spiflash_phy_enable;
wire          main_soclinux_spiflash_phy_negedge;
wire          main_soclinux_spiflash_phy_posedge;
reg           main_soclinux_spiflash_phy_posedge_reg = 1'd0;
reg           main_soclinux_spiflash_phy_posedge_reg2 = 1'd0;
reg           main_soclinux_spiflash_phy_re = 1'd0;
wire          main_soclinux_spiflash_phy_sink_first;
wire          main_soclinux_spiflash_phy_sink_last;
wire   [31:0] main_soclinux_spiflash_phy_sink_payload_data;
wire    [5:0] main_soclinux_spiflash_phy_sink_payload_len;
wire    [7:0] main_soclinux_spiflash_phy_sink_payload_mask;
wire    [3:0] main_soclinux_spiflash_phy_sink_payload_width;
reg           main_soclinux_spiflash_phy_sink_ready = 1'd0;
wire          main_soclinux_spiflash_phy_sink_valid;
reg           main_soclinux_spiflash_phy_source_first = 1'd0;
reg           main_soclinux_spiflash_phy_source_last = 1'd0;
wire   [31:0] main_soclinux_spiflash_phy_source_payload_data;
wire          main_soclinux_spiflash_phy_source_ready;
reg           main_soclinux_spiflash_phy_source_valid = 1'd0;
wire    [7:0] main_soclinux_spiflash_phy_spi_clk_divisor;
reg     [7:0] main_soclinux_spiflash_phy_sr_cnt = 8'd0;
reg     [7:0] main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value0 = 8'd0;
reg           main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value_ce0 = 1'd0;
reg    [31:0] main_soclinux_spiflash_phy_sr_in = 32'd0;
reg           main_soclinux_spiflash_phy_sr_in_shift = 1'd0;
reg    [31:0] main_soclinux_spiflash_phy_sr_out = 32'd0;
reg           main_soclinux_spiflash_phy_sr_out_load = 1'd0;
reg           main_soclinux_spiflash_phy_sr_out_shift = 1'd0;
reg     [7:0] main_soclinux_spiflash_phy_storage = 8'd0;
wire          main_soclinux_spiflash_phy_wait;
reg           main_soclinux_timer_en_re = 1'd0;
reg           main_soclinux_timer_en_storage = 1'd0;
reg           main_soclinux_timer_enable_re = 1'd0;
reg           main_soclinux_timer_enable_storage = 1'd0;
wire          main_soclinux_timer_irq;
reg           main_soclinux_timer_load_re = 1'd0;
reg    [31:0] main_soclinux_timer_load_storage = 32'd0;
reg           main_soclinux_timer_pending_r = 1'd0;
reg           main_soclinux_timer_pending_re = 1'd0;
wire          main_soclinux_timer_pending_status;
wire          main_soclinux_timer_pending_we;
reg           main_soclinux_timer_reload_re = 1'd0;
reg    [31:0] main_soclinux_timer_reload_storage = 32'd0;
reg           main_soclinux_timer_status_re = 1'd0;
wire          main_soclinux_timer_status_status;
wire          main_soclinux_timer_status_we;
reg           main_soclinux_timer_update_value_re = 1'd0;
reg           main_soclinux_timer_update_value_storage = 1'd0;
reg    [31:0] main_soclinux_timer_value = 32'd0;
reg           main_soclinux_timer_value_re = 1'd0;
reg    [31:0] main_soclinux_timer_value_status = 32'd0;
wire          main_soclinux_timer_value_we;
wire          main_soclinux_timer_zero0;
wire          main_soclinux_timer_zero1;
wire          main_soclinux_timer_zero2;
reg           main_soclinux_timer_zero_clear = 1'd0;
reg           main_soclinux_timer_zero_pending = 1'd0;
wire          main_soclinux_timer_zero_status;
wire          main_soclinux_timer_zero_trigger;
reg           main_soclinux_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_soclinux_tx_count = 4'd0;
reg     [3:0] main_soclinux_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_soclinux_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_soclinux_tx_data = 8'd0;
reg     [7:0] main_soclinux_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_soclinux_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_soclinux_tx_enable = 1'd0;
reg    [31:0] main_soclinux_tx_phase = 32'd0;
wire          main_soclinux_tx_sink_first;
wire          main_soclinux_tx_sink_last;
wire    [7:0] main_soclinux_tx_sink_payload_data;
reg           main_soclinux_tx_sink_ready = 1'd0;
wire          main_soclinux_tx_sink_valid;
reg           main_soclinux_tx_tick = 1'd0;
reg           main_soclinux_uart_enable_re = 1'd0;
reg     [1:0] main_soclinux_uart_enable_storage = 2'd0;
wire          main_soclinux_uart_irq;
reg     [1:0] main_soclinux_uart_pending_r = 2'd0;
reg           main_soclinux_uart_pending_re = 1'd0;
reg     [1:0] main_soclinux_uart_pending_status = 2'd0;
wire          main_soclinux_uart_pending_we;
wire          main_soclinux_uart_rx0;
wire          main_soclinux_uart_rx1;
wire          main_soclinux_uart_rx2;
reg           main_soclinux_uart_rx_clear = 1'd0;
reg     [3:0] main_soclinux_uart_rx_fifo_consume = 4'd0;
wire          main_soclinux_uart_rx_fifo_do_read;
wire          main_soclinux_uart_rx_fifo_fifo_in_first;
wire          main_soclinux_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_rx_fifo_fifo_out_first;
wire          main_soclinux_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_soclinux_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_soclinux_uart_rx_fifo_level1;
reg     [3:0] main_soclinux_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_soclinux_uart_rx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_rx_fifo_rdport_dat_r;
wire          main_soclinux_uart_rx_fifo_rdport_re;
wire          main_soclinux_uart_rx_fifo_re;
reg           main_soclinux_uart_rx_fifo_readable = 1'd0;
reg           main_soclinux_uart_rx_fifo_replace = 1'd0;
wire          main_soclinux_uart_rx_fifo_sink_first;
wire          main_soclinux_uart_rx_fifo_sink_last;
wire    [7:0] main_soclinux_uart_rx_fifo_sink_payload_data;
wire          main_soclinux_uart_rx_fifo_sink_ready;
wire          main_soclinux_uart_rx_fifo_sink_valid;
wire          main_soclinux_uart_rx_fifo_source_first;
wire          main_soclinux_uart_rx_fifo_source_last;
wire    [7:0] main_soclinux_uart_rx_fifo_source_payload_data;
wire          main_soclinux_uart_rx_fifo_source_ready;
wire          main_soclinux_uart_rx_fifo_source_valid;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_dout;
wire          main_soclinux_uart_rx_fifo_syncfifo_re;
wire          main_soclinux_uart_rx_fifo_syncfifo_readable;
wire          main_soclinux_uart_rx_fifo_syncfifo_we;
wire          main_soclinux_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_soclinux_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_w;
wire          main_soclinux_uart_rx_fifo_wrport_we;
reg           main_soclinux_uart_rx_pending = 1'd0;
wire          main_soclinux_uart_rx_status;
wire          main_soclinux_uart_rx_trigger;
reg           main_soclinux_uart_rx_trigger_d = 1'd0;
reg           main_soclinux_uart_rxempty_re = 1'd0;
wire          main_soclinux_uart_rxempty_status;
wire          main_soclinux_uart_rxempty_we;
reg           main_soclinux_uart_rxfull_re = 1'd0;
wire          main_soclinux_uart_rxfull_status;
wire          main_soclinux_uart_rxfull_we;
wire    [7:0] main_soclinux_uart_rxtx_r;
reg           main_soclinux_uart_rxtx_re = 1'd0;
wire    [7:0] main_soclinux_uart_rxtx_w;
reg           main_soclinux_uart_rxtx_we = 1'd0;
reg           main_soclinux_uart_status_re = 1'd0;
reg     [1:0] main_soclinux_uart_status_status = 2'd0;
wire          main_soclinux_uart_status_we;
wire          main_soclinux_uart_tx0;
wire          main_soclinux_uart_tx1;
wire          main_soclinux_uart_tx2;
reg           main_soclinux_uart_tx_clear = 1'd0;
reg     [3:0] main_soclinux_uart_tx_fifo_consume = 4'd0;
wire          main_soclinux_uart_tx_fifo_do_read;
wire          main_soclinux_uart_tx_fifo_fifo_in_first;
wire          main_soclinux_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_tx_fifo_fifo_out_first;
wire          main_soclinux_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_soclinux_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_soclinux_uart_tx_fifo_level1;
reg     [3:0] main_soclinux_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_soclinux_uart_tx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_tx_fifo_rdport_dat_r;
wire          main_soclinux_uart_tx_fifo_rdport_re;
wire          main_soclinux_uart_tx_fifo_re;
reg           main_soclinux_uart_tx_fifo_readable = 1'd0;
reg           main_soclinux_uart_tx_fifo_replace = 1'd0;
reg           main_soclinux_uart_tx_fifo_sink_first = 1'd0;
reg           main_soclinux_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_soclinux_uart_tx_fifo_sink_payload_data;
wire          main_soclinux_uart_tx_fifo_sink_ready;
wire          main_soclinux_uart_tx_fifo_sink_valid;
wire          main_soclinux_uart_tx_fifo_source_first;
wire          main_soclinux_uart_tx_fifo_source_last;
wire    [7:0] main_soclinux_uart_tx_fifo_source_payload_data;
wire          main_soclinux_uart_tx_fifo_source_ready;
wire          main_soclinux_uart_tx_fifo_source_valid;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_dout;
wire          main_soclinux_uart_tx_fifo_syncfifo_re;
wire          main_soclinux_uart_tx_fifo_syncfifo_readable;
wire          main_soclinux_uart_tx_fifo_syncfifo_we;
wire          main_soclinux_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_soclinux_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_w;
wire          main_soclinux_uart_tx_fifo_wrport_we;
reg           main_soclinux_uart_tx_pending = 1'd0;
wire          main_soclinux_uart_tx_status;
wire          main_soclinux_uart_tx_trigger;
reg           main_soclinux_uart_tx_trigger_d = 1'd0;
reg           main_soclinux_uart_txempty_re = 1'd0;
wire          main_soclinux_uart_txempty_status;
wire          main_soclinux_uart_txempty_we;
reg           main_soclinux_uart_txfull_re = 1'd0;
wire          main_soclinux_uart_txfull_status;
wire          main_soclinux_uart_txfull_we;
wire          main_soclinux_uart_uart_sink_first;
wire          main_soclinux_uart_uart_sink_last;
wire    [7:0] main_soclinux_uart_uart_sink_payload_data;
wire          main_soclinux_uart_uart_sink_ready;
wire          main_soclinux_uart_uart_sink_valid;
wire          main_soclinux_uart_uart_source_first;
wire          main_soclinux_uart_uart_source_last;
wire    [7:0] main_soclinux_uart_uart_source_payload_data;
wire          main_soclinux_uart_uart_source_ready;
wire          main_soclinux_uart_uart_source_valid;
reg           main_soclinux_usb_uart_tx_rs232phytx_next_value1 = 1'd0;
reg           main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1 = 1'd0;
reg     [7:0] main_storage = 8'd0;
reg     [1:0] main_syncfifo0_consume = 2'd0;
wire          main_syncfifo0_do_read;
wire          main_syncfifo0_fifo_in_first;
wire          main_syncfifo0_fifo_in_last;
wire          main_syncfifo0_fifo_in_payload_cmd;
wire          main_syncfifo0_fifo_in_payload_dat_r;
wire          main_syncfifo0_fifo_in_payload_dat_w;
wire    [7:0] main_syncfifo0_fifo_in_payload_dq;
wire          main_syncfifo0_fifo_in_payload_dq_oe;
wire          main_syncfifo0_fifo_in_payload_rwds;
wire          main_syncfifo0_fifo_in_payload_rwds_oe;
wire          main_syncfifo0_fifo_out_first;
wire          main_syncfifo0_fifo_out_last;
wire          main_syncfifo0_fifo_out_payload_cmd;
wire          main_syncfifo0_fifo_out_payload_dat_r;
wire          main_syncfifo0_fifo_out_payload_dat_w;
wire    [7:0] main_syncfifo0_fifo_out_payload_dq;
wire          main_syncfifo0_fifo_out_payload_dq_oe;
wire          main_syncfifo0_fifo_out_payload_rwds;
wire          main_syncfifo0_fifo_out_payload_rwds_oe;
reg     [2:0] main_syncfifo0_level = 3'd0;
reg     [1:0] main_syncfifo0_produce = 2'd0;
wire    [1:0] main_syncfifo0_rdport_adr;
wire   [15:0] main_syncfifo0_rdport_dat_r;
reg           main_syncfifo0_replace = 1'd0;
wire          main_syncfifo0_sink_first;
wire          main_syncfifo0_sink_last;
wire          main_syncfifo0_sink_payload_cmd;
wire          main_syncfifo0_sink_payload_dat_r;
wire          main_syncfifo0_sink_payload_dat_w;
wire    [7:0] main_syncfifo0_sink_payload_dq;
wire          main_syncfifo0_sink_payload_dq_oe;
wire          main_syncfifo0_sink_payload_rwds;
wire          main_syncfifo0_sink_payload_rwds_oe;
wire          main_syncfifo0_sink_ready;
wire          main_syncfifo0_sink_valid;
wire          main_syncfifo0_source_first;
wire          main_syncfifo0_source_last;
wire          main_syncfifo0_source_payload_cmd;
wire          main_syncfifo0_source_payload_dat_r;
wire          main_syncfifo0_source_payload_dat_w;
wire    [7:0] main_syncfifo0_source_payload_dq;
wire          main_syncfifo0_source_payload_dq_oe;
wire          main_syncfifo0_source_payload_rwds;
wire          main_syncfifo0_source_payload_rwds_oe;
wire          main_syncfifo0_source_ready;
wire          main_syncfifo0_source_valid;
wire   [15:0] main_syncfifo0_syncfifo0_din;
wire   [15:0] main_syncfifo0_syncfifo0_dout;
wire          main_syncfifo0_syncfifo0_re;
wire          main_syncfifo0_syncfifo0_readable;
wire          main_syncfifo0_syncfifo0_we;
wire          main_syncfifo0_syncfifo0_writable;
reg     [1:0] main_syncfifo0_wrport_adr = 2'd0;
wire   [15:0] main_syncfifo0_wrport_dat_r;
wire   [15:0] main_syncfifo0_wrport_dat_w;
wire          main_syncfifo0_wrport_we;
reg     [1:0] main_syncfifo1_consume = 2'd0;
wire          main_syncfifo1_do_read;
wire          main_syncfifo1_fifo_in_first;
wire          main_syncfifo1_fifo_in_last;
wire    [7:0] main_syncfifo1_fifo_in_payload_dq;
wire          main_syncfifo1_fifo_out_first;
wire          main_syncfifo1_fifo_out_last;
wire    [7:0] main_syncfifo1_fifo_out_payload_dq;
reg     [2:0] main_syncfifo1_level = 3'd0;
reg     [1:0] main_syncfifo1_produce = 2'd0;
wire    [1:0] main_syncfifo1_rdport_adr;
wire    [9:0] main_syncfifo1_rdport_dat_r;
reg           main_syncfifo1_replace = 1'd0;
wire          main_syncfifo1_sink_first;
wire          main_syncfifo1_sink_last;
wire    [7:0] main_syncfifo1_sink_payload_dq;
wire          main_syncfifo1_sink_ready;
wire          main_syncfifo1_sink_valid;
wire          main_syncfifo1_source_first;
wire          main_syncfifo1_source_last;
wire    [7:0] main_syncfifo1_source_payload_dq;
wire          main_syncfifo1_source_ready;
wire          main_syncfifo1_source_valid;
wire    [9:0] main_syncfifo1_syncfifo1_din;
wire    [9:0] main_syncfifo1_syncfifo1_dout;
wire          main_syncfifo1_syncfifo1_re;
wire          main_syncfifo1_syncfifo1_readable;
wire          main_syncfifo1_syncfifo1_we;
wire          main_syncfifo1_syncfifo1_writable;
reg     [1:0] main_syncfifo1_wrport_adr = 2'd0;
wire    [9:0] main_syncfifo1_wrport_dat_r;
wire    [9:0] main_syncfifo1_wrport_dat_w;
wire          main_syncfifo1_wrport_we;
wire          main_tx_cdc_sink_first;
wire          main_tx_cdc_sink_last;
wire          main_tx_cdc_sink_payload_cmd;
wire          main_tx_cdc_sink_payload_dat_r;
wire          main_tx_cdc_sink_payload_dat_w;
wire    [7:0] main_tx_cdc_sink_payload_dq;
wire          main_tx_cdc_sink_payload_dq_oe;
wire          main_tx_cdc_sink_payload_rwds;
wire          main_tx_cdc_sink_payload_rwds_oe;
wire          main_tx_cdc_sink_ready;
wire          main_tx_cdc_sink_valid;
wire          main_tx_cdc_source_first;
wire          main_tx_cdc_source_last;
wire          main_tx_cdc_source_payload_cmd;
wire          main_tx_cdc_source_payload_dat_r;
wire          main_tx_cdc_source_payload_dat_w;
wire    [7:0] main_tx_cdc_source_payload_dq;
wire          main_tx_cdc_source_payload_dq_oe;
wire          main_tx_cdc_source_payload_rwds;
wire          main_tx_cdc_source_payload_rwds_oe;
wire          main_tx_cdc_source_ready;
wire          main_tx_cdc_source_valid;
wire          main_wait;
reg           mem2block_dma_clear = 1'd0;
reg           mem2block_dma_pending = 1'd0;
wire          mem2block_dma_status;
wire          mem2block_dma_trigger;
reg           sdcard_block2mem_connect = 1'd0;
reg     [1:0] sdcard_block2mem_converter_demux = 2'd0;
wire          sdcard_block2mem_converter_load_part;
wire          sdcard_block2mem_converter_sink_first;
wire          sdcard_block2mem_converter_sink_last;
wire    [7:0] sdcard_block2mem_converter_sink_payload_data;
wire          sdcard_block2mem_converter_sink_ready;
wire          sdcard_block2mem_converter_sink_valid;
reg           sdcard_block2mem_converter_source_first = 1'd0;
reg           sdcard_block2mem_converter_source_last = 1'd0;
reg    [31:0] sdcard_block2mem_converter_source_payload_data = 32'd0;
reg     [2:0] sdcard_block2mem_converter_source_payload_valid_token_count = 3'd0;
wire          sdcard_block2mem_converter_source_ready;
wire          sdcard_block2mem_converter_source_valid;
reg           sdcard_block2mem_converter_strobe_all = 1'd0;
reg           sdcard_block2mem_done_d = 1'd0;
reg     [8:0] sdcard_block2mem_fifo_consume = 9'd0;
wire          sdcard_block2mem_fifo_do_read;
wire          sdcard_block2mem_fifo_fifo_in_first;
wire          sdcard_block2mem_fifo_fifo_in_last;
wire    [7:0] sdcard_block2mem_fifo_fifo_in_payload_data;
wire          sdcard_block2mem_fifo_fifo_out_first;
wire          sdcard_block2mem_fifo_fifo_out_last;
wire    [7:0] sdcard_block2mem_fifo_fifo_out_payload_data;
reg     [9:0] sdcard_block2mem_fifo_level0 = 10'd0;
wire    [9:0] sdcard_block2mem_fifo_level1;
reg     [8:0] sdcard_block2mem_fifo_produce = 9'd0;
wire    [8:0] sdcard_block2mem_fifo_rdport_adr;
wire    [9:0] sdcard_block2mem_fifo_rdport_dat_r;
wire          sdcard_block2mem_fifo_rdport_re;
wire          sdcard_block2mem_fifo_re;
reg           sdcard_block2mem_fifo_readable = 1'd0;
reg           sdcard_block2mem_fifo_replace = 1'd0;
reg           sdcard_block2mem_fifo_sink_first = 1'd0;
reg           sdcard_block2mem_fifo_sink_last = 1'd0;
reg     [7:0] sdcard_block2mem_fifo_sink_payload_data = 8'd0;
wire          sdcard_block2mem_fifo_sink_ready;
reg           sdcard_block2mem_fifo_sink_valid = 1'd0;
wire          sdcard_block2mem_fifo_source_first;
wire          sdcard_block2mem_fifo_source_last;
wire    [7:0] sdcard_block2mem_fifo_source_payload_data;
wire          sdcard_block2mem_fifo_source_ready;
wire          sdcard_block2mem_fifo_source_valid;
wire    [9:0] sdcard_block2mem_fifo_syncfifo_din;
wire    [9:0] sdcard_block2mem_fifo_syncfifo_dout;
wire          sdcard_block2mem_fifo_syncfifo_re;
wire          sdcard_block2mem_fifo_syncfifo_readable;
wire          sdcard_block2mem_fifo_syncfifo_we;
wire          sdcard_block2mem_fifo_syncfifo_writable;
reg     [8:0] sdcard_block2mem_fifo_wrport_adr = 9'd0;
wire    [9:0] sdcard_block2mem_fifo_wrport_dat_r;
wire    [9:0] sdcard_block2mem_fifo_wrport_dat_w;
wire          sdcard_block2mem_fifo_wrport_we;
reg           sdcard_block2mem_irq = 1'd0;
wire          sdcard_block2mem_sink_sink_first;
wire          sdcard_block2mem_sink_sink_last0;
reg           sdcard_block2mem_sink_sink_last1 = 1'd0;
reg    [31:0] sdcard_block2mem_sink_sink_payload_address = 32'd0;
wire    [7:0] sdcard_block2mem_sink_sink_payload_data0;
reg    [31:0] sdcard_block2mem_sink_sink_payload_data1 = 32'd0;
reg           sdcard_block2mem_sink_sink_ready0 = 1'd0;
wire          sdcard_block2mem_sink_sink_ready1;
wire          sdcard_block2mem_sink_sink_valid0;
reg           sdcard_block2mem_sink_sink_valid1 = 1'd0;
wire          sdcard_block2mem_source_source_first;
wire          sdcard_block2mem_source_source_last;
wire   [31:0] sdcard_block2mem_source_source_payload_data;
wire          sdcard_block2mem_source_source_ready;
wire          sdcard_block2mem_source_source_valid;
wire          sdcard_block2mem_start;
wire   [63:0] sdcard_block2mem_wishbonedmawriter_base0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_base1;
reg           sdcard_block2mem_wishbonedmawriter_base_re = 1'd0;
reg    [63:0] sdcard_block2mem_wishbonedmawriter_base_storage = 64'd0;
reg           sdcard_block2mem_wishbonedmawriter_done = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_done_re = 1'd0;
wire          sdcard_block2mem_wishbonedmawriter_done_status;
wire          sdcard_block2mem_wishbonedmawriter_done_we;
wire          sdcard_block2mem_wishbonedmawriter_enable;
reg           sdcard_block2mem_wishbonedmawriter_enable_re = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_enable_storage = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_length0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_length1;
reg           sdcard_block2mem_wishbonedmawriter_length_re = 1'd0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_length_storage = 32'd0;
wire          sdcard_block2mem_wishbonedmawriter_loop;
reg           sdcard_block2mem_wishbonedmawriter_loop_re = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_loop_storage = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_offset0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_offset1 = 32'd0;
reg    [31:0] sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value = 32'd0;
reg           sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce = 1'd0;
reg           sdcard_block2mem_wishbonedmawriter_offset_re = 1'd0;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_offset_status;
wire          sdcard_block2mem_wishbonedmawriter_offset_we;
wire          sdcard_block2mem_wishbonedmawriter_reset;
wire          sdcard_block2mem_wishbonedmawriter_sink_first;
wire          sdcard_block2mem_wishbonedmawriter_sink_last;
wire   [31:0] sdcard_block2mem_wishbonedmawriter_sink_payload_data;
reg           sdcard_block2mem_wishbonedmawriter_sink_ready = 1'd0;
wire          sdcard_block2mem_wishbonedmawriter_sink_valid;
reg           sdcard_core_block_count_re = 1'd0;
reg    [31:0] sdcard_core_block_count_storage = 32'd0;
reg           sdcard_core_block_length_re = 1'd0;
reg     [9:0] sdcard_core_block_length_storage = 10'd0;
wire    [5:0] sdcard_core_cmd;
reg           sdcard_core_cmd_argument_re = 1'd0;
reg    [31:0] sdcard_core_cmd_argument_storage = 32'd0;
reg           sdcard_core_cmd_command_re = 1'd0;
reg    [13:0] sdcard_core_cmd_command_storage = 14'd0;
reg     [2:0] sdcard_core_cmd_count = 3'd0;
reg     [2:0] sdcard_core_cmd_count_fsm_next_value2 = 3'd0;
reg           sdcard_core_cmd_count_fsm_next_value_ce2 = 1'd0;
reg           sdcard_core_cmd_done = 1'd0;
reg           sdcard_core_cmd_done_fsm_next_value0 = 1'd0;
reg           sdcard_core_cmd_done_fsm_next_value_ce0 = 1'd0;
reg           sdcard_core_cmd_error = 1'd0;
reg           sdcard_core_cmd_error_fsm_next_value4 = 1'd0;
reg           sdcard_core_cmd_error_fsm_next_value_ce4 = 1'd0;
reg           sdcard_core_cmd_event_re = 1'd0;
reg     [3:0] sdcard_core_cmd_event_status = 4'd0;
wire          sdcard_core_cmd_event_we;
reg           sdcard_core_cmd_response_re = 1'd0;
reg   [127:0] sdcard_core_cmd_response_status = 128'd0;
reg   [127:0] sdcard_core_cmd_response_status_fsm_next_value8 = 128'd0;
reg           sdcard_core_cmd_response_status_fsm_next_value_ce8 = 1'd0;
wire          sdcard_core_cmd_response_we;
reg           sdcard_core_cmd_send_re = 1'd0;
reg           sdcard_core_cmd_send_storage = 1'd0;
reg           sdcard_core_cmd_timeout = 1'd0;
reg           sdcard_core_cmd_timeout_fsm_next_value5 = 1'd0;
reg           sdcard_core_cmd_timeout_fsm_next_value_ce5 = 1'd0;
wire    [1:0] sdcard_core_cmd_type;
reg     [2:0] sdcard_core_crc16_inserter_count = 3'd0;
reg     [2:0] sdcard_core_crc16_inserter_count_crc16inserter_next_value = 3'd0;
reg           sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce = 1'd0;
reg    [15:0] sdcard_core_crc16_inserter_crc00 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc01;
wire   [15:0] sdcard_core_crc16_inserter_crc02;
reg    [15:0] sdcard_core_crc16_inserter_crc0_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc0_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc0_enable;
wire          sdcard_core_crc16_inserter_crc0_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc10 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc11;
wire   [15:0] sdcard_core_crc16_inserter_crc12;
reg    [15:0] sdcard_core_crc16_inserter_crc1_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc1_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc1_enable;
wire          sdcard_core_crc16_inserter_crc1_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc20 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc21;
wire   [15:0] sdcard_core_crc16_inserter_crc22;
reg    [15:0] sdcard_core_crc16_inserter_crc2_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc2_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc2_enable;
wire          sdcard_core_crc16_inserter_crc2_reset;
reg    [15:0] sdcard_core_crc16_inserter_crc30 = 16'd0;
wire   [15:0] sdcard_core_crc16_inserter_crc31;
wire   [15:0] sdcard_core_crc16_inserter_crc32;
reg    [15:0] sdcard_core_crc16_inserter_crc3_crc = 16'd0;
reg     [1:0] sdcard_core_crc16_inserter_crc3_din = 2'd0;
wire          sdcard_core_crc16_inserter_crc3_enable;
wire          sdcard_core_crc16_inserter_crc3_reset;
wire          sdcard_core_crc16_inserter_sink_first;
wire          sdcard_core_crc16_inserter_sink_last;
wire    [7:0] sdcard_core_crc16_inserter_sink_payload_data;
reg           sdcard_core_crc16_inserter_sink_ready = 1'd0;
wire          sdcard_core_crc16_inserter_sink_valid;
reg           sdcard_core_crc16_inserter_source_first = 1'd0;
reg           sdcard_core_crc16_inserter_source_last = 1'd0;
reg     [7:0] sdcard_core_crc16_inserter_source_payload_data = 8'd0;
reg           sdcard_core_crc16_inserter_source_ready = 1'd0;
reg           sdcard_core_crc16_inserter_source_valid = 1'd0;
reg     [6:0] sdcard_core_crc7_inserter_crc0 = 7'd0;
wire    [6:0] sdcard_core_crc7_inserter_crc1;
wire    [6:0] sdcard_core_crc7_inserter_crc10;
wire    [6:0] sdcard_core_crc7_inserter_crc11;
wire    [6:0] sdcard_core_crc7_inserter_crc12;
wire    [6:0] sdcard_core_crc7_inserter_crc13;
wire    [6:0] sdcard_core_crc7_inserter_crc14;
wire    [6:0] sdcard_core_crc7_inserter_crc15;
wire    [6:0] sdcard_core_crc7_inserter_crc16;
wire    [6:0] sdcard_core_crc7_inserter_crc17;
wire    [6:0] sdcard_core_crc7_inserter_crc18;
wire    [6:0] sdcard_core_crc7_inserter_crc19;
wire    [6:0] sdcard_core_crc7_inserter_crc2;
wire    [6:0] sdcard_core_crc7_inserter_crc20;
wire    [6:0] sdcard_core_crc7_inserter_crc21;
wire    [6:0] sdcard_core_crc7_inserter_crc22;
wire    [6:0] sdcard_core_crc7_inserter_crc23;
wire    [6:0] sdcard_core_crc7_inserter_crc24;
wire    [6:0] sdcard_core_crc7_inserter_crc25;
wire    [6:0] sdcard_core_crc7_inserter_crc26;
wire    [6:0] sdcard_core_crc7_inserter_crc27;
wire    [6:0] sdcard_core_crc7_inserter_crc28;
wire    [6:0] sdcard_core_crc7_inserter_crc29;
wire    [6:0] sdcard_core_crc7_inserter_crc3;
wire    [6:0] sdcard_core_crc7_inserter_crc30;
wire    [6:0] sdcard_core_crc7_inserter_crc31;
wire    [6:0] sdcard_core_crc7_inserter_crc32;
wire    [6:0] sdcard_core_crc7_inserter_crc33;
wire    [6:0] sdcard_core_crc7_inserter_crc34;
wire    [6:0] sdcard_core_crc7_inserter_crc35;
wire    [6:0] sdcard_core_crc7_inserter_crc36;
wire    [6:0] sdcard_core_crc7_inserter_crc37;
wire    [6:0] sdcard_core_crc7_inserter_crc38;
wire    [6:0] sdcard_core_crc7_inserter_crc39;
wire    [6:0] sdcard_core_crc7_inserter_crc4;
wire    [6:0] sdcard_core_crc7_inserter_crc40;
wire    [6:0] sdcard_core_crc7_inserter_crc5;
wire    [6:0] sdcard_core_crc7_inserter_crc6;
wire    [6:0] sdcard_core_crc7_inserter_crc7;
wire    [6:0] sdcard_core_crc7_inserter_crc8;
wire    [6:0] sdcard_core_crc7_inserter_crc9;
reg     [6:0] sdcard_core_crc7_inserter_crc_crc = 7'd0;
wire   [39:0] sdcard_core_crc7_inserter_crc_din;
wire          sdcard_core_crc7_inserter_crc_enable;
wire          sdcard_core_crc7_inserter_crc_reset;
wire    [5:0] sdcard_core_csrfield_cmd;
wire    [1:0] sdcard_core_csrfield_cmd_type;
wire          sdcard_core_csrfield_crc0;
wire          sdcard_core_csrfield_crc1;
wire    [1:0] sdcard_core_csrfield_data_type;
wire          sdcard_core_csrfield_done0;
wire          sdcard_core_csrfield_done1;
wire          sdcard_core_csrfield_error0;
wire          sdcard_core_csrfield_error1;
wire          sdcard_core_csrfield_timeout0;
wire          sdcard_core_csrfield_timeout1;
reg    [31:0] sdcard_core_data_count = 32'd0;
reg    [31:0] sdcard_core_data_count_fsm_next_value3 = 32'd0;
reg           sdcard_core_data_count_fsm_next_value_ce3 = 1'd0;
reg           sdcard_core_data_done = 1'd0;
reg           sdcard_core_data_done_fsm_next_value1 = 1'd0;
reg           sdcard_core_data_done_fsm_next_value_ce1 = 1'd0;
reg           sdcard_core_data_error = 1'd0;
reg           sdcard_core_data_error_fsm_next_value6 = 1'd0;
reg           sdcard_core_data_error_fsm_next_value_ce6 = 1'd0;
reg           sdcard_core_data_event_re = 1'd0;
reg     [3:0] sdcard_core_data_event_status = 4'd0;
wire          sdcard_core_data_event_we;
reg           sdcard_core_data_timeout = 1'd0;
reg           sdcard_core_data_timeout_fsm_next_value7 = 1'd0;
reg           sdcard_core_data_timeout_fsm_next_value_ce7 = 1'd0;
wire    [1:0] sdcard_core_data_type;
reg           sdcard_core_done_d = 1'd0;
reg     [2:0] sdcard_core_fifo_consume = 3'd0;
wire          sdcard_core_fifo_do_read;
wire          sdcard_core_fifo_fifo_in_first;
wire          sdcard_core_fifo_fifo_in_last;
wire    [7:0] sdcard_core_fifo_fifo_in_payload_data;
wire          sdcard_core_fifo_fifo_out_first;
wire          sdcard_core_fifo_fifo_out_last;
wire    [7:0] sdcard_core_fifo_fifo_out_payload_data;
reg     [3:0] sdcard_core_fifo_level = 4'd0;
reg     [2:0] sdcard_core_fifo_produce = 3'd0;
wire    [2:0] sdcard_core_fifo_rdport_adr;
wire    [9:0] sdcard_core_fifo_rdport_dat_r;
reg           sdcard_core_fifo_replace = 1'd0;
wire          sdcard_core_fifo_reset;
wire          sdcard_core_fifo_sink_first;
wire          sdcard_core_fifo_sink_last;
wire    [7:0] sdcard_core_fifo_sink_payload_data;
wire          sdcard_core_fifo_sink_ready;
wire          sdcard_core_fifo_sink_valid;
wire          sdcard_core_fifo_source_first;
wire          sdcard_core_fifo_source_last;
wire    [7:0] sdcard_core_fifo_source_payload_data;
wire          sdcard_core_fifo_source_ready;
wire          sdcard_core_fifo_source_valid;
wire    [9:0] sdcard_core_fifo_syncfifo_din;
wire    [9:0] sdcard_core_fifo_syncfifo_dout;
wire          sdcard_core_fifo_syncfifo_re;
wire          sdcard_core_fifo_syncfifo_readable;
wire          sdcard_core_fifo_syncfifo_we;
wire          sdcard_core_fifo_syncfifo_writable;
reg     [2:0] sdcard_core_fifo_wrport_adr = 3'd0;
wire    [9:0] sdcard_core_fifo_wrport_dat_r;
wire    [9:0] sdcard_core_fifo_wrport_dat_w;
wire          sdcard_core_fifo_wrport_we;
reg           sdcard_core_irq = 1'd0;
wire          sdcard_core_sink_sink_first0;
reg           sdcard_core_sink_sink_first1 = 1'd0;
wire          sdcard_core_sink_sink_last0;
reg           sdcard_core_sink_sink_last1 = 1'd0;
wire    [7:0] sdcard_core_sink_sink_payload_data0;
reg     [7:0] sdcard_core_sink_sink_payload_data1 = 8'd0;
wire          sdcard_core_sink_sink_ready0;
wire          sdcard_core_sink_sink_ready1;
wire          sdcard_core_sink_sink_valid0;
reg           sdcard_core_sink_sink_valid1 = 1'd0;
wire          sdcard_core_source_source_first0;
wire          sdcard_core_source_source_first1;
wire          sdcard_core_source_source_last0;
wire          sdcard_core_source_source_last1;
wire    [7:0] sdcard_core_source_source_payload_data0;
wire    [7:0] sdcard_core_source_source_payload_data1;
wire          sdcard_core_source_source_ready0;
wire          sdcard_core_source_source_ready1;
wire          sdcard_core_source_source_valid0;
wire          sdcard_core_source_source_valid1;
wire          sdcard_irq_irq;
wire          sdcard_mem2block_converter_converter_first;
wire          sdcard_mem2block_converter_converter_last;
reg     [1:0] sdcard_mem2block_converter_converter_mux = 2'd0;
wire          sdcard_mem2block_converter_converter_sink_first;
wire          sdcard_mem2block_converter_converter_sink_last;
wire   [31:0] sdcard_mem2block_converter_converter_sink_payload_data;
wire          sdcard_mem2block_converter_converter_sink_ready;
wire          sdcard_mem2block_converter_converter_sink_valid;
wire          sdcard_mem2block_converter_converter_source_first;
wire          sdcard_mem2block_converter_converter_source_last;
reg     [7:0] sdcard_mem2block_converter_converter_source_payload_data = 8'd0;
wire          sdcard_mem2block_converter_converter_source_payload_valid_token_count;
wire          sdcard_mem2block_converter_converter_source_ready;
wire          sdcard_mem2block_converter_converter_source_valid;
wire          sdcard_mem2block_converter_source_source_first;
wire          sdcard_mem2block_converter_source_source_last;
wire    [7:0] sdcard_mem2block_converter_source_source_payload_data;
wire          sdcard_mem2block_converter_source_source_ready;
wire          sdcard_mem2block_converter_source_source_valid;
reg     [8:0] sdcard_mem2block_count = 9'd0;
wire   [63:0] sdcard_mem2block_dma_base0;
wire   [31:0] sdcard_mem2block_dma_base1;
reg           sdcard_mem2block_dma_base_re = 1'd0;
reg    [63:0] sdcard_mem2block_dma_base_storage = 64'd0;
reg           sdcard_mem2block_dma_done = 1'd0;
reg           sdcard_mem2block_dma_done_re = 1'd0;
wire          sdcard_mem2block_dma_done_status;
wire          sdcard_mem2block_dma_done_we;
wire          sdcard_mem2block_dma_enable;
reg           sdcard_mem2block_dma_enable_re = 1'd0;
reg           sdcard_mem2block_dma_enable_storage = 1'd0;
reg     [3:0] sdcard_mem2block_dma_fifo_consume = 4'd0;
wire          sdcard_mem2block_dma_fifo_do_read;
wire          sdcard_mem2block_dma_fifo_fifo_in_first;
wire          sdcard_mem2block_dma_fifo_fifo_in_last;
wire   [31:0] sdcard_mem2block_dma_fifo_fifo_in_payload_data;
wire          sdcard_mem2block_dma_fifo_fifo_out_first;
wire          sdcard_mem2block_dma_fifo_fifo_out_last;
wire   [31:0] sdcard_mem2block_dma_fifo_fifo_out_payload_data;
reg     [4:0] sdcard_mem2block_dma_fifo_level = 5'd0;
reg     [3:0] sdcard_mem2block_dma_fifo_produce = 4'd0;
wire    [3:0] sdcard_mem2block_dma_fifo_rdport_adr;
wire   [33:0] sdcard_mem2block_dma_fifo_rdport_dat_r;
reg           sdcard_mem2block_dma_fifo_replace = 1'd0;
reg           sdcard_mem2block_dma_fifo_sink_first = 1'd0;
wire          sdcard_mem2block_dma_fifo_sink_last;
wire   [31:0] sdcard_mem2block_dma_fifo_sink_payload_data;
wire          sdcard_mem2block_dma_fifo_sink_ready;
reg           sdcard_mem2block_dma_fifo_sink_valid = 1'd0;
wire          sdcard_mem2block_dma_fifo_source_first;
wire          sdcard_mem2block_dma_fifo_source_last;
wire   [31:0] sdcard_mem2block_dma_fifo_source_payload_data;
wire          sdcard_mem2block_dma_fifo_source_ready;
wire          sdcard_mem2block_dma_fifo_source_valid;
wire   [33:0] sdcard_mem2block_dma_fifo_syncfifo_din;
wire   [33:0] sdcard_mem2block_dma_fifo_syncfifo_dout;
wire          sdcard_mem2block_dma_fifo_syncfifo_re;
wire          sdcard_mem2block_dma_fifo_syncfifo_readable;
wire          sdcard_mem2block_dma_fifo_syncfifo_we;
wire          sdcard_mem2block_dma_fifo_syncfifo_writable;
reg     [3:0] sdcard_mem2block_dma_fifo_wrport_adr = 4'd0;
wire   [33:0] sdcard_mem2block_dma_fifo_wrport_dat_r;
wire   [33:0] sdcard_mem2block_dma_fifo_wrport_dat_w;
wire          sdcard_mem2block_dma_fifo_wrport_we;
wire   [31:0] sdcard_mem2block_dma_length0;
wire   [31:0] sdcard_mem2block_dma_length1;
reg           sdcard_mem2block_dma_length_re = 1'd0;
reg    [31:0] sdcard_mem2block_dma_length_storage = 32'd0;
wire          sdcard_mem2block_dma_loop;
reg           sdcard_mem2block_dma_loop_re = 1'd0;
reg           sdcard_mem2block_dma_loop_storage = 1'd0;
wire   [31:0] sdcard_mem2block_dma_offset0;
reg    [31:0] sdcard_mem2block_dma_offset1 = 32'd0;
reg    [31:0] sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value = 32'd0;
reg           sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce = 1'd0;
reg           sdcard_mem2block_dma_offset_re = 1'd0;
wire   [31:0] sdcard_mem2block_dma_offset_status;
wire          sdcard_mem2block_dma_offset_we;
wire          sdcard_mem2block_dma_reset;
reg           sdcard_mem2block_dma_sink_sink_last = 1'd0;
reg    [31:0] sdcard_mem2block_dma_sink_sink_payload_address = 32'd0;
reg           sdcard_mem2block_dma_sink_sink_ready = 1'd0;
reg           sdcard_mem2block_dma_sink_sink_valid = 1'd0;
wire          sdcard_mem2block_dma_source_source_first;
wire          sdcard_mem2block_dma_source_source_last;
wire   [31:0] sdcard_mem2block_dma_source_source_payload_data;
wire          sdcard_mem2block_dma_source_source_ready;
wire          sdcard_mem2block_dma_source_source_valid;
reg           sdcard_mem2block_done_d = 1'd0;
reg     [8:0] sdcard_mem2block_fifo_consume = 9'd0;
wire          sdcard_mem2block_fifo_do_read;
wire          sdcard_mem2block_fifo_fifo_in_first;
wire          sdcard_mem2block_fifo_fifo_in_last;
wire    [7:0] sdcard_mem2block_fifo_fifo_in_payload_data;
wire          sdcard_mem2block_fifo_fifo_out_first;
wire          sdcard_mem2block_fifo_fifo_out_last;
wire    [7:0] sdcard_mem2block_fifo_fifo_out_payload_data;
reg     [9:0] sdcard_mem2block_fifo_level0 = 10'd0;
wire    [9:0] sdcard_mem2block_fifo_level1;
reg     [8:0] sdcard_mem2block_fifo_produce = 9'd0;
wire    [8:0] sdcard_mem2block_fifo_rdport_adr;
wire    [9:0] sdcard_mem2block_fifo_rdport_dat_r;
wire          sdcard_mem2block_fifo_rdport_re;
wire          sdcard_mem2block_fifo_re;
reg           sdcard_mem2block_fifo_readable = 1'd0;
reg           sdcard_mem2block_fifo_replace = 1'd0;
wire          sdcard_mem2block_fifo_sink_first;
wire          sdcard_mem2block_fifo_sink_last;
wire    [7:0] sdcard_mem2block_fifo_sink_payload_data;
wire          sdcard_mem2block_fifo_sink_ready;
wire          sdcard_mem2block_fifo_sink_valid;
wire          sdcard_mem2block_fifo_source_first;
wire          sdcard_mem2block_fifo_source_last;
wire    [7:0] sdcard_mem2block_fifo_source_payload_data;
wire          sdcard_mem2block_fifo_source_ready;
wire          sdcard_mem2block_fifo_source_valid;
wire    [9:0] sdcard_mem2block_fifo_syncfifo_din;
wire    [9:0] sdcard_mem2block_fifo_syncfifo_dout;
wire          sdcard_mem2block_fifo_syncfifo_re;
wire          sdcard_mem2block_fifo_syncfifo_readable;
wire          sdcard_mem2block_fifo_syncfifo_we;
wire          sdcard_mem2block_fifo_syncfifo_writable;
reg     [8:0] sdcard_mem2block_fifo_wrport_adr = 9'd0;
wire    [9:0] sdcard_mem2block_fifo_wrport_dat_r;
wire    [9:0] sdcard_mem2block_fifo_wrport_dat_w;
wire          sdcard_mem2block_fifo_wrport_we;
reg           sdcard_mem2block_irq = 1'd0;
wire          sdcard_mem2block_source_source_first;
reg           sdcard_mem2block_source_source_last = 1'd0;
wire    [7:0] sdcard_mem2block_source_source_payload_data;
wire          sdcard_mem2block_source_source_ready;
wire          sdcard_mem2block_source_source_valid;
wire          sdpads_clk;
wire          sdpads_cmd_i;
wire          sdpads_cmd_o;
wire          sdpads_cmd_oe;
wire    [3:0] sdpads_data_i;
wire          sdpads_data_i_ce;
wire    [3:0] sdpads_data_o;
wire          sdpads_data_oe;
(* keep = "true" *)
wire          sys_clk;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_soclinux_reset = (main_soclinux_soc_rst | main_soclinux_cpu_rst);
assign main_bus_bus_adr = main_hyperram_bus_adr;
assign main_bus_bus_dat_w = main_hyperram_bus_dat_w;
assign main_hyperram_bus_dat_r = main_bus_bus_dat_r;
assign main_bus_bus_sel = main_hyperram_bus_sel;
assign main_bus_bus_cyc = main_hyperram_bus_cyc;
assign main_bus_bus_stb = main_hyperram_bus_stb;
assign main_hyperram_bus_ack = main_bus_bus_ack;
assign main_bus_bus_we = main_hyperram_bus_we;
assign main_bus_bus_cti = main_hyperram_bus_cti;
assign main_bus_bus_bte = main_hyperram_bus_bte;
assign main_hyperram_bus_err = main_bus_bus_err;
assign sdcard_block2mem_sink_sink_valid0 = sdcard_core_source_source_valid0;
assign sdcard_core_source_source_ready0 = sdcard_block2mem_sink_sink_ready0;
assign sdcard_block2mem_sink_sink_first = sdcard_core_source_source_first0;
assign sdcard_block2mem_sink_sink_last0 = sdcard_core_source_source_last0;
assign sdcard_block2mem_sink_sink_payload_data0 = sdcard_core_source_source_payload_data0;
assign sdcard_core_sink_sink_valid0 = sdcard_mem2block_source_source_valid;
assign sdcard_mem2block_source_source_ready = sdcard_core_sink_sink_ready0;
assign sdcard_core_sink_sink_first0 = sdcard_mem2block_source_source_first;
assign sdcard_core_sink_sink_last0 = sdcard_mem2block_source_source_last;
assign sdcard_core_sink_sink_payload_data0 = sdcard_mem2block_source_source_payload_data;
assign block2mem_dma_trigger = sdcard_block2mem_irq;
assign mem2block_dma_trigger = sdcard_mem2block_irq;
assign card_detect_trigger = card_detect_irq;
assign cmd_done_trigger = sdcard_core_csrfield_done0;
assign main_soclinux_bus_error = builder_error;
always @(*) begin
    main_soclinux_interrupt <= 32'd0;
    main_soclinux_interrupt[3] <= sdcard_irq_irq;
    main_soclinux_interrupt[2] <= main_soclinux_timer_irq;
    main_soclinux_interrupt[1] <= main_soclinux_uart_irq;
end
assign main_crg_reset = ((~main_crg_rst_n) | (~user_btn_n0));
assign main_crg_clkin = clk10;
assign sys_clk = main_crg_clkout;
assign main_crg_locked = (builder_gatematepll_locked_s1 & (~main_crg_reset));
assign main_soclinux_spiflash_core_litespimmap_bus_dat_w = main_soclinux_adapted_interface_dat_w;
assign main_soclinux_adapted_interface_dat_r = main_soclinux_spiflash_core_litespimmap_bus_dat_r;
assign main_soclinux_spiflash_core_litespimmap_bus_sel = main_soclinux_adapted_interface_sel;
assign main_soclinux_spiflash_core_litespimmap_bus_cyc = main_soclinux_adapted_interface_cyc;
assign main_soclinux_spiflash_core_litespimmap_bus_stb = main_soclinux_adapted_interface_stb;
assign main_soclinux_adapted_interface_ack = main_soclinux_spiflash_core_litespimmap_bus_ack;
assign main_soclinux_spiflash_core_litespimmap_bus_we = main_soclinux_adapted_interface_we;
assign main_soclinux_spiflash_core_litespimmap_bus_cti = main_soclinux_adapted_interface_cti;
assign main_soclinux_spiflash_core_litespimmap_bus_bte = main_soclinux_adapted_interface_bte;
assign main_soclinux_adapted_interface_err = main_soclinux_spiflash_core_litespimmap_bus_err;
always @(*) begin
    main_soclinux_spiflash_core_litespimmap_bus_adr <= 30'd0;
    main_soclinux_spiflash_core_litespimmap_bus_adr <= main_soclinux_adapted_interface_adr;
    main_soclinux_spiflash_core_litespimmap_bus_adr <= (main_soclinux_adapted_interface_adr - 22'd2097152);
end
assign builder_shared_adr = builder_self0;
assign builder_shared_dat_w = builder_self1;
assign builder_shared_sel = builder_self2;
assign builder_shared_cyc = builder_self3;
assign builder_shared_stb = builder_self4;
assign builder_shared_we = builder_self5;
assign builder_shared_cti = builder_self6;
assign builder_shared_bte = builder_self7;
assign main_soclinux_pbus_dat_r = builder_shared_dat_r;
assign interface0_bus_dat_r = builder_shared_dat_r;
assign interface1_bus_dat_r = builder_shared_dat_r;
assign main_soclinux_pbus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign interface0_bus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign interface1_bus_ack = (builder_shared_ack & (builder_grant == 2'd2));
assign main_soclinux_pbus_err = (builder_shared_err & (builder_grant == 1'd0));
assign interface0_bus_err = (builder_shared_err & (builder_grant == 1'd1));
assign interface1_bus_err = (builder_shared_err & (builder_grant == 2'd2));
assign builder_request = {interface1_bus_cyc, interface0_bus_cyc, main_soclinux_pbus_cyc};
always @(*) begin
    builder_slave_sel <= 7'd0;
    builder_slave_sel[0] <= (builder_shared_adr[31:20] == 10'd963);
    builder_slave_sel[1] <= (builder_shared_adr[31:14] == 16'd61441);
    builder_slave_sel[2] <= (builder_shared_adr[31:14] == 1'd0);
    builder_slave_sel[3] <= (builder_shared_adr[31:11] == 16'd32768);
    builder_slave_sel[4] <= (builder_shared_adr[31:21] == 8'd128);
    builder_slave_sel[5] <= (builder_shared_adr[31:21] == 1'd1);
    builder_slave_sel[6] <= (builder_shared_adr[31:14] == 16'd61440);
end
assign main_soclinux_plicbus_adr = builder_shared_adr;
assign main_soclinux_plicbus_dat_w = builder_shared_dat_w;
assign main_soclinux_plicbus_sel = builder_shared_sel;
assign main_soclinux_plicbus_stb = builder_shared_stb;
assign main_soclinux_plicbus_we = builder_shared_we;
assign main_soclinux_plicbus_cti = builder_shared_cti;
assign main_soclinux_plicbus_bte = builder_shared_bte;
assign main_soclinux_clintbus_adr = builder_shared_adr;
assign main_soclinux_clintbus_dat_w = builder_shared_dat_w;
assign main_soclinux_clintbus_sel = builder_shared_sel;
assign main_soclinux_clintbus_stb = builder_shared_stb;
assign main_soclinux_clintbus_we = builder_shared_we;
assign main_soclinux_clintbus_cti = builder_shared_cti;
assign main_soclinux_clintbus_bte = builder_shared_bte;
assign main_soclinux_soclinux_ram_bus_adr = builder_shared_adr;
assign main_soclinux_soclinux_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_soclinux_ram_bus_sel = builder_shared_sel;
assign main_soclinux_soclinux_ram_bus_stb = builder_shared_stb;
assign main_soclinux_soclinux_ram_bus_we = builder_shared_we;
assign main_soclinux_soclinux_ram_bus_cti = builder_shared_cti;
assign main_soclinux_soclinux_ram_bus_bte = builder_shared_bte;
assign main_soclinux_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_soclinux_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_soclinux_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_soclinux_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_soclinux_ram_bus_ram_bus_we = builder_shared_we;
assign main_soclinux_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_soclinux_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_hyperram_bus_adr = builder_shared_adr;
assign main_hyperram_bus_dat_w = builder_shared_dat_w;
assign main_hyperram_bus_sel = builder_shared_sel;
assign main_hyperram_bus_stb = builder_shared_stb;
assign main_hyperram_bus_we = builder_shared_we;
assign main_hyperram_bus_cti = builder_shared_cti;
assign main_hyperram_bus_bte = builder_shared_bte;
assign main_soclinux_adapted_interface_adr = builder_shared_adr;
assign main_soclinux_adapted_interface_dat_w = builder_shared_dat_w;
assign main_soclinux_adapted_interface_sel = builder_shared_sel;
assign main_soclinux_adapted_interface_stb = builder_shared_stb;
assign main_soclinux_adapted_interface_we = builder_shared_we;
assign main_soclinux_adapted_interface_cti = builder_shared_cti;
assign main_soclinux_adapted_interface_bte = builder_shared_bte;
assign builder_interface0_adr = builder_shared_adr;
assign builder_interface0_dat_w = builder_shared_dat_w;
assign builder_interface0_sel = builder_shared_sel;
assign builder_interface0_stb = builder_shared_stb;
assign builder_interface0_we = builder_shared_we;
assign builder_interface0_cti = builder_shared_cti;
assign builder_interface0_bte = builder_shared_bte;
assign main_soclinux_plicbus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_soclinux_clintbus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign main_soclinux_soclinux_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign main_soclinux_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign main_hyperram_bus_cyc = (builder_shared_cyc & builder_slave_sel[4]);
assign main_soclinux_adapted_interface_cyc = (builder_shared_cyc & builder_slave_sel[5]);
assign builder_interface0_cyc = (builder_shared_cyc & builder_slave_sel[6]);
assign builder_shared_err = ((((((main_soclinux_plicbus_err | main_soclinux_clintbus_err) | main_soclinux_soclinux_ram_bus_err) | main_soclinux_ram_bus_ram_bus_err) | main_hyperram_bus_err) | main_soclinux_adapted_interface_err) | builder_interface0_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= ((((((main_soclinux_plicbus_ack | main_soclinux_clintbus_ack) | main_soclinux_soclinux_ram_bus_ack) | main_soclinux_ram_bus_ram_bus_ack) | main_hyperram_bus_ack) | main_soclinux_adapted_interface_ack) | builder_interface0_ack);
    builder_shared_dat_r <= ((((((({32{builder_slave_sel_r[0]}} & main_soclinux_plicbus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_soclinux_clintbus_dat_r)) | ({32{builder_slave_sel_r[2]}} & main_soclinux_soclinux_ram_bus_dat_r)) | ({32{builder_slave_sel_r[3]}} & main_soclinux_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[4]}} & main_hyperram_bus_dat_r)) | ({32{builder_slave_sel_r[5]}} & main_soclinux_adapted_interface_dat_r)) | ({32{builder_slave_sel_r[6]}} & builder_interface0_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_soclinux_bus_errors_status = main_soclinux_bus_errors;
assign main_soclinux_soclinux_adr = main_soclinux_soclinux_ram_bus_adr[13:0];
assign main_soclinux_soclinux_ram_bus_dat_r = main_soclinux_soclinux_dat_r;
always @(*) begin
    main_soclinux_ram_we <= 4'd0;
    main_soclinux_ram_we[0] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[0]);
    main_soclinux_ram_we[1] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[1]);
    main_soclinux_ram_we[2] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[2]);
    main_soclinux_ram_we[3] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[3]);
end
assign main_soclinux_ram_adr = main_soclinux_ram_bus_ram_bus_adr[10:0];
assign main_soclinux_ram_bus_ram_bus_dat_r = main_soclinux_ram_dat_r;
assign main_soclinux_ram_dat_w = main_soclinux_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_rs232phytx_next_state <= 1'd0;
    main_soclinux_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_soclinux_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_soclinux_tx_enable <= 1'd0;
    main_soclinux_tx_sink_ready <= 1'd0;
    main_soclinux_usb_uart_tx_rs232phytx_next_value1 <= 1'd0;
    main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1 <= 1'd0;
    builder_rs232phytx_next_state <= builder_rs232phytx_state;
    case (builder_rs232phytx_state)
        1'd1: begin
            main_soclinux_tx_enable <= 1'd1;
            if (main_soclinux_tx_tick) begin
                main_soclinux_usb_uart_tx_rs232phytx_next_value1 <= main_soclinux_tx_data[0];
                main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_count_rs232phytx_next_value0 <= (main_soclinux_tx_count + 1'd1);
                main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= {1'd1, main_soclinux_tx_data[7:1]};
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_soclinux_tx_count == 4'd9)) begin
                    main_soclinux_tx_sink_ready <= 1'd1;
                    builder_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_soclinux_usb_uart_tx_rs232phytx_next_value1 <= 1'd1;
            main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_soclinux_tx_sink_valid) begin
                main_soclinux_usb_uart_tx_rs232phytx_next_value1 <= 1'd0;
                main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= main_soclinux_tx_sink_payload_data;
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_rs232phyrx_next_state <= 1'd0;
    main_soclinux_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_soclinux_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_soclinux_rx_enable <= 1'd0;
    main_soclinux_rx_source_payload_data <= 8'd0;
    main_soclinux_rx_source_valid <= 1'd0;
    builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
    case (builder_rs232phyrx_state)
        1'd1: begin
            main_soclinux_rx_enable <= 1'd1;
            if (main_soclinux_rx_tick) begin
                main_soclinux_rx_count_rs232phyrx_next_value0 <= (main_soclinux_rx_count + 1'd1);
                main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_soclinux_rx_data_rs232phyrx_next_value1 <= {main_soclinux_rx_rx, main_soclinux_rx_data[7:1]};
                main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_soclinux_rx_count == 4'd9)) begin
                    main_soclinux_rx_source_valid <= (main_soclinux_rx_rx == 1'd1);
                    main_soclinux_rx_source_payload_data <= main_soclinux_rx_data;
                    builder_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_soclinux_rx_rx == 1'd0) & (main_soclinux_rx_rx_d == 1'd1))) begin
                builder_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_soclinux_uart_uart_sink_valid = main_soclinux_rx_source_valid;
assign main_soclinux_rx_source_ready = main_soclinux_uart_uart_sink_ready;
assign main_soclinux_uart_uart_sink_first = main_soclinux_rx_source_first;
assign main_soclinux_uart_uart_sink_last = main_soclinux_rx_source_last;
assign main_soclinux_uart_uart_sink_payload_data = main_soclinux_rx_source_payload_data;
assign main_soclinux_tx_sink_valid = main_soclinux_uart_uart_source_valid;
assign main_soclinux_uart_uart_source_ready = main_soclinux_tx_sink_ready;
assign main_soclinux_tx_sink_first = main_soclinux_uart_uart_source_first;
assign main_soclinux_tx_sink_last = main_soclinux_uart_uart_source_last;
assign main_soclinux_tx_sink_payload_data = main_soclinux_uart_uart_source_payload_data;
assign main_soclinux_uart_tx_fifo_sink_valid = main_soclinux_uart_rxtx_re;
assign main_soclinux_uart_tx_fifo_sink_payload_data = main_soclinux_uart_rxtx_r;
assign main_soclinux_uart_uart_source_valid = main_soclinux_uart_tx_fifo_source_valid;
assign main_soclinux_uart_tx_fifo_source_ready = main_soclinux_uart_uart_source_ready;
assign main_soclinux_uart_uart_source_first = main_soclinux_uart_tx_fifo_source_first;
assign main_soclinux_uart_uart_source_last = main_soclinux_uart_tx_fifo_source_last;
assign main_soclinux_uart_uart_source_payload_data = main_soclinux_uart_tx_fifo_source_payload_data;
assign main_soclinux_uart_txfull_status = (~main_soclinux_uart_tx_fifo_sink_ready);
assign main_soclinux_uart_txempty_status = (~main_soclinux_uart_tx_fifo_source_valid);
assign main_soclinux_uart_tx_trigger = main_soclinux_uart_tx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_valid = main_soclinux_uart_uart_sink_valid;
assign main_soclinux_uart_uart_sink_ready = main_soclinux_uart_rx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_first = main_soclinux_uart_uart_sink_first;
assign main_soclinux_uart_rx_fifo_sink_last = main_soclinux_uart_uart_sink_last;
assign main_soclinux_uart_rx_fifo_sink_payload_data = main_soclinux_uart_uart_sink_payload_data;
assign main_soclinux_uart_rxtx_w = main_soclinux_uart_rx_fifo_source_payload_data;
assign main_soclinux_uart_rx_fifo_source_ready = (main_soclinux_uart_rx_clear | (1'd0 & main_soclinux_uart_rxtx_we));
assign main_soclinux_uart_rxempty_status = (~main_soclinux_uart_rx_fifo_source_valid);
assign main_soclinux_uart_rxfull_status = (~main_soclinux_uart_rx_fifo_sink_ready);
assign main_soclinux_uart_rx_trigger = main_soclinux_uart_rx_fifo_source_valid;
assign main_soclinux_uart_tx0 = main_soclinux_uart_tx_status;
assign main_soclinux_uart_tx1 = main_soclinux_uart_tx_pending;
always @(*) begin
    main_soclinux_uart_tx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[0])) begin
        main_soclinux_uart_tx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_rx0 = main_soclinux_uart_rx_status;
assign main_soclinux_uart_rx1 = main_soclinux_uart_rx_pending;
always @(*) begin
    main_soclinux_uart_rx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[1])) begin
        main_soclinux_uart_rx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_irq = ((main_soclinux_uart_pending_status[0] & main_soclinux_uart_enable_storage[0]) | (main_soclinux_uart_pending_status[1] & main_soclinux_uart_enable_storage[1]));
assign main_soclinux_uart_tx_status = main_soclinux_uart_tx_trigger;
assign main_soclinux_uart_rx_status = main_soclinux_uart_rx_trigger;
assign main_soclinux_uart_tx_fifo_syncfifo_din = {main_soclinux_uart_tx_fifo_fifo_in_last, main_soclinux_uart_tx_fifo_fifo_in_first, main_soclinux_uart_tx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_tx_fifo_fifo_out_last, main_soclinux_uart_tx_fifo_fifo_out_first, main_soclinux_uart_tx_fifo_fifo_out_payload_data} = main_soclinux_uart_tx_fifo_syncfifo_dout;
assign main_soclinux_uart_tx_fifo_sink_ready = main_soclinux_uart_tx_fifo_syncfifo_writable;
assign main_soclinux_uart_tx_fifo_syncfifo_we = main_soclinux_uart_tx_fifo_sink_valid;
assign main_soclinux_uart_tx_fifo_fifo_in_first = main_soclinux_uart_tx_fifo_sink_first;
assign main_soclinux_uart_tx_fifo_fifo_in_last = main_soclinux_uart_tx_fifo_sink_last;
assign main_soclinux_uart_tx_fifo_fifo_in_payload_data = main_soclinux_uart_tx_fifo_sink_payload_data;
assign main_soclinux_uart_tx_fifo_source_valid = main_soclinux_uart_tx_fifo_readable;
assign main_soclinux_uart_tx_fifo_source_first = main_soclinux_uart_tx_fifo_fifo_out_first;
assign main_soclinux_uart_tx_fifo_source_last = main_soclinux_uart_tx_fifo_fifo_out_last;
assign main_soclinux_uart_tx_fifo_source_payload_data = main_soclinux_uart_tx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_tx_fifo_re = main_soclinux_uart_tx_fifo_source_ready;
assign main_soclinux_uart_tx_fifo_syncfifo_re = (main_soclinux_uart_tx_fifo_syncfifo_readable & ((~main_soclinux_uart_tx_fifo_readable) | main_soclinux_uart_tx_fifo_re));
assign main_soclinux_uart_tx_fifo_level1 = (main_soclinux_uart_tx_fifo_level0 + main_soclinux_uart_tx_fifo_readable);
always @(*) begin
    main_soclinux_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_tx_fifo_replace) begin
        main_soclinux_uart_tx_fifo_wrport_adr <= (main_soclinux_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_tx_fifo_wrport_adr <= main_soclinux_uart_tx_fifo_produce;
    end
end
assign main_soclinux_uart_tx_fifo_wrport_dat_w = main_soclinux_uart_tx_fifo_syncfifo_din;
assign main_soclinux_uart_tx_fifo_wrport_we = (main_soclinux_uart_tx_fifo_syncfifo_we & (main_soclinux_uart_tx_fifo_syncfifo_writable | main_soclinux_uart_tx_fifo_replace));
assign main_soclinux_uart_tx_fifo_do_read = (main_soclinux_uart_tx_fifo_syncfifo_readable & main_soclinux_uart_tx_fifo_syncfifo_re);
assign main_soclinux_uart_tx_fifo_rdport_adr = main_soclinux_uart_tx_fifo_consume;
assign main_soclinux_uart_tx_fifo_syncfifo_dout = main_soclinux_uart_tx_fifo_rdport_dat_r;
assign main_soclinux_uart_tx_fifo_rdport_re = main_soclinux_uart_tx_fifo_do_read;
assign main_soclinux_uart_tx_fifo_syncfifo_writable = (main_soclinux_uart_tx_fifo_level0 != 5'd16);
assign main_soclinux_uart_tx_fifo_syncfifo_readable = (main_soclinux_uart_tx_fifo_level0 != 1'd0);
assign main_soclinux_uart_rx_fifo_syncfifo_din = {main_soclinux_uart_rx_fifo_fifo_in_last, main_soclinux_uart_rx_fifo_fifo_in_first, main_soclinux_uart_rx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_rx_fifo_fifo_out_last, main_soclinux_uart_rx_fifo_fifo_out_first, main_soclinux_uart_rx_fifo_fifo_out_payload_data} = main_soclinux_uart_rx_fifo_syncfifo_dout;
assign main_soclinux_uart_rx_fifo_sink_ready = main_soclinux_uart_rx_fifo_syncfifo_writable;
assign main_soclinux_uart_rx_fifo_syncfifo_we = main_soclinux_uart_rx_fifo_sink_valid;
assign main_soclinux_uart_rx_fifo_fifo_in_first = main_soclinux_uart_rx_fifo_sink_first;
assign main_soclinux_uart_rx_fifo_fifo_in_last = main_soclinux_uart_rx_fifo_sink_last;
assign main_soclinux_uart_rx_fifo_fifo_in_payload_data = main_soclinux_uart_rx_fifo_sink_payload_data;
assign main_soclinux_uart_rx_fifo_source_valid = main_soclinux_uart_rx_fifo_readable;
assign main_soclinux_uart_rx_fifo_source_first = main_soclinux_uart_rx_fifo_fifo_out_first;
assign main_soclinux_uart_rx_fifo_source_last = main_soclinux_uart_rx_fifo_fifo_out_last;
assign main_soclinux_uart_rx_fifo_source_payload_data = main_soclinux_uart_rx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_rx_fifo_re = main_soclinux_uart_rx_fifo_source_ready;
assign main_soclinux_uart_rx_fifo_syncfifo_re = (main_soclinux_uart_rx_fifo_syncfifo_readable & ((~main_soclinux_uart_rx_fifo_readable) | main_soclinux_uart_rx_fifo_re));
assign main_soclinux_uart_rx_fifo_level1 = (main_soclinux_uart_rx_fifo_level0 + main_soclinux_uart_rx_fifo_readable);
always @(*) begin
    main_soclinux_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_rx_fifo_replace) begin
        main_soclinux_uart_rx_fifo_wrport_adr <= (main_soclinux_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_rx_fifo_wrport_adr <= main_soclinux_uart_rx_fifo_produce;
    end
end
assign main_soclinux_uart_rx_fifo_wrport_dat_w = main_soclinux_uart_rx_fifo_syncfifo_din;
assign main_soclinux_uart_rx_fifo_wrport_we = (main_soclinux_uart_rx_fifo_syncfifo_we & (main_soclinux_uart_rx_fifo_syncfifo_writable | main_soclinux_uart_rx_fifo_replace));
assign main_soclinux_uart_rx_fifo_do_read = (main_soclinux_uart_rx_fifo_syncfifo_readable & main_soclinux_uart_rx_fifo_syncfifo_re);
assign main_soclinux_uart_rx_fifo_rdport_adr = main_soclinux_uart_rx_fifo_consume;
assign main_soclinux_uart_rx_fifo_syncfifo_dout = main_soclinux_uart_rx_fifo_rdport_dat_r;
assign main_soclinux_uart_rx_fifo_rdport_re = main_soclinux_uart_rx_fifo_do_read;
assign main_soclinux_uart_rx_fifo_syncfifo_writable = (main_soclinux_uart_rx_fifo_level0 != 5'd16);
assign main_soclinux_uart_rx_fifo_syncfifo_readable = (main_soclinux_uart_rx_fifo_level0 != 1'd0);
assign main_soclinux_timer_zero_trigger = (main_soclinux_timer_value == 1'd0);
assign main_soclinux_timer_zero0 = main_soclinux_timer_zero_status;
assign main_soclinux_timer_zero1 = main_soclinux_timer_zero_pending;
always @(*) begin
    main_soclinux_timer_zero_clear <= 1'd0;
    if ((main_soclinux_timer_pending_re & main_soclinux_timer_pending_r)) begin
        main_soclinux_timer_zero_clear <= 1'd1;
    end
end
assign main_soclinux_timer_irq = (main_soclinux_timer_pending_status & main_soclinux_timer_enable_storage);
assign main_soclinux_timer_zero_status = main_soclinux_timer_zero_trigger;
assign main_core_bus_adr0 = main_bus_bus_adr;
assign main_core_bus_dat_w0 = main_bus_bus_dat_w;
assign main_bus_bus_dat_r = main_core_bus_dat_r;
assign main_core_bus_sel0 = main_bus_bus_sel;
assign main_core_bus_cyc = main_bus_bus_cyc;
assign main_core_bus_stb = main_bus_bus_stb;
assign main_bus_bus_ack = main_core_bus_ack;
assign main_core_bus_we0 = main_bus_bus_we;
assign main_core_bus_cti0 = main_bus_bus_cti;
assign main_core_bus_bte = main_bus_bus_bte;
assign main_bus_bus_err = main_core_bus_err;
assign main_core_rst = main_hyperram_rst;
assign main_core_latency = main_hyperram_latency;
assign main_hyperramsdrphy_rise = (main_hyperramsdrphy_phase == 2'd3);
assign main_hyperramsdrphy_fall = (main_hyperramsdrphy_phase == 1'd1);
always @(*) begin
    hyperram_clk <= 1'd0;
    case (main_hyperramsdrphy_phase)
        1'd0: begin
            hyperram_clk <= 1'd0;
        end
        1'd1: begin
            hyperram_clk <= 1'd1;
        end
        2'd2: begin
            hyperram_clk <= 1'd1;
        end
        2'd3: begin
            hyperram_clk <= 1'd0;
        end
    endcase
end
always @(*) begin
    builder_hyperram_clockdomainsrenamer_next_state <= 2'd0;
    main_hyperramsdrphy_ios_clk <= 1'd0;
    main_hyperramsdrphy_ios_cs_n <= 1'd0;
    main_hyperramsdrphy_ios_dq_o <= 8'd0;
    main_hyperramsdrphy_ios_dq_oe <= 1'd0;
    main_hyperramsdrphy_ios_rwds_o <= 1'd0;
    main_hyperramsdrphy_ios_rwds_oe <= 1'd0;
    main_hyperramsdrphy_sink_ready <= 1'd0;
    main_hyperramsdrphy_source_last <= 1'd0;
    main_hyperramsdrphy_source_payload_dq <= 8'd0;
    main_hyperramsdrphy_source_valid <= 1'd0;
    if ((main_hyperramsdrphy_sink_valid & main_hyperramsdrphy_sink_payload_dat_r)) begin
        if ((main_hyperramsdrphy_ios_rwds_i ^ main_hyperramsdrphy_rwds_i_d)) begin
            main_hyperramsdrphy_source_valid <= 1'd1;
            main_hyperramsdrphy_source_payload_dq <= main_hyperramsdrphy_ios_dq_i;
        end
    end
    builder_hyperram_clockdomainsrenamer_next_state <= builder_hyperram_clockdomainsrenamer_state;
    case (builder_hyperram_clockdomainsrenamer_state)
        1'd1: begin
            if (main_hyperramsdrphy_sink_valid) begin
                main_hyperramsdrphy_ios_clk <= 1'd1;
                main_hyperramsdrphy_ios_dq_o <= main_hyperramsdrphy_sink_payload_dq;
                main_hyperramsdrphy_ios_dq_oe <= main_hyperramsdrphy_sink_payload_dq_oe;
                main_hyperramsdrphy_ios_rwds_o <= main_hyperramsdrphy_sink_payload_rwds;
                main_hyperramsdrphy_ios_rwds_oe <= main_hyperramsdrphy_sink_payload_rwds_oe;
                if ((main_hyperramsdrphy_rise | main_hyperramsdrphy_fall)) begin
                    main_hyperramsdrphy_sink_ready <= 1'd1;
                end
            end else begin
                builder_hyperram_clockdomainsrenamer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_hyperramsdrphy_source_valid <= 1'd1;
            main_hyperramsdrphy_source_last <= 1'd1;
            if (main_hyperramsdrphy_source_ready) begin
                builder_hyperram_clockdomainsrenamer_next_state <= 1'd0;
            end
        end
        default: begin
            main_hyperramsdrphy_ios_cs_n <= 1'd1;
            if ((main_hyperramsdrphy_sink_valid & main_hyperramsdrphy_rise)) begin
                builder_hyperram_clockdomainsrenamer_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_syncfifo0_syncfifo0_din = {main_syncfifo0_fifo_in_last, main_syncfifo0_fifo_in_first, main_syncfifo0_fifo_in_payload_rwds_oe, main_syncfifo0_fifo_in_payload_rwds, main_syncfifo0_fifo_in_payload_dq_oe, main_syncfifo0_fifo_in_payload_dq, main_syncfifo0_fifo_in_payload_dat_r, main_syncfifo0_fifo_in_payload_dat_w, main_syncfifo0_fifo_in_payload_cmd};
assign {main_syncfifo0_fifo_out_last, main_syncfifo0_fifo_out_first, main_syncfifo0_fifo_out_payload_rwds_oe, main_syncfifo0_fifo_out_payload_rwds, main_syncfifo0_fifo_out_payload_dq_oe, main_syncfifo0_fifo_out_payload_dq, main_syncfifo0_fifo_out_payload_dat_r, main_syncfifo0_fifo_out_payload_dat_w, main_syncfifo0_fifo_out_payload_cmd} = main_syncfifo0_syncfifo0_dout;
assign main_syncfifo0_sink_ready = main_syncfifo0_syncfifo0_writable;
assign main_syncfifo0_syncfifo0_we = main_syncfifo0_sink_valid;
assign main_syncfifo0_fifo_in_first = main_syncfifo0_sink_first;
assign main_syncfifo0_fifo_in_last = main_syncfifo0_sink_last;
assign main_syncfifo0_fifo_in_payload_cmd = main_syncfifo0_sink_payload_cmd;
assign main_syncfifo0_fifo_in_payload_dat_w = main_syncfifo0_sink_payload_dat_w;
assign main_syncfifo0_fifo_in_payload_dat_r = main_syncfifo0_sink_payload_dat_r;
assign main_syncfifo0_fifo_in_payload_dq = main_syncfifo0_sink_payload_dq;
assign main_syncfifo0_fifo_in_payload_dq_oe = main_syncfifo0_sink_payload_dq_oe;
assign main_syncfifo0_fifo_in_payload_rwds = main_syncfifo0_sink_payload_rwds;
assign main_syncfifo0_fifo_in_payload_rwds_oe = main_syncfifo0_sink_payload_rwds_oe;
assign main_syncfifo0_source_valid = main_syncfifo0_syncfifo0_readable;
assign main_syncfifo0_source_first = main_syncfifo0_fifo_out_first;
assign main_syncfifo0_source_last = main_syncfifo0_fifo_out_last;
assign main_syncfifo0_source_payload_cmd = main_syncfifo0_fifo_out_payload_cmd;
assign main_syncfifo0_source_payload_dat_w = main_syncfifo0_fifo_out_payload_dat_w;
assign main_syncfifo0_source_payload_dat_r = main_syncfifo0_fifo_out_payload_dat_r;
assign main_syncfifo0_source_payload_dq = main_syncfifo0_fifo_out_payload_dq;
assign main_syncfifo0_source_payload_dq_oe = main_syncfifo0_fifo_out_payload_dq_oe;
assign main_syncfifo0_source_payload_rwds = main_syncfifo0_fifo_out_payload_rwds;
assign main_syncfifo0_source_payload_rwds_oe = main_syncfifo0_fifo_out_payload_rwds_oe;
assign main_syncfifo0_syncfifo0_re = main_syncfifo0_source_ready;
always @(*) begin
    main_syncfifo0_wrport_adr <= 2'd0;
    if (main_syncfifo0_replace) begin
        main_syncfifo0_wrport_adr <= (main_syncfifo0_produce - 1'd1);
    end else begin
        main_syncfifo0_wrport_adr <= main_syncfifo0_produce;
    end
end
assign main_syncfifo0_wrport_dat_w = main_syncfifo0_syncfifo0_din;
assign main_syncfifo0_wrport_we = (main_syncfifo0_syncfifo0_we & (main_syncfifo0_syncfifo0_writable | main_syncfifo0_replace));
assign main_syncfifo0_do_read = (main_syncfifo0_syncfifo0_readable & main_syncfifo0_syncfifo0_re);
assign main_syncfifo0_rdport_adr = main_syncfifo0_consume;
assign main_syncfifo0_syncfifo0_dout = main_syncfifo0_rdport_dat_r;
assign main_syncfifo0_syncfifo0_writable = (main_syncfifo0_level != 3'd4);
assign main_syncfifo0_syncfifo0_readable = (main_syncfifo0_level != 1'd0);
assign main_syncfifo1_syncfifo1_din = {main_syncfifo1_fifo_in_last, main_syncfifo1_fifo_in_first, main_syncfifo1_fifo_in_payload_dq};
assign {main_syncfifo1_fifo_out_last, main_syncfifo1_fifo_out_first, main_syncfifo1_fifo_out_payload_dq} = main_syncfifo1_syncfifo1_dout;
assign main_syncfifo1_sink_ready = main_syncfifo1_syncfifo1_writable;
assign main_syncfifo1_syncfifo1_we = main_syncfifo1_sink_valid;
assign main_syncfifo1_fifo_in_first = main_syncfifo1_sink_first;
assign main_syncfifo1_fifo_in_last = main_syncfifo1_sink_last;
assign main_syncfifo1_fifo_in_payload_dq = main_syncfifo1_sink_payload_dq;
assign main_syncfifo1_source_valid = main_syncfifo1_syncfifo1_readable;
assign main_syncfifo1_source_first = main_syncfifo1_fifo_out_first;
assign main_syncfifo1_source_last = main_syncfifo1_fifo_out_last;
assign main_syncfifo1_source_payload_dq = main_syncfifo1_fifo_out_payload_dq;
assign main_syncfifo1_syncfifo1_re = main_syncfifo1_source_ready;
always @(*) begin
    main_syncfifo1_wrport_adr <= 2'd0;
    if (main_syncfifo1_replace) begin
        main_syncfifo1_wrport_adr <= (main_syncfifo1_produce - 1'd1);
    end else begin
        main_syncfifo1_wrport_adr <= main_syncfifo1_produce;
    end
end
assign main_syncfifo1_wrport_dat_w = main_syncfifo1_syncfifo1_din;
assign main_syncfifo1_wrport_we = (main_syncfifo1_syncfifo1_we & (main_syncfifo1_syncfifo1_writable | main_syncfifo1_replace));
assign main_syncfifo1_do_read = (main_syncfifo1_syncfifo1_readable & main_syncfifo1_syncfifo1_re);
assign main_syncfifo1_rdport_adr = main_syncfifo1_consume;
assign main_syncfifo1_syncfifo1_dout = main_syncfifo1_rdport_dat_r;
assign main_syncfifo1_syncfifo1_writable = (main_syncfifo1_level != 3'd4);
assign main_syncfifo1_syncfifo1_readable = (main_syncfifo1_level != 1'd0);
assign main_tx_cdc_source_valid = main_tx_cdc_sink_valid;
assign main_tx_cdc_sink_ready = main_tx_cdc_source_ready;
assign main_tx_cdc_source_first = main_tx_cdc_sink_first;
assign main_tx_cdc_source_last = main_tx_cdc_sink_last;
assign main_tx_cdc_source_payload_cmd = main_tx_cdc_sink_payload_cmd;
assign main_tx_cdc_source_payload_dat_w = main_tx_cdc_sink_payload_dat_w;
assign main_tx_cdc_source_payload_dat_r = main_tx_cdc_sink_payload_dat_r;
assign main_tx_cdc_source_payload_dq = main_tx_cdc_sink_payload_dq;
assign main_tx_cdc_source_payload_dq_oe = main_tx_cdc_sink_payload_dq_oe;
assign main_tx_cdc_source_payload_rwds = main_tx_cdc_sink_payload_rwds;
assign main_tx_cdc_source_payload_rwds_oe = main_tx_cdc_sink_payload_rwds_oe;
assign main_rx_cdc_source_valid = main_rx_cdc_sink_valid;
assign main_rx_cdc_sink_ready = main_rx_cdc_source_ready;
assign main_rx_cdc_source_first = main_rx_cdc_sink_first;
assign main_rx_cdc_source_last = main_rx_cdc_sink_last;
assign main_rx_cdc_source_payload_dq = main_rx_cdc_sink_payload_dq;
assign main_hyperramsdrphy_ios_rst_n = (~main_core_rst);
always @(*) begin
    main_core_dat_rx_conv_sink_first <= 1'd0;
    main_core_dat_rx_conv_sink_last <= 1'd0;
    main_core_dat_rx_conv_sink_payload_dq <= 8'd0;
    main_core_dat_rx_conv_sink_valid <= 1'd0;
    main_core_reg_rx_conv_sink_first <= 1'd0;
    main_core_reg_rx_conv_sink_last <= 1'd0;
    main_core_reg_rx_conv_sink_payload_dq <= 8'd0;
    main_core_reg_rx_conv_sink_valid <= 1'd0;
    main_core_sink_sink_ready <= 1'd0;
    if ((main_core_reg_stb & (~main_core_reg_we))) begin
        main_core_reg_rx_conv_sink_valid <= main_core_sink_sink_valid;
        main_core_sink_sink_ready <= main_core_reg_rx_conv_sink_ready;
        main_core_reg_rx_conv_sink_first <= main_core_sink_sink_first;
        main_core_reg_rx_conv_sink_last <= main_core_sink_sink_last;
        main_core_reg_rx_conv_sink_payload_dq <= main_core_sink_sink_payload_dq;
    end else begin
        main_core_dat_rx_conv_sink_valid <= main_core_sink_sink_valid;
        main_core_sink_sink_ready <= main_core_dat_rx_conv_sink_ready;
        main_core_dat_rx_conv_sink_first <= main_core_sink_sink_first;
        main_core_dat_rx_conv_sink_last <= main_core_sink_sink_last;
        main_core_dat_rx_conv_sink_payload_dq <= main_core_sink_sink_payload_dq;
    end
end
assign main_core_dat_rx_conv_source_ready = 1'd1;
assign main_core_reg_rx_conv_source_ready = 1'd1;
always @(*) begin
    main_core_cmd <= 48'd0;
    if (main_core_reg_stb) begin
        main_core_cmd[47] <= (~main_core_reg_we);
        main_core_cmd[46] <= 1'd1;
        main_core_cmd[45] <= 1'd1;
        case (main_core_reg_adr)
            1'd0: begin
                main_core_cmd[39:0] <= 1'd0;
            end
            1'd1: begin
                main_core_cmd[39:0] <= 1'd1;
            end
            2'd2: begin
                main_core_cmd[39:0] <= 25'd16777216;
            end
            2'd3: begin
                main_core_cmd[39:0] <= 25'd16777217;
            end
        endcase
    end else begin
        main_core_cmd[47] <= (~main_core_bus_we0);
        main_core_cmd[46] <= 1'd0;
        main_core_cmd[45] <= 1'd1;
        main_core_cmd[44:16] <= main_core_bus_adr0[29:2];
        main_core_cmd[2:1] <= main_core_bus_adr0;
    end
end
assign main_core_burst_w = ((main_core_bus_cti1 == 2'd2) | ((main_core_bus_we0 == main_core_bus_we1) & (main_core_bus_adr0 == (main_core_bus_adr1 + 1'd1))));
assign main_core_burst_r = ((main_core_bus_cti1 == 2'd2) | ((main_core_bus_we0 == main_core_bus_we1) & (main_core_bus_adr0 == (main_core_bus_adr1 + 1'd1))));
assign main_core_cmd_tx_conv_source_source_valid = main_core_cmd_tx_conv_converter_source_valid;
assign main_core_cmd_tx_conv_converter_source_ready = main_core_cmd_tx_conv_source_source_ready;
assign main_core_cmd_tx_conv_source_source_first = main_core_cmd_tx_conv_converter_source_first;
assign main_core_cmd_tx_conv_source_source_last = main_core_cmd_tx_conv_converter_source_last;
assign main_core_cmd_tx_conv_source_source_payload_data = main_core_cmd_tx_conv_converter_source_payload_data;
assign main_core_cmd_tx_conv_converter_first = (main_core_cmd_tx_conv_converter_mux == 1'd0);
assign main_core_cmd_tx_conv_converter_last = (main_core_cmd_tx_conv_converter_mux == 3'd5);
assign main_core_cmd_tx_conv_converter_source_valid = main_core_cmd_tx_conv_converter_sink_valid;
assign main_core_cmd_tx_conv_converter_source_first = (main_core_cmd_tx_conv_converter_sink_first & main_core_cmd_tx_conv_converter_first);
assign main_core_cmd_tx_conv_converter_source_last = (main_core_cmd_tx_conv_converter_sink_last & main_core_cmd_tx_conv_converter_last);
assign main_core_cmd_tx_conv_converter_sink_ready = (main_core_cmd_tx_conv_converter_last & main_core_cmd_tx_conv_converter_source_ready);
always @(*) begin
    main_core_cmd_tx_conv_converter_source_payload_data <= 8'd0;
    case (main_core_cmd_tx_conv_converter_mux)
        1'd0: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[47:40];
        end
        1'd1: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[39:32];
        end
        2'd2: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[31:24];
        end
        2'd3: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[23:16];
        end
        3'd4: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[15:8];
        end
        default: begin
            main_core_cmd_tx_conv_converter_source_payload_data <= main_core_cmd_tx_conv_converter_sink_payload_data[7:0];
        end
    endcase
end
assign main_core_cmd_tx_conv_converter_source_payload_valid_token_count = main_core_cmd_tx_conv_converter_last;
assign main_core_reg_tx_conv_converter_sink_valid = main_core_reg_tx_conv_sink_valid;
assign main_core_reg_tx_conv_converter_sink_first = main_core_reg_tx_conv_sink_first;
assign main_core_reg_tx_conv_converter_sink_last = main_core_reg_tx_conv_sink_last;
assign main_core_reg_tx_conv_sink_ready = main_core_reg_tx_conv_converter_sink_ready;
always @(*) begin
    main_core_reg_tx_conv_converter_sink_payload_data <= 18'd0;
    main_core_reg_tx_conv_converter_sink_payload_data[7:0] <= main_core_reg_tx_conv_sink_payload_dq[7:0];
    main_core_reg_tx_conv_converter_sink_payload_data[8] <= main_core_reg_tx_conv_sink_payload_rwds[0];
    main_core_reg_tx_conv_converter_sink_payload_data[16:9] <= main_core_reg_tx_conv_sink_payload_dq[15:8];
    main_core_reg_tx_conv_converter_sink_payload_data[17] <= main_core_reg_tx_conv_sink_payload_rwds[1];
end
assign main_core_reg_tx_conv_source_valid = main_core_reg_tx_conv_source_source_valid;
assign main_core_reg_tx_conv_source_first = main_core_reg_tx_conv_source_source_first;
assign main_core_reg_tx_conv_source_last = main_core_reg_tx_conv_source_source_last;
assign main_core_reg_tx_conv_source_source_ready = main_core_reg_tx_conv_source_ready;
assign {main_core_reg_tx_conv_source_payload_rwds, main_core_reg_tx_conv_source_payload_dq} = main_core_reg_tx_conv_source_source_payload_data;
assign main_core_reg_tx_conv_source_source_valid = main_core_reg_tx_conv_converter_source_valid;
assign main_core_reg_tx_conv_converter_source_ready = main_core_reg_tx_conv_source_source_ready;
assign main_core_reg_tx_conv_source_source_first = main_core_reg_tx_conv_converter_source_first;
assign main_core_reg_tx_conv_source_source_last = main_core_reg_tx_conv_converter_source_last;
assign main_core_reg_tx_conv_source_source_payload_data = main_core_reg_tx_conv_converter_source_payload_data;
assign main_core_reg_tx_conv_converter_first = (main_core_reg_tx_conv_converter_mux == 1'd0);
assign main_core_reg_tx_conv_converter_last = (main_core_reg_tx_conv_converter_mux == 1'd1);
assign main_core_reg_tx_conv_converter_source_valid = main_core_reg_tx_conv_converter_sink_valid;
assign main_core_reg_tx_conv_converter_source_first = (main_core_reg_tx_conv_converter_sink_first & main_core_reg_tx_conv_converter_first);
assign main_core_reg_tx_conv_converter_source_last = (main_core_reg_tx_conv_converter_sink_last & main_core_reg_tx_conv_converter_last);
assign main_core_reg_tx_conv_converter_sink_ready = (main_core_reg_tx_conv_converter_last & main_core_reg_tx_conv_converter_source_ready);
always @(*) begin
    main_core_reg_tx_conv_converter_source_payload_data <= 9'd0;
    case (main_core_reg_tx_conv_converter_mux)
        1'd0: begin
            main_core_reg_tx_conv_converter_source_payload_data <= main_core_reg_tx_conv_converter_sink_payload_data[17:9];
        end
        default: begin
            main_core_reg_tx_conv_converter_source_payload_data <= main_core_reg_tx_conv_converter_sink_payload_data[8:0];
        end
    endcase
end
assign main_core_reg_tx_conv_converter_source_payload_valid_token_count = main_core_reg_tx_conv_converter_last;
assign main_core_reg_rx_conv_converter_sink_valid = main_core_reg_rx_conv_sink_valid;
assign main_core_reg_rx_conv_converter_sink_first = main_core_reg_rx_conv_sink_first;
assign main_core_reg_rx_conv_converter_sink_last = main_core_reg_rx_conv_sink_last;
assign main_core_reg_rx_conv_sink_ready = main_core_reg_rx_conv_converter_sink_ready;
assign main_core_reg_rx_conv_converter_sink_payload_data = {main_core_reg_rx_conv_sink_payload_dq};
assign main_core_reg_rx_conv_source_valid = main_core_reg_rx_conv_source_source_valid;
assign main_core_reg_rx_conv_source_first = main_core_reg_rx_conv_source_source_first;
assign main_core_reg_rx_conv_source_last = main_core_reg_rx_conv_source_source_last;
assign main_core_reg_rx_conv_source_source_ready = main_core_reg_rx_conv_source_ready;
always @(*) begin
    main_core_reg_rx_conv_source_payload_dq <= 16'd0;
    main_core_reg_rx_conv_source_payload_dq[7:0] <= main_core_reg_rx_conv_source_source_payload_data[7:0];
    main_core_reg_rx_conv_source_payload_dq[15:8] <= main_core_reg_rx_conv_source_source_payload_data[15:8];
end
assign main_core_reg_rx_conv_source_source_valid = main_core_reg_rx_conv_converter_source_valid;
assign main_core_reg_rx_conv_converter_source_ready = main_core_reg_rx_conv_source_source_ready;
assign main_core_reg_rx_conv_source_source_first = main_core_reg_rx_conv_converter_source_first;
assign main_core_reg_rx_conv_source_source_last = main_core_reg_rx_conv_converter_source_last;
assign main_core_reg_rx_conv_source_source_payload_data = main_core_reg_rx_conv_converter_source_payload_data;
assign main_core_reg_rx_conv_converter_sink_ready = ((~main_core_reg_rx_conv_converter_strobe_all) | main_core_reg_rx_conv_converter_source_ready);
assign main_core_reg_rx_conv_converter_source_valid = main_core_reg_rx_conv_converter_strobe_all;
assign main_core_reg_rx_conv_converter_load_part = (main_core_reg_rx_conv_converter_sink_valid & main_core_reg_rx_conv_converter_sink_ready);
assign main_core_dat_tx_conv_converter_sink_valid = main_core_dat_tx_conv_sink_valid;
assign main_core_dat_tx_conv_converter_sink_first = main_core_dat_tx_conv_sink_first;
assign main_core_dat_tx_conv_converter_sink_last = main_core_dat_tx_conv_sink_last;
assign main_core_dat_tx_conv_sink_ready = main_core_dat_tx_conv_converter_sink_ready;
always @(*) begin
    main_core_dat_tx_conv_converter_sink_payload_data <= 36'd0;
    main_core_dat_tx_conv_converter_sink_payload_data[7:0] <= main_core_dat_tx_conv_sink_payload_dq[7:0];
    main_core_dat_tx_conv_converter_sink_payload_data[8] <= main_core_dat_tx_conv_sink_payload_rwds[0];
    main_core_dat_tx_conv_converter_sink_payload_data[16:9] <= main_core_dat_tx_conv_sink_payload_dq[15:8];
    main_core_dat_tx_conv_converter_sink_payload_data[17] <= main_core_dat_tx_conv_sink_payload_rwds[1];
    main_core_dat_tx_conv_converter_sink_payload_data[25:18] <= main_core_dat_tx_conv_sink_payload_dq[23:16];
    main_core_dat_tx_conv_converter_sink_payload_data[26] <= main_core_dat_tx_conv_sink_payload_rwds[2];
    main_core_dat_tx_conv_converter_sink_payload_data[34:27] <= main_core_dat_tx_conv_sink_payload_dq[31:24];
    main_core_dat_tx_conv_converter_sink_payload_data[35] <= main_core_dat_tx_conv_sink_payload_rwds[3];
end
assign main_core_dat_tx_conv_source_valid = main_core_dat_tx_conv_source_source_valid;
assign main_core_dat_tx_conv_source_first = main_core_dat_tx_conv_source_source_first;
assign main_core_dat_tx_conv_source_last = main_core_dat_tx_conv_source_source_last;
assign main_core_dat_tx_conv_source_source_ready = main_core_dat_tx_conv_source_ready;
assign {main_core_dat_tx_conv_source_payload_rwds, main_core_dat_tx_conv_source_payload_dq} = main_core_dat_tx_conv_source_source_payload_data;
assign main_core_dat_tx_conv_source_source_valid = main_core_dat_tx_conv_converter_source_valid;
assign main_core_dat_tx_conv_converter_source_ready = main_core_dat_tx_conv_source_source_ready;
assign main_core_dat_tx_conv_source_source_first = main_core_dat_tx_conv_converter_source_first;
assign main_core_dat_tx_conv_source_source_last = main_core_dat_tx_conv_converter_source_last;
assign main_core_dat_tx_conv_source_source_payload_data = main_core_dat_tx_conv_converter_source_payload_data;
assign main_core_dat_tx_conv_converter_first = (main_core_dat_tx_conv_converter_mux == 1'd0);
assign main_core_dat_tx_conv_converter_last = (main_core_dat_tx_conv_converter_mux == 2'd3);
assign main_core_dat_tx_conv_converter_source_valid = main_core_dat_tx_conv_converter_sink_valid;
assign main_core_dat_tx_conv_converter_source_first = (main_core_dat_tx_conv_converter_sink_first & main_core_dat_tx_conv_converter_first);
assign main_core_dat_tx_conv_converter_source_last = (main_core_dat_tx_conv_converter_sink_last & main_core_dat_tx_conv_converter_last);
assign main_core_dat_tx_conv_converter_sink_ready = (main_core_dat_tx_conv_converter_last & main_core_dat_tx_conv_converter_source_ready);
always @(*) begin
    main_core_dat_tx_conv_converter_source_payload_data <= 9'd0;
    case (main_core_dat_tx_conv_converter_mux)
        1'd0: begin
            main_core_dat_tx_conv_converter_source_payload_data <= main_core_dat_tx_conv_converter_sink_payload_data[35:27];
        end
        1'd1: begin
            main_core_dat_tx_conv_converter_source_payload_data <= main_core_dat_tx_conv_converter_sink_payload_data[26:18];
        end
        2'd2: begin
            main_core_dat_tx_conv_converter_source_payload_data <= main_core_dat_tx_conv_converter_sink_payload_data[17:9];
        end
        default: begin
            main_core_dat_tx_conv_converter_source_payload_data <= main_core_dat_tx_conv_converter_sink_payload_data[8:0];
        end
    endcase
end
assign main_core_dat_tx_conv_converter_source_payload_valid_token_count = main_core_dat_tx_conv_converter_last;
assign main_core_dat_rx_conv_converter_sink_valid = main_core_dat_rx_conv_sink_valid;
assign main_core_dat_rx_conv_converter_sink_first = main_core_dat_rx_conv_sink_first;
assign main_core_dat_rx_conv_converter_sink_last = main_core_dat_rx_conv_sink_last;
assign main_core_dat_rx_conv_sink_ready = main_core_dat_rx_conv_converter_sink_ready;
assign main_core_dat_rx_conv_converter_sink_payload_data = {main_core_dat_rx_conv_sink_payload_dq};
assign main_core_dat_rx_conv_source_valid = main_core_dat_rx_conv_source_source_valid;
assign main_core_dat_rx_conv_source_first = main_core_dat_rx_conv_source_source_first;
assign main_core_dat_rx_conv_source_last = main_core_dat_rx_conv_source_source_last;
assign main_core_dat_rx_conv_source_source_ready = main_core_dat_rx_conv_source_ready;
always @(*) begin
    main_core_dat_rx_conv_source_payload_dq <= 32'd0;
    main_core_dat_rx_conv_source_payload_dq[7:0] <= main_core_dat_rx_conv_source_source_payload_data[7:0];
    main_core_dat_rx_conv_source_payload_dq[15:8] <= main_core_dat_rx_conv_source_source_payload_data[15:8];
    main_core_dat_rx_conv_source_payload_dq[23:16] <= main_core_dat_rx_conv_source_source_payload_data[23:16];
    main_core_dat_rx_conv_source_payload_dq[31:24] <= main_core_dat_rx_conv_source_source_payload_data[31:24];
end
assign main_core_dat_rx_conv_source_source_valid = main_core_dat_rx_conv_converter_source_valid;
assign main_core_dat_rx_conv_converter_source_ready = main_core_dat_rx_conv_source_source_ready;
assign main_core_dat_rx_conv_source_source_first = main_core_dat_rx_conv_converter_source_first;
assign main_core_dat_rx_conv_source_source_last = main_core_dat_rx_conv_converter_source_last;
assign main_core_dat_rx_conv_source_source_payload_data = main_core_dat_rx_conv_converter_source_payload_data;
assign main_core_dat_rx_conv_converter_sink_ready = ((~main_core_dat_rx_conv_converter_strobe_all) | main_core_dat_rx_conv_converter_source_ready);
assign main_core_dat_rx_conv_converter_source_valid = main_core_dat_rx_conv_converter_strobe_all;
assign main_core_dat_rx_conv_converter_load_part = (main_core_dat_rx_conv_converter_sink_valid & main_core_dat_rx_conv_converter_sink_ready);
always @(*) begin
    main_core_burst_r_first_next_value2 <= 1'd0;
    main_core_burst_r_first_next_value_ce2 <= 1'd0;
    main_core_bus_ack <= 1'd0;
    main_core_bus_dat_r <= 32'd0;
    main_core_bus_latch <= 1'd0;
    main_core_cmd_tx_conv_converter_sink_payload_data <= 48'd0;
    main_core_cmd_tx_conv_converter_sink_valid <= 1'd0;
    main_core_cmd_tx_conv_source_source_ready <= 1'd0;
    main_core_cycles_next_value1 <= 8'd0;
    main_core_cycles_next_value_ce1 <= 1'd0;
    main_core_dat_tx_conv_sink_payload_dq <= 32'd0;
    main_core_dat_tx_conv_sink_payload_rwds <= 4'd0;
    main_core_dat_tx_conv_sink_valid <= 1'd0;
    main_core_dat_tx_conv_source_ready <= 1'd0;
    main_core_latency_x2_next_value0 <= 1'd0;
    main_core_latency_x2_next_value_ce0 <= 1'd0;
    main_core_next_state <= 3'd0;
    main_core_reg_ack <= 1'd0;
    main_core_reg_dat_r <= 16'd0;
    main_core_reg_tx_conv_sink_payload_dq <= 16'd0;
    main_core_reg_tx_conv_sink_valid <= 1'd0;
    main_core_reg_tx_conv_source_ready <= 1'd0;
    main_core_source_source_first <= 1'd0;
    main_core_source_source_last <= 1'd0;
    main_core_source_source_payload_cmd <= 1'd0;
    main_core_source_source_payload_dat_r <= 1'd0;
    main_core_source_source_payload_dat_w <= 1'd0;
    main_core_source_source_payload_dq <= 8'd0;
    main_core_source_source_payload_dq_oe <= 1'd0;
    main_core_source_source_payload_rwds <= 1'd0;
    main_core_source_source_payload_rwds_oe <= 1'd0;
    main_core_source_source_valid <= 1'd0;
    main_core_next_state <= main_core_state;
    case (main_core_state)
        1'd1: begin
            main_core_cmd_tx_conv_converter_sink_valid <= 1'd1;
            main_core_cmd_tx_conv_converter_sink_payload_data <= main_core_cmd;
            main_core_source_source_valid <= main_core_cmd_tx_conv_source_source_valid;
            main_core_cmd_tx_conv_source_source_ready <= main_core_source_source_ready;
            main_core_source_source_payload_cmd <= 1'd1;
            main_core_source_source_payload_dq <= main_core_cmd_tx_conv_source_source_payload_data;
            main_core_source_source_payload_dq_oe <= 1'd1;
            if (main_core_cmd_tx_conv_converter_sink_ready) begin
                if ((main_core_reg_stb & main_core_reg_we)) begin
                    main_core_next_state <= 2'd3;
                end else begin
                    main_core_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            if ((main_core_cycles == 1'd0)) begin
                main_core_latency_x2_next_value0 <= (main_hyperramsdrphy_ios_rwds_i | 1'd0);
                main_core_latency_x2_next_value_ce0 <= 1'd1;
            end
            main_core_source_source_valid <= 1'd1;
            if (main_core_source_source_ready) begin
                main_core_cycles_next_value1 <= (main_core_cycles + 1'd1);
                main_core_cycles_next_value_ce1 <= 1'd1;
                if ((main_core_cycles == ((2'd2 * (((main_core_latency_x2 + 1'd1) * main_core_latency) - 1'd1)) - 1'd1))) begin
                    if ((main_core_reg_stb & (~main_core_reg_we))) begin
                        main_core_next_state <= 3'd4;
                    end else begin
                        main_core_bus_latch <= 1'd1;
                        if (main_core_bus_we0) begin
                            main_core_bus_ack <= 1'd1;
                            main_core_next_state <= 3'd5;
                        end else begin
                            main_core_burst_r_first_next_value2 <= 1'd1;
                            main_core_burst_r_first_next_value_ce2 <= 1'd1;
                            main_core_next_state <= 3'd6;
                        end
                    end
                end
            end
        end
        2'd3: begin
            main_core_reg_tx_conv_sink_valid <= 1'd1;
            main_core_reg_tx_conv_sink_payload_dq <= main_core_reg_dat_w;
            main_core_source_source_valid <= main_core_reg_tx_conv_source_valid;
            main_core_reg_tx_conv_source_ready <= main_core_source_source_ready;
            main_core_source_source_first <= main_core_reg_tx_conv_source_first;
            main_core_source_source_last <= main_core_reg_tx_conv_source_last;
            main_core_source_source_payload_dq <= main_core_reg_tx_conv_source_payload_dq;
            main_core_source_source_payload_rwds <= main_core_reg_tx_conv_source_payload_rwds;
            main_core_source_source_payload_dat_w <= 1'd1;
            main_core_source_source_payload_dq_oe <= 1'd1;
            if (main_core_reg_tx_conv_sink_ready) begin
                main_core_reg_ack <= 1'd1;
                main_core_next_state <= 3'd7;
            end
        end
        3'd4: begin
            main_core_source_source_valid <= 1'd1;
            main_core_source_source_payload_dat_r <= 1'd1;
            if (main_core_reg_rx_conv_source_valid) begin
                main_core_reg_ack <= 1'd1;
                main_core_reg_dat_r <= main_core_reg_rx_conv_source_payload_dq;
                main_core_next_state <= 3'd7;
            end
        end
        3'd5: begin
            main_core_dat_tx_conv_sink_valid <= 1'd1;
            main_core_dat_tx_conv_sink_payload_dq <= main_core_bus_dat_w1;
            main_core_dat_tx_conv_sink_payload_rwds <= (~main_core_bus_sel1);
            main_core_source_source_valid <= main_core_dat_tx_conv_source_valid;
            main_core_dat_tx_conv_source_ready <= main_core_source_source_ready;
            main_core_source_source_first <= main_core_dat_tx_conv_source_first;
            main_core_source_source_last <= main_core_dat_tx_conv_source_last;
            main_core_source_source_payload_dq <= main_core_dat_tx_conv_source_payload_dq;
            main_core_source_source_payload_rwds <= main_core_dat_tx_conv_source_payload_rwds;
            main_core_source_source_payload_dq_oe <= 1'd1;
            main_core_source_source_payload_rwds_oe <= 1'd1;
            main_core_source_source_payload_dat_w <= 1'd1;
            if (main_core_dat_tx_conv_sink_ready) begin
                main_core_bus_ack <= (((1'd1 & main_core_bus_cyc) & main_core_bus_stb) & main_core_burst_w);
                if (main_core_bus_ack) begin
                    main_core_bus_latch <= 1'd1;
                    main_core_next_state <= 3'd5;
                end else begin
                    main_core_next_state <= 3'd7;
                end
            end
        end
        3'd6: begin
            main_core_source_source_valid <= 1'd1;
            main_core_source_source_payload_dat_r <= 1'd1;
            if (main_core_dat_rx_conv_source_valid) begin
                main_core_burst_r_first_next_value2 <= 1'd0;
                main_core_burst_r_first_next_value_ce2 <= 1'd1;
                main_core_bus_ack <= (main_core_burst_r_first | (((1'd1 & main_core_bus_cyc) & main_core_bus_stb) & main_core_burst_r));
                main_core_bus_dat_r <= main_core_dat_rx_conv_source_payload_dq;
                if (main_core_bus_ack) begin
                    main_core_bus_latch <= 1'd1;
                    main_core_next_state <= 3'd6;
                end else begin
                    main_core_next_state <= 3'd7;
                end
            end
        end
        3'd7: begin
            main_core_cycles_next_value1 <= (main_core_cycles + 1'd1);
            main_core_cycles_next_value_ce1 <= 1'd1;
            if ((main_core_cycles == 4'd8)) begin
                main_core_next_state <= 1'd0;
            end
        end
        default: begin
            if (((main_core_bus_cyc & main_core_bus_stb) | main_core_reg_stb)) begin
                main_core_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_tx_cdc_sink_valid = main_core_source_source_valid;
assign main_core_source_source_ready = main_tx_cdc_sink_ready;
assign main_tx_cdc_sink_first = main_core_source_source_first;
assign main_tx_cdc_sink_last = main_core_source_source_last;
assign main_tx_cdc_sink_payload_cmd = main_core_source_source_payload_cmd;
assign main_tx_cdc_sink_payload_dat_w = main_core_source_source_payload_dat_w;
assign main_tx_cdc_sink_payload_dat_r = main_core_source_source_payload_dat_r;
assign main_tx_cdc_sink_payload_dq = main_core_source_source_payload_dq;
assign main_tx_cdc_sink_payload_dq_oe = main_core_source_source_payload_dq_oe;
assign main_tx_cdc_sink_payload_rwds = main_core_source_source_payload_rwds;
assign main_tx_cdc_sink_payload_rwds_oe = main_core_source_source_payload_rwds_oe;
assign main_syncfifo0_sink_valid = main_tx_cdc_source_valid;
assign main_tx_cdc_source_ready = main_syncfifo0_sink_ready;
assign main_syncfifo0_sink_first = main_tx_cdc_source_first;
assign main_syncfifo0_sink_last = main_tx_cdc_source_last;
assign main_syncfifo0_sink_payload_cmd = main_tx_cdc_source_payload_cmd;
assign main_syncfifo0_sink_payload_dat_w = main_tx_cdc_source_payload_dat_w;
assign main_syncfifo0_sink_payload_dat_r = main_tx_cdc_source_payload_dat_r;
assign main_syncfifo0_sink_payload_dq = main_tx_cdc_source_payload_dq;
assign main_syncfifo0_sink_payload_dq_oe = main_tx_cdc_source_payload_dq_oe;
assign main_syncfifo0_sink_payload_rwds = main_tx_cdc_source_payload_rwds;
assign main_syncfifo0_sink_payload_rwds_oe = main_tx_cdc_source_payload_rwds_oe;
assign main_hyperramsdrphy_sink_valid = main_syncfifo0_source_valid;
assign main_syncfifo0_source_ready = main_hyperramsdrphy_sink_ready;
assign main_hyperramsdrphy_sink_first = main_syncfifo0_source_first;
assign main_hyperramsdrphy_sink_last = main_syncfifo0_source_last;
assign main_hyperramsdrphy_sink_payload_cmd = main_syncfifo0_source_payload_cmd;
assign main_hyperramsdrphy_sink_payload_dat_w = main_syncfifo0_source_payload_dat_w;
assign main_hyperramsdrphy_sink_payload_dat_r = main_syncfifo0_source_payload_dat_r;
assign main_hyperramsdrphy_sink_payload_dq = main_syncfifo0_source_payload_dq;
assign main_hyperramsdrphy_sink_payload_dq_oe = main_syncfifo0_source_payload_dq_oe;
assign main_hyperramsdrphy_sink_payload_rwds = main_syncfifo0_source_payload_rwds;
assign main_hyperramsdrphy_sink_payload_rwds_oe = main_syncfifo0_source_payload_rwds_oe;
assign main_syncfifo1_sink_valid = main_hyperramsdrphy_source_valid;
assign main_hyperramsdrphy_source_ready = main_syncfifo1_sink_ready;
assign main_syncfifo1_sink_first = main_hyperramsdrphy_source_first;
assign main_syncfifo1_sink_last = main_hyperramsdrphy_source_last;
assign main_syncfifo1_sink_payload_dq = main_hyperramsdrphy_source_payload_dq;
assign main_rx_cdc_sink_valid = main_syncfifo1_source_valid;
assign main_syncfifo1_source_ready = main_rx_cdc_sink_ready;
assign main_rx_cdc_sink_first = main_syncfifo1_source_first;
assign main_rx_cdc_sink_last = main_syncfifo1_source_last;
assign main_rx_cdc_sink_payload_dq = main_syncfifo1_source_payload_dq;
assign main_core_sink_sink_valid = main_rx_cdc_source_valid;
assign main_rx_cdc_source_ready = main_core_sink_sink_ready;
assign main_core_sink_sink_first = main_rx_cdc_source_first;
assign main_core_sink_sink_last = main_rx_cdc_source_last;
assign main_core_sink_sink_payload_dq = main_rx_cdc_source_payload_dq;
always @(*) begin
    builder_hyperram_fsm_next_state <= 2'd0;
    main_core_reg_adr <= 3'd0;
    main_core_reg_dat_w <= 16'd0;
    main_core_reg_stb <= 1'd0;
    main_core_reg_we <= 1'd0;
    main_hyperram_done <= 1'd0;
    main_hyperram_reg_rdata_status_hyperram_next_value <= 16'd0;
    main_hyperram_reg_rdata_status_hyperram_next_value_ce <= 1'd0;
    builder_hyperram_fsm_next_state <= builder_hyperram_fsm_state;
    case (builder_hyperram_fsm_state)
        1'd1: begin
            main_core_reg_stb <= 1'd1;
            main_core_reg_we <= 1'd1;
            main_core_reg_adr <= main_hyperram_addr;
            main_core_reg_dat_w <= main_hyperram_reg_wdata_storage;
            if (main_core_reg_ack) begin
                builder_hyperram_fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_core_reg_stb <= 1'd1;
            main_core_reg_we <= 1'd0;
            main_core_reg_adr <= main_hyperram_addr;
            if (main_core_reg_ack) begin
                main_hyperram_reg_rdata_status_hyperram_next_value <= main_core_reg_dat_r;
                main_hyperram_reg_rdata_status_hyperram_next_value_ce <= 1'd1;
                builder_hyperram_fsm_next_state <= 1'd0;
            end
        end
        default: begin
            main_hyperram_done <= 1'd1;
            if (main_hyperram_write) begin
                builder_hyperram_fsm_next_state <= 1'd1;
            end else begin
                if (main_hyperram_read) begin
                    builder_hyperram_fsm_next_state <= 2'd2;
                end
            end
        end
    endcase
end
assign main_soclinux_spiflash_phy_div = main_soclinux_spiflash_phy_spi_clk_divisor;
always @(*) begin
    main_soclinux_spiflash_phy_dq_o <= 4'd0;
    case (main_soclinux_spiflash_phy_sink_payload_width)
        1'd1: begin
            main_soclinux_spiflash_phy_dq_o <= main_soclinux_spiflash_phy_sr_out[31];
        end
        2'd2: begin
            main_soclinux_spiflash_phy_dq_o <= main_soclinux_spiflash_phy_sr_out[31:30];
        end
        3'd4: begin
            main_soclinux_spiflash_phy_dq_o <= main_soclinux_spiflash_phy_sr_out[31:28];
        end
        4'd8: begin
            main_soclinux_spiflash_phy_dq_o <= main_soclinux_spiflash_phy_sr_out[31:24];
        end
    endcase
end
assign main_soclinux_spiflash_phy_source_payload_data = main_soclinux_spiflash_phy_sr_in;
assign main_soclinux_spiflash_phy_spi_clk_divisor = main_soclinux_spiflash_phy_storage;
assign main_soclinux_spiflash_phy_posedge = ((main_soclinux_spiflash_phy_en & (~main_soclinux_spiflash_phy_clk)) & (main_soclinux_spiflash_phy_cnt == main_soclinux_spiflash_phy_div));
assign main_soclinux_spiflash_phy_negedge = ((main_soclinux_spiflash_phy_en & main_soclinux_spiflash_phy_clk) & (main_soclinux_spiflash_phy_cnt == main_soclinux_spiflash_phy_div));
assign main_soclinux_spiflash_phy_wait = (main_soclinux_spiflash_phy_cs != 1'd0);
assign main_soclinux_spiflash_phy_enable = main_soclinux_spiflash_phy_done;
assign main_soclinux_spiflash_phy_cs_n = (~({1{main_soclinux_spiflash_phy_enable}} & main_soclinux_spiflash_phy_cs));
assign main_soclinux_spiflash_phy_done = (main_soclinux_spiflash_phy_count == 1'd0);
always @(*) begin
    builder_litespiphy_next_state <= 2'd0;
    main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value1 <= 4'd0;
    main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value_ce1 <= 1'd0;
    main_soclinux_spiflash_phy_en <= 1'd0;
    main_soclinux_spiflash_phy_sink_ready <= 1'd0;
    main_soclinux_spiflash_phy_source_last <= 1'd0;
    main_soclinux_spiflash_phy_source_valid <= 1'd0;
    main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value0 <= 8'd0;
    main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value_ce0 <= 1'd0;
    main_soclinux_spiflash_phy_sr_in_shift <= 1'd0;
    main_soclinux_spiflash_phy_sr_out_load <= 1'd0;
    main_soclinux_spiflash_phy_sr_out_shift <= 1'd0;
    builder_litespiphy_next_state <= builder_litespiphy_state;
    case (builder_litespiphy_state)
        1'd1: begin
            main_soclinux_spiflash_phy_en <= 1'd1;
            if (main_soclinux_spiflash_phy_posedge_reg2) begin
                main_soclinux_spiflash_phy_sr_in_shift <= 1'd1;
            end
            if (main_soclinux_spiflash_phy_negedge) begin
                main_soclinux_spiflash_phy_sr_out_shift <= 1'd1;
            end
            if (main_soclinux_spiflash_phy_negedge) begin
                main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value0 <= (main_soclinux_spiflash_phy_sr_cnt - main_soclinux_spiflash_phy_sink_payload_width);
                main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value_ce0 <= 1'd1;
                if ((main_soclinux_spiflash_phy_sr_cnt == 1'd0)) begin
                    builder_litespiphy_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            if (((main_soclinux_spiflash_phy_spi_clk_divisor > 1'd0) | main_soclinux_spiflash_phy_posedge_reg2)) begin
                main_soclinux_spiflash_phy_sink_ready <= 1'd1;
                main_soclinux_spiflash_phy_sr_in_shift <= (main_soclinux_spiflash_phy_spi_clk_divisor == 1'd0);
                builder_litespiphy_next_state <= 2'd3;
            end
        end
        2'd3: begin
            main_soclinux_spiflash_phy_source_valid <= 1'd1;
            main_soclinux_spiflash_phy_source_last <= 1'd1;
            main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value1 <= 1'd0;
            main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value_ce1 <= 1'd1;
            if (main_soclinux_spiflash_phy_source_ready) begin
                builder_litespiphy_next_state <= 1'd0;
            end
        end
        default: begin
            if ((main_soclinux_spiflash_phy_enable & main_soclinux_spiflash_phy_sink_valid)) begin
                main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value0 <= (main_soclinux_spiflash_phy_sink_payload_len - main_soclinux_spiflash_phy_sink_payload_width);
                main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value_ce0 <= 1'd1;
                main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value1 <= main_soclinux_spiflash_phy_sink_payload_mask;
                main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value_ce1 <= 1'd1;
                main_soclinux_spiflash_phy_sr_out_load <= 1'd1;
                builder_litespiphy_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_soclinux_spiflash_phy_cs = main_soclinux_spiflash_core_cs;
assign main_soclinux_spiflash_core_litespimmap_sink_valid = main_soclinux_spiflash_core_user_port_source_valid;
assign main_soclinux_spiflash_core_user_port_source_ready = main_soclinux_spiflash_core_litespimmap_sink_ready;
assign main_soclinux_spiflash_core_litespimmap_sink_first = main_soclinux_spiflash_core_user_port_source_first;
assign main_soclinux_spiflash_core_litespimmap_sink_last = main_soclinux_spiflash_core_user_port_source_last;
assign main_soclinux_spiflash_core_litespimmap_sink_payload_data = main_soclinux_spiflash_core_user_port_source_payload_data;
assign main_soclinux_spiflash_core_user_port_sink_valid = main_soclinux_spiflash_core_litespimmap_source_valid;
assign main_soclinux_spiflash_core_litespimmap_source_ready = main_soclinux_spiflash_core_user_port_sink_ready;
assign main_soclinux_spiflash_core_user_port_sink_first = main_soclinux_spiflash_core_litespimmap_source_first;
assign main_soclinux_spiflash_core_user_port_sink_last = main_soclinux_spiflash_core_litespimmap_source_last;
assign main_soclinux_spiflash_core_user_port_sink_payload_data = main_soclinux_spiflash_core_litespimmap_source_payload_data;
assign main_soclinux_spiflash_core_user_port_sink_payload_len = main_soclinux_spiflash_core_litespimmap_source_payload_len;
assign main_soclinux_spiflash_core_user_port_sink_payload_width = main_soclinux_spiflash_core_litespimmap_source_payload_width;
assign main_soclinux_spiflash_core_user_port_sink_payload_mask = main_soclinux_spiflash_core_litespimmap_source_payload_mask;
assign main_soclinux_spiflash_phy_sink_valid = main_soclinux_spiflash_core_source_valid;
assign main_soclinux_spiflash_core_source_ready = main_soclinux_spiflash_phy_sink_ready;
assign main_soclinux_spiflash_phy_sink_first = main_soclinux_spiflash_core_source_first;
assign main_soclinux_spiflash_phy_sink_last = main_soclinux_spiflash_core_source_last;
assign main_soclinux_spiflash_phy_sink_payload_data = main_soclinux_spiflash_core_source_payload_data;
assign main_soclinux_spiflash_phy_sink_payload_len = main_soclinux_spiflash_core_source_payload_len;
assign main_soclinux_spiflash_phy_sink_payload_width = main_soclinux_spiflash_core_source_payload_width;
assign main_soclinux_spiflash_phy_sink_payload_mask = main_soclinux_spiflash_core_source_payload_mask;
assign main_soclinux_spiflash_core_sink_valid = main_soclinux_spiflash_phy_source_valid;
assign main_soclinux_spiflash_phy_source_ready = main_soclinux_spiflash_core_sink_ready;
assign main_soclinux_spiflash_core_sink_first = main_soclinux_spiflash_phy_source_first;
assign main_soclinux_spiflash_core_sink_last = main_soclinux_spiflash_phy_source_last;
assign main_soclinux_spiflash_core_sink_payload_data = main_soclinux_spiflash_phy_source_payload_data;
assign main_soclinux_spiflash_core_internal_port_sink_valid = main_soclinux_spiflash_core_user_port_sink_valid;
assign main_soclinux_spiflash_core_user_port_sink_ready = main_soclinux_spiflash_core_internal_port_sink_ready;
assign main_soclinux_spiflash_core_internal_port_sink_first = main_soclinux_spiflash_core_user_port_sink_first;
assign main_soclinux_spiflash_core_internal_port_sink_last = main_soclinux_spiflash_core_user_port_sink_last;
assign main_soclinux_spiflash_core_internal_port_sink_payload_data = main_soclinux_spiflash_core_user_port_sink_payload_data;
assign main_soclinux_spiflash_core_internal_port_sink_payload_len = main_soclinux_spiflash_core_user_port_sink_payload_len;
assign main_soclinux_spiflash_core_internal_port_sink_payload_width = main_soclinux_spiflash_core_user_port_sink_payload_width;
assign main_soclinux_spiflash_core_internal_port_sink_payload_mask = main_soclinux_spiflash_core_user_port_sink_payload_mask;
assign main_soclinux_spiflash_core_user_port_source_valid = main_soclinux_spiflash_core_internal_port_source_valid;
assign main_soclinux_spiflash_core_internal_port_source_ready = main_soclinux_spiflash_core_user_port_source_ready;
assign main_soclinux_spiflash_core_user_port_source_first = main_soclinux_spiflash_core_internal_port_source_first;
assign main_soclinux_spiflash_core_user_port_source_last = main_soclinux_spiflash_core_internal_port_source_last;
assign main_soclinux_spiflash_core_user_port_source_payload_data = main_soclinux_spiflash_core_internal_port_source_payload_data;
assign builder_litespi_tx_mux_sink_valid = main_soclinux_spiflash_core_internal_port_sink_valid;
assign main_soclinux_spiflash_core_internal_port_sink_ready = builder_litespi_tx_mux_sink_ready;
assign builder_litespi_tx_mux_sink_first = main_soclinux_spiflash_core_internal_port_sink_first;
assign builder_litespi_tx_mux_sink_last = main_soclinux_spiflash_core_internal_port_sink_last;
assign builder_litespi_tx_mux_sink_payload_data = main_soclinux_spiflash_core_internal_port_sink_payload_data;
assign builder_litespi_tx_mux_sink_payload_len = main_soclinux_spiflash_core_internal_port_sink_payload_len;
assign builder_litespi_tx_mux_sink_payload_width = main_soclinux_spiflash_core_internal_port_sink_payload_width;
assign builder_litespi_tx_mux_sink_payload_mask = main_soclinux_spiflash_core_internal_port_sink_payload_mask;
assign main_soclinux_spiflash_core_internal_port_source_valid = builder_litespi_rx_demux_source_valid;
assign builder_litespi_rx_demux_source_ready = main_soclinux_spiflash_core_internal_port_source_ready;
assign main_soclinux_spiflash_core_internal_port_source_first = builder_litespi_rx_demux_source_first;
assign main_soclinux_spiflash_core_internal_port_source_last = builder_litespi_rx_demux_source_last;
assign main_soclinux_spiflash_core_internal_port_source_payload_data = builder_litespi_rx_demux_source_payload_data;
assign builder_litespi_request = {main_soclinux_spiflash_core_litespimmap_request};
assign main_soclinux_spiflash_core_source_valid = builder_litespi_tx_mux_source_valid;
assign builder_litespi_tx_mux_source_ready = main_soclinux_spiflash_core_source_ready;
assign main_soclinux_spiflash_core_source_first = builder_litespi_tx_mux_source_first;
assign main_soclinux_spiflash_core_source_last = builder_litespi_tx_mux_source_last;
assign main_soclinux_spiflash_core_source_payload_data = builder_litespi_tx_mux_source_payload_data;
assign main_soclinux_spiflash_core_source_payload_len = builder_litespi_tx_mux_source_payload_len;
assign main_soclinux_spiflash_core_source_payload_width = builder_litespi_tx_mux_source_payload_width;
assign main_soclinux_spiflash_core_source_payload_mask = builder_litespi_tx_mux_source_payload_mask;
assign builder_litespi_tx_mux_sel = builder_litespi_grant;
assign builder_litespi_rx_demux_sink_valid = main_soclinux_spiflash_core_sink_valid;
assign main_soclinux_spiflash_core_sink_ready = builder_litespi_rx_demux_sink_ready;
assign builder_litespi_rx_demux_sink_first = main_soclinux_spiflash_core_sink_first;
assign builder_litespi_rx_demux_sink_last = main_soclinux_spiflash_core_sink_last;
assign builder_litespi_rx_demux_sink_payload_data = main_soclinux_spiflash_core_sink_payload_data;
assign builder_litespi_rx_demux_sel = builder_litespi_grant;
always @(*) begin
    main_soclinux_spiflash_core_cs <= 1'd0;
    case (builder_litespi_grant)
        1'd0: begin
            main_soclinux_spiflash_core_cs <= main_soclinux_spiflash_core_litespimmap_cs;
        end
    endcase
end
assign builder_litespi_grant = 1'd0;
always @(*) begin
    builder_litespi_tx_mux_sink_ready <= 1'd0;
    builder_litespi_tx_mux_source_first <= 1'd0;
    builder_litespi_tx_mux_source_last <= 1'd0;
    builder_litespi_tx_mux_source_payload_data <= 32'd0;
    builder_litespi_tx_mux_source_payload_len <= 6'd0;
    builder_litespi_tx_mux_source_payload_mask <= 8'd0;
    builder_litespi_tx_mux_source_payload_width <= 4'd0;
    builder_litespi_tx_mux_source_valid <= 1'd0;
    case (builder_litespi_tx_mux_sel)
        1'd0: begin
            builder_litespi_tx_mux_source_valid <= builder_litespi_tx_mux_sink_valid;
            builder_litespi_tx_mux_sink_ready <= builder_litespi_tx_mux_source_ready;
            builder_litespi_tx_mux_source_first <= builder_litespi_tx_mux_sink_first;
            builder_litespi_tx_mux_source_last <= builder_litespi_tx_mux_sink_last;
            builder_litespi_tx_mux_source_payload_data <= builder_litespi_tx_mux_sink_payload_data;
            builder_litespi_tx_mux_source_payload_len <= builder_litespi_tx_mux_sink_payload_len;
            builder_litespi_tx_mux_source_payload_width <= builder_litespi_tx_mux_sink_payload_width;
            builder_litespi_tx_mux_source_payload_mask <= builder_litespi_tx_mux_sink_payload_mask;
        end
    endcase
end
always @(*) begin
    builder_litespi_rx_demux_sink_ready <= 1'd0;
    builder_litespi_rx_demux_source_first <= 1'd0;
    builder_litespi_rx_demux_source_last <= 1'd0;
    builder_litespi_rx_demux_source_payload_data <= 32'd0;
    builder_litespi_rx_demux_source_valid <= 1'd0;
    case (builder_litespi_rx_demux_sel)
        1'd0: begin
            builder_litespi_rx_demux_source_valid <= builder_litespi_rx_demux_sink_valid;
            builder_litespi_rx_demux_sink_ready <= builder_litespi_rx_demux_source_ready;
            builder_litespi_rx_demux_source_first <= builder_litespi_rx_demux_sink_first;
            builder_litespi_rx_demux_source_last <= builder_litespi_rx_demux_sink_last;
            builder_litespi_rx_demux_source_payload_data <= builder_litespi_rx_demux_sink_payload_data;
        end
    endcase
end
assign main_soclinux_spiflash_core_litespimmap_spi_dummy_bits = main_soclinux_spiflash_core_litespimmap_storage;
assign main_soclinux_spiflash_core_litespimmap_write_enabled = 1'd0;
always @(*) begin
    main_soclinux_spiflash_core_litespimmap_cs <= 1'd0;
    if (main_soclinux_spiflash_core_litespimmap_request) begin
        main_soclinux_spiflash_core_litespimmap_cs <= 1'd1;
    end
end
assign main_soclinux_spiflash_core_litespimmap_done = (main_soclinux_spiflash_core_litespimmap_count == 1'd0);
always @(*) begin
    builder_litespi_next_state <= 4'd0;
    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= 30'd0;
    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value_ce <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_bus_ack <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_bus_dat_r <= 32'd0;
    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value <= 2'd0;
    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value1 <= 32'd0;
    main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value_ce1 <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_request <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_source_last <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_source_payload_data <= 32'd0;
    main_soclinux_spiflash_core_litespimmap_source_payload_len <= 6'd0;
    main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 8'd0;
    main_soclinux_spiflash_core_litespimmap_source_payload_width <= 4'd0;
    main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_wait <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd0;
    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0 <= 4'd0;
    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0 <= 1'd0;
    builder_litespi_next_state <= builder_litespi_state;
    case (builder_litespi_state)
        1'd1: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd0;
            if (main_soclinux_spiflash_core_litespimmap_write_mask[0]) begin
                builder_litespi_next_state <= 2'd2;
                main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd1;
                main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd1;
            end else begin
                if ((main_soclinux_spiflash_core_litespimmap_byte_count == 2'd3)) begin
                    main_soclinux_spiflash_core_litespimmap_bus_ack <= 1'd1;
                    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= (main_soclinux_spiflash_core_litespimmap_burst_adr + 1'd1);
                    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd1;
                    builder_litespi_next_state <= 1'd0;
                    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd0;
                    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd1;
                end else begin
                    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value <= (main_soclinux_spiflash_core_litespimmap_byte_count + 1'd1);
                    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce <= 1'd1;
                    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0 <= {main_soclinux_spiflash_core_litespimmap0, main_soclinux_spiflash_core_litespimmap_write_mask[3:1]};
                    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0 <= 1'd1;
                end
            end
        end
        2'd2: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd1;
            if ((main_soclinux_spiflash_core_litespimmap_write_enabled & main_soclinux_spiflash_core_litespimmap_write)) begin
                main_soclinux_spiflash_core_litespimmap_source_payload_data <= 2'd2;
            end else begin
                main_soclinux_spiflash_core_litespimmap_source_payload_data <= 2'd3;
            end
            main_soclinux_spiflash_core_litespimmap_source_payload_len <= 4'd8;
            main_soclinux_spiflash_core_litespimmap_source_payload_width <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= main_soclinux_spiflash_core_litespimmap_bus_adr;
            main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_source_ready) begin
                builder_litespi_next_state <= 2'd3;
            end
        end
        2'd3: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_sink_valid) begin
                builder_litespi_next_state <= 3'd4;
            end
        end
        3'd4: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_width <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_data <= {main_soclinux_spiflash_core_litespimmap_bus_adr, main_soclinux_spiflash_core_litespimmap_byte_count};
            main_soclinux_spiflash_core_litespimmap_source_payload_len <= 5'd24;
            main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value_ce <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= main_soclinux_spiflash_core_litespimmap_bus_adr;
            main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_source_ready) begin
                builder_litespi_next_state <= 3'd5;
            end
        end
        3'd5: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_sink_valid) begin
                if ((main_soclinux_spiflash_core_litespimmap_write_enabled & main_soclinux_spiflash_core_litespimmap_write)) begin
                    builder_litespi_next_state <= 4'd10;
                end else begin
                    if ((main_soclinux_spiflash_core_litespimmap_spi_dummy_bits == 1'd0)) begin
                        builder_litespi_next_state <= 4'd8;
                    end else begin
                        builder_litespi_next_state <= 3'd6;
                    end
                end
            end
        end
        3'd6: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_width <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 1'd0;
            main_soclinux_spiflash_core_litespimmap_source_payload_data <= main_soclinux_spiflash_core_litespimmap_dummy;
            main_soclinux_spiflash_core_litespimmap_source_payload_len <= main_soclinux_spiflash_core_litespimmap_spi_dummy_bits;
            if (main_soclinux_spiflash_core_litespimmap_source_ready) begin
                builder_litespi_next_state <= 3'd7;
            end
        end
        3'd7: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_sink_valid) begin
                builder_litespi_next_state <= 4'd8;
            end
        end
        4'd8: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_last <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_width <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_len <= 6'd32;
            main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 1'd0;
            if (main_soclinux_spiflash_core_litespimmap_source_ready) begin
                builder_litespi_next_state <= 4'd9;
            end
        end
        4'd9: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_bus_dat_r <= {main_soclinux_spiflash_core_litespimmap_sink_payload_data[7:0], main_soclinux_spiflash_core_litespimmap_sink_payload_data[15:8], main_soclinux_spiflash_core_litespimmap_sink_payload_data[23:16], main_soclinux_spiflash_core_litespimmap_sink_payload_data[31:24]};
            if (main_soclinux_spiflash_core_litespimmap_sink_valid) begin
                main_soclinux_spiflash_core_litespimmap_bus_ack <= 1'd1;
                main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= (main_soclinux_spiflash_core_litespimmap_burst_adr + 1'd1);
                main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd1;
                builder_litespi_next_state <= 1'd0;
            end
        end
        4'd10: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_valid <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_width <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_mask <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_source_payload_data <= main_soclinux_spiflash_core_litespimmap_data_write;
            main_soclinux_spiflash_core_litespimmap_source_payload_len <= 4'd8;
            if (main_soclinux_spiflash_core_litespimmap_source_ready) begin
                builder_litespi_next_state <= 4'd11;
            end
        end
        4'd11: begin
            main_soclinux_spiflash_core_litespimmap_request <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_sink_ready <= 1'd1;
            if (main_soclinux_spiflash_core_litespimmap_sink_valid) begin
                if ((main_soclinux_spiflash_core_litespimmap_byte_count != 2'd3)) begin
                    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0 <= {main_soclinux_spiflash_core_litespimmap1, main_soclinux_spiflash_core_litespimmap_write_mask[3:1]};
                    main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0 <= 1'd1;
                    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value <= (main_soclinux_spiflash_core_litespimmap_byte_count + 1'd1);
                    main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce <= 1'd1;
                    main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value1 <= (main_soclinux_spiflash_core_litespimmap_data_write >>> 4'd8);
                    main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value_ce1 <= 1'd1;
                    if (main_soclinux_spiflash_core_litespimmap_write_mask[1]) begin
                        builder_litespi_next_state <= 4'd10;
                    end else begin
                        main_soclinux_spiflash_core_litespimmap_request <= 1'd0;
                        main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd0;
                        main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd1;
                        builder_litespi_next_state <= 1'd1;
                    end
                end else begin
                    main_soclinux_spiflash_core_litespimmap_bus_ack <= 1'd1;
                    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value <= (main_soclinux_spiflash_core_litespimmap_burst_adr + 1'd1);
                    main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce <= 1'd1;
                    builder_litespi_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_spiflash_core_litespimmap_wait <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value <= (main_soclinux_spiflash_core_litespimmap_burst_cs & (~main_soclinux_spiflash_core_litespimmap_done));
            main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value_ce <= 1'd1;
            main_soclinux_spiflash_core_litespimmap_request <= main_soclinux_spiflash_core_litespimmap_burst_cs;
            if ((main_soclinux_spiflash_core_litespimmap_bus_cyc & main_soclinux_spiflash_core_litespimmap_bus_stb)) begin
                main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value <= 1'd0;
                main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce <= 1'd1;
                if ((~main_soclinux_spiflash_core_litespimmap_bus_we)) begin
                    if (((main_soclinux_spiflash_core_litespimmap_burst_cs & (main_soclinux_spiflash_core_litespimmap_bus_adr == main_soclinux_spiflash_core_litespimmap_burst_adr)) & ((~main_soclinux_spiflash_core_litespimmap_write_enabled) | (~main_soclinux_spiflash_core_litespimmap_write)))) begin
                        builder_litespi_next_state <= 4'd8;
                    end else begin
                        main_soclinux_spiflash_core_litespimmap_request <= 1'd0;
                        builder_litespi_next_state <= 2'd2;
                    end
                    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd0;
                    main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd1;
                end else begin
                    if (main_soclinux_spiflash_core_litespimmap_write_enabled) begin
                        main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0 <= main_soclinux_spiflash_core_litespimmap_bus_sel;
                        main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0 <= 1'd1;
                        main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value1 <= main_soclinux_spiflash_core_litespimmap_bus_dat_w;
                        main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value_ce1 <= 1'd1;
                        if ((((main_soclinux_spiflash_core_litespimmap_burst_cs & (main_soclinux_spiflash_core_litespimmap_bus_adr == main_soclinux_spiflash_core_litespimmap_burst_adr)) & main_soclinux_spiflash_core_litespimmap_bus_sel[0]) & main_soclinux_spiflash_core_litespimmap_write)) begin
                            builder_litespi_next_state <= 4'd10;
                        end else begin
                            main_soclinux_spiflash_core_litespimmap_request <= 1'd0;
                            builder_litespi_next_state <= 1'd1;
                        end
                        main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value <= 1'd1;
                        main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce <= 1'd1;
                    end
                end
            end
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 8'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led_n7, user_led_n6, user_led_n5, user_led_n4, user_led_n3, user_led_n2, user_led_n1, user_led_n0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
assign card_detect_status0 = sdcard_cd;
assign sdpads_clk = ((((init_pads_out_payload_clk | cmdw_pads_out_payload_clk) | cmdr_pads_out_payload_clk) | dataw_pads_out_payload_clk) | datar_pads_out_payload_clk);
assign sdpads_cmd_oe = ((((init_pads_out_payload_cmd_oe | cmdw_pads_out_payload_cmd_oe) | cmdr_pads_out_payload_cmd_oe) | dataw_pads_out_payload_cmd_oe) | datar_pads_out_payload_cmd_oe);
assign sdpads_cmd_o = ((((init_pads_out_payload_cmd_o | cmdw_pads_out_payload_cmd_o) | cmdr_pads_out_payload_cmd_o) | dataw_pads_out_payload_cmd_o) | datar_pads_out_payload_cmd_o);
assign sdpads_data_oe = ((((init_pads_out_payload_data_oe | cmdw_pads_out_payload_data_oe) | cmdr_pads_out_payload_data_oe) | dataw_pads_out_payload_data_oe) | datar_pads_out_payload_data_oe);
assign sdpads_data_o = ((((init_pads_out_payload_data_o | cmdw_pads_out_payload_data_o) | cmdr_pads_out_payload_data_o) | dataw_pads_out_payload_data_o) | datar_pads_out_payload_data_o);
assign init_pads_out_ready = clocker_ce;
assign cmdw_pads_out_ready = clocker_ce;
assign cmdr_pads_out_ready = clocker_ce;
assign dataw_pads_out_ready = clocker_ce;
assign datar_pads_out_ready = clocker_ce;
assign clocker_clk_en = sdpads_clk;
assign init_pads_in_valid = sdpads_data_i_ce;
assign init_pads_in_payload_cmd_i = sdpads_cmd_i;
assign init_pads_in_payload_data_i = sdpads_data_i;
assign cmdw_pads_in_valid = sdpads_data_i_ce;
assign cmdw_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdw_pads_in_payload_data_i = sdpads_data_i;
assign cmdr_pads_in_pads_in_valid = sdpads_data_i_ce;
assign cmdr_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign cmdr_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign dataw_pads_in_pads_in_valid = sdpads_data_i_ce;
assign dataw_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign dataw_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign datar_pads_in_pads_in_valid = sdpads_data_i_ce;
assign datar_pads_in_pads_in_payload_cmd_i = sdpads_cmd_i;
assign datar_pads_in_pads_in_payload_data_i = sdpads_data_i;
assign clocker_stop = (dataw_stop | datar_stop);
assign clocker_ce = (clocker_clk1 & (~clocker_clk_d));
always @(*) begin
    clocker_ce_latched <= 1'd0;
    if (clocker_clk_d) begin
        clocker_ce_latched <= clocker_clk_en;
    end else begin
        clocker_ce_latched <= clocker_ce_delayed;
    end
end
assign clocker_clk0 = ((~clocker_clk1) & clocker_ce_latched);
always @(*) begin
    builder_sdphyinit_next_state <= 1'd0;
    init_count_sdphyinit_next_value <= 8'd0;
    init_count_sdphyinit_next_value_ce <= 1'd0;
    init_pads_out_payload_clk <= 1'd0;
    init_pads_out_payload_cmd_o <= 1'd0;
    init_pads_out_payload_cmd_oe <= 1'd0;
    init_pads_out_payload_data_o <= 4'd0;
    init_pads_out_payload_data_oe <= 1'd0;
    builder_sdphyinit_next_state <= builder_sdphyinit_state;
    case (builder_sdphyinit_state)
        1'd1: begin
            init_pads_out_payload_clk <= 1'd1;
            init_pads_out_payload_cmd_oe <= 1'd1;
            init_pads_out_payload_cmd_o <= 1'd1;
            init_pads_out_payload_data_oe <= 1'd1;
            init_pads_out_payload_data_o <= 4'd15;
            if (init_pads_out_ready) begin
                init_count_sdphyinit_next_value <= (init_count + 1'd1);
                init_count_sdphyinit_next_value_ce <= 1'd1;
                if ((init_count == 7'd79)) begin
                    builder_sdphyinit_next_state <= 1'd0;
                end
            end
        end
        default: begin
            init_count_sdphyinit_next_value <= 1'd0;
            init_count_sdphyinit_next_value_ce <= 1'd1;
            if (init_initialize_re) begin
                builder_sdphyinit_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_sdphycmdw_next_state <= 2'd0;
    cmdw_count_sdphycmdw_next_value <= 8'd0;
    cmdw_count_sdphycmdw_next_value_ce <= 1'd0;
    cmdw_done <= 1'd0;
    cmdw_pads_out_payload_clk <= 1'd0;
    cmdw_pads_out_payload_cmd_o <= 1'd0;
    cmdw_pads_out_payload_cmd_oe <= 1'd0;
    cmdw_sink_ready <= 1'd0;
    builder_sdphycmdw_next_state <= builder_sdphycmdw_state;
    case (builder_sdphycmdw_state)
        1'd1: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            case (cmdw_count)
                1'd0: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[7];
                end
                1'd1: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[6];
                end
                2'd2: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[5];
                end
                2'd3: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[4];
                end
                3'd4: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[3];
                end
                3'd5: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[2];
                end
                3'd6: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[1];
                end
                3'd7: begin
                    cmdw_pads_out_payload_cmd_o <= cmdw_sink_payload_data[0];
                end
            endcase
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    if ((cmdw_sink_last & (cmdw_sink_payload_cmd_type == 1'd0))) begin
                        builder_sdphycmdw_next_state <= 2'd2;
                    end else begin
                        cmdw_sink_ready <= 1'd1;
                        builder_sdphycmdw_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            cmdw_pads_out_payload_clk <= 1'd1;
            cmdw_pads_out_payload_cmd_oe <= 1'd1;
            cmdw_pads_out_payload_cmd_o <= 1'd1;
            if (cmdw_pads_out_ready) begin
                cmdw_count_sdphycmdw_next_value <= (cmdw_count + 1'd1);
                cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((cmdw_count == 3'd7)) begin
                    cmdw_sink_ready <= 1'd1;
                    builder_sdphycmdw_next_state <= 1'd0;
                end
            end
        end
        default: begin
            cmdw_count_sdphycmdw_next_value <= 1'd0;
            cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
            if ((cmdw_sink_valid & cmdw_pads_out_ready)) begin
                builder_sdphycmdw_next_state <= 1'd1;
            end else begin
                cmdw_done <= 1'd1;
            end
        end
    endcase
end
assign cmdr_cmdr_pads_in_valid = cmdr_pads_in_pads_in_valid;
assign cmdr_pads_in_pads_in_ready = cmdr_cmdr_pads_in_ready;
assign cmdr_cmdr_pads_in_first = cmdr_pads_in_pads_in_first;
assign cmdr_cmdr_pads_in_last = cmdr_pads_in_pads_in_last;
assign cmdr_cmdr_pads_in_payload_clk = cmdr_pads_in_pads_in_payload_clk;
assign cmdr_cmdr_pads_in_payload_cmd_i = cmdr_pads_in_pads_in_payload_cmd_i;
assign cmdr_cmdr_pads_in_payload_cmd_o = cmdr_pads_in_pads_in_payload_cmd_o;
assign cmdr_cmdr_pads_in_payload_cmd_oe = cmdr_pads_in_pads_in_payload_cmd_oe;
assign cmdr_cmdr_pads_in_payload_data_i = cmdr_pads_in_pads_in_payload_data_i;
assign cmdr_cmdr_pads_in_payload_data_o = cmdr_pads_in_pads_in_payload_data_o;
assign cmdr_cmdr_pads_in_payload_data_oe = cmdr_pads_in_pads_in_payload_data_oe;
assign cmdr_cmdr_pads_in_payload_data_i_ce = cmdr_pads_in_pads_in_payload_data_i_ce;
assign cmdr_cmdr_start = (cmdr_cmdr_pads_in_payload_cmd_i == 1'd0);
assign cmdr_cmdr_converter_converter_sink_valid = (cmdr_cmdr_pads_in_valid & (cmdr_cmdr_start | cmdr_cmdr_run));
assign cmdr_cmdr_converter_converter_sink_payload_data = cmdr_cmdr_pads_in_payload_cmd_i;
assign cmdr_cmdr_buf_sink_sink_valid = cmdr_cmdr_converter_source_source_valid;
assign cmdr_cmdr_converter_source_source_ready = cmdr_cmdr_buf_sink_sink_ready;
assign cmdr_cmdr_buf_sink_sink_first = cmdr_cmdr_converter_source_source_first;
assign cmdr_cmdr_buf_sink_sink_last = cmdr_cmdr_converter_source_source_last;
assign cmdr_cmdr_buf_sink_sink_payload_data = cmdr_cmdr_converter_source_source_payload_data;
assign cmdr_cmdr_source_valid = cmdr_cmdr_buf_source_source_valid;
assign cmdr_cmdr_buf_source_source_ready = cmdr_cmdr_source_ready;
assign cmdr_cmdr_source_first = cmdr_cmdr_buf_source_source_first;
assign cmdr_cmdr_source_last = cmdr_cmdr_buf_source_source_last;
assign cmdr_cmdr_source_payload_data = cmdr_cmdr_buf_source_source_payload_data;
assign cmdr_cmdr_converter_source_source_valid = cmdr_cmdr_converter_converter_source_valid;
assign cmdr_cmdr_converter_converter_source_ready = cmdr_cmdr_converter_source_source_ready;
assign cmdr_cmdr_converter_source_source_first = cmdr_cmdr_converter_converter_source_first;
assign cmdr_cmdr_converter_source_source_last = cmdr_cmdr_converter_converter_source_last;
assign cmdr_cmdr_converter_source_source_payload_data = cmdr_cmdr_converter_converter_source_payload_data;
assign cmdr_cmdr_converter_converter_sink_ready = ((~cmdr_cmdr_converter_converter_strobe_all) | cmdr_cmdr_converter_converter_source_ready);
assign cmdr_cmdr_converter_converter_source_valid = cmdr_cmdr_converter_converter_strobe_all;
assign cmdr_cmdr_converter_converter_load_part = (cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_ready = ((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready);
assign cmdr_cmdr_buf_pipe_valid_sink_valid = cmdr_cmdr_buf_sink_sink_valid;
assign cmdr_cmdr_buf_sink_sink_ready = cmdr_cmdr_buf_pipe_valid_sink_ready;
assign cmdr_cmdr_buf_pipe_valid_sink_first = cmdr_cmdr_buf_sink_sink_first;
assign cmdr_cmdr_buf_pipe_valid_sink_last = cmdr_cmdr_buf_sink_sink_last;
assign cmdr_cmdr_buf_pipe_valid_sink_payload_data = cmdr_cmdr_buf_sink_sink_payload_data;
assign cmdr_cmdr_buf_source_source_valid = cmdr_cmdr_buf_pipe_valid_source_valid;
assign cmdr_cmdr_buf_pipe_valid_source_ready = cmdr_cmdr_buf_source_source_ready;
assign cmdr_cmdr_buf_source_source_first = cmdr_cmdr_buf_pipe_valid_source_first;
assign cmdr_cmdr_buf_source_source_last = cmdr_cmdr_buf_pipe_valid_source_last;
assign cmdr_cmdr_buf_source_source_payload_data = cmdr_cmdr_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphycmdr_next_state <= 3'd0;
    cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
    cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
    cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd0;
    cmdr_cmdr_source_ready <= 1'd0;
    cmdr_count_sdphycmdr_next_value1 <= 8'd0;
    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd0;
    cmdr_pads_out_payload_clk <= 1'd0;
    cmdr_pads_out_payload_cmd_o <= 1'd0;
    cmdr_pads_out_payload_cmd_oe <= 1'd0;
    cmdr_sink_ready <= 1'd0;
    cmdr_source_source_last <= 1'd0;
    cmdr_source_source_payload_data <= 8'd0;
    cmdr_source_source_payload_status <= 3'd0;
    cmdr_source_source_valid <= 1'd0;
    cmdr_timeout_sdphycmdr_next_value0 <= 32'd0;
    cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd0;
    builder_sdphycmdr_next_state <= builder_sdphycmdr_state;
    case (builder_sdphycmdr_state)
        1'd1: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd0;
            cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
            if (cmdr_cmdr_source_valid) begin
                builder_sdphycmdr_next_state <= 2'd2;
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd2: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_source_source_valid <= cmdr_cmdr_source_valid;
            cmdr_source_source_payload_status <= 1'd0;
            cmdr_source_source_last <= (cmdr_count == (cmdr_sink_payload_length - 1'd1));
            cmdr_source_source_payload_data <= cmdr_cmdr_source_payload_data;
            if ((cmdr_cmdr_source_valid & cmdr_source_source_ready)) begin
                cmdr_cmdr_source_ready <= 1'd1;
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if (cmdr_source_source_last) begin
                    cmdr_sink_ready <= 1'd1;
                    if ((cmdr_sink_payload_cmd_type == 2'd3)) begin
                        cmdr_source_source_valid <= 1'd0;
                        cmdr_timeout_sdphycmdr_next_value0 <= 25'd24000000;
                        cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
                        builder_sdphycmdr_next_state <= 2'd3;
                    end else begin
                        if ((cmdr_sink_payload_data_type == 1'd0)) begin
                            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                            builder_sdphycmdr_next_state <= 3'd4;
                        end else begin
                            builder_sdphycmdr_next_state <= 1'd0;
                        end
                    end
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd3: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            if ((cmdr_pads_in_pads_in_valid & cmdr_pads_in_pads_in_payload_data_i[0])) begin
                cmdr_busy_sdphycmdr_next_value2 <= 1'd0;
                cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            end
            if ((~cmdr_busy)) begin
                cmdr_source_source_valid <= 1'd1;
                cmdr_source_source_last <= 1'd1;
                cmdr_source_source_payload_status <= 1'd0;
                if (cmdr_source_source_ready) begin
                    cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                    cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                    builder_sdphycmdr_next_state <= 3'd4;
                end
            end
            cmdr_timeout_sdphycmdr_next_value0 <= (cmdr_timeout - 1'd1);
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((cmdr_timeout == 1'd0)) begin
                builder_sdphycmdr_next_state <= 3'd5;
            end
        end
        3'd4: begin
            cmdr_pads_out_payload_clk <= 1'd1;
            cmdr_pads_out_payload_cmd_oe <= 1'd1;
            cmdr_pads_out_payload_cmd_o <= 1'd1;
            if (cmdr_pads_out_ready) begin
                cmdr_count_sdphycmdr_next_value1 <= (cmdr_count + 1'd1);
                cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if ((cmdr_count == 3'd7)) begin
                    builder_sdphycmdr_next_state <= 1'd0;
                end
            end
        end
        3'd5: begin
            cmdr_sink_ready <= 1'd1;
            cmdr_source_source_valid <= 1'd1;
            cmdr_source_source_last <= 1'd1;
            cmdr_source_source_payload_status <= 1'd1;
            if (cmdr_source_source_ready) begin
                builder_sdphycmdr_next_state <= 1'd0;
            end
        end
        default: begin
            cmdr_timeout_sdphycmdr_next_value0 <= 25'd24000000;
            cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            cmdr_count_sdphycmdr_next_value1 <= 1'd0;
            cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value2 <= 1'd1;
            cmdr_busy_sdphycmdr_next_value_ce2 <= 1'd1;
            if (((cmdr_sink_valid & cmdr_pads_out_ready) & cmdw_done)) begin
                cmdr_cmdr_reset_sdphycmdr_next_value3 <= 1'd1;
                cmdr_cmdr_reset_sdphycmdr_next_value_ce3 <= 1'd1;
                builder_sdphycmdr_next_state <= 1'd1;
            end
        end
    endcase
end
assign dataw_accepted0 = dataw_accepted1;
assign dataw_crc_error0 = dataw_crc_error1;
assign dataw_write_error0 = dataw_write_error1;
assign dataw_crc_pads_in_valid = dataw_pads_in_pads_in_valid;
assign dataw_crc_pads_in_ready = dataw_pads_in_pads_in_ready;
assign dataw_crc_pads_in_first = dataw_pads_in_pads_in_first;
assign dataw_crc_pads_in_last = dataw_pads_in_pads_in_last;
assign dataw_crc_pads_in_payload_clk = dataw_pads_in_pads_in_payload_clk;
assign dataw_crc_pads_in_payload_cmd_i = dataw_pads_in_pads_in_payload_cmd_i;
assign dataw_crc_pads_in_payload_cmd_o = dataw_pads_in_pads_in_payload_cmd_o;
assign dataw_crc_pads_in_payload_cmd_oe = dataw_pads_in_pads_in_payload_cmd_oe;
assign dataw_crc_pads_in_payload_data_i = dataw_pads_in_pads_in_payload_data_i;
assign dataw_crc_pads_in_payload_data_o = dataw_pads_in_pads_in_payload_data_o;
assign dataw_crc_pads_in_payload_data_oe = dataw_pads_in_pads_in_payload_data_oe;
assign dataw_crc_pads_in_payload_data_i_ce = dataw_pads_in_pads_in_payload_data_i_ce;
assign dataw_crc_start = (dataw_crc_pads_in_payload_data_i[0] == 1'd0);
assign dataw_crc_converter_converter_sink_valid = (dataw_crc_pads_in_valid & dataw_crc_run);
assign dataw_crc_converter_converter_sink_payload_data = dataw_crc_pads_in_payload_data_i[0];
assign dataw_crc_buf_sink_sink_valid = dataw_crc_converter_source_source_valid;
assign dataw_crc_converter_source_source_ready = dataw_crc_buf_sink_sink_ready;
assign dataw_crc_buf_sink_sink_first = dataw_crc_converter_source_source_first;
assign dataw_crc_buf_sink_sink_last = dataw_crc_converter_source_source_last;
assign dataw_crc_buf_sink_sink_payload_data = dataw_crc_converter_source_source_payload_data;
assign dataw_crc_source_valid = dataw_crc_buf_source_source_valid;
assign dataw_crc_buf_source_source_ready = dataw_crc_source_ready;
assign dataw_crc_source_first = dataw_crc_buf_source_source_first;
assign dataw_crc_source_last = dataw_crc_buf_source_source_last;
assign dataw_crc_source_payload_data = dataw_crc_buf_source_source_payload_data;
assign dataw_crc_converter_source_source_valid = dataw_crc_converter_converter_source_valid;
assign dataw_crc_converter_converter_source_ready = dataw_crc_converter_source_source_ready;
assign dataw_crc_converter_source_source_first = dataw_crc_converter_converter_source_first;
assign dataw_crc_converter_source_source_last = dataw_crc_converter_converter_source_last;
assign dataw_crc_converter_source_source_payload_data = dataw_crc_converter_converter_source_payload_data;
assign dataw_crc_converter_converter_sink_ready = ((~dataw_crc_converter_converter_strobe_all) | dataw_crc_converter_converter_source_ready);
assign dataw_crc_converter_converter_source_valid = dataw_crc_converter_converter_strobe_all;
assign dataw_crc_converter_converter_load_part = (dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready);
assign dataw_crc_buf_pipe_valid_sink_ready = ((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready);
assign dataw_crc_buf_pipe_valid_sink_valid = dataw_crc_buf_sink_sink_valid;
assign dataw_crc_buf_sink_sink_ready = dataw_crc_buf_pipe_valid_sink_ready;
assign dataw_crc_buf_pipe_valid_sink_first = dataw_crc_buf_sink_sink_first;
assign dataw_crc_buf_pipe_valid_sink_last = dataw_crc_buf_sink_sink_last;
assign dataw_crc_buf_pipe_valid_sink_payload_data = dataw_crc_buf_sink_sink_payload_data;
assign dataw_crc_buf_source_source_valid = dataw_crc_buf_pipe_valid_source_valid;
assign dataw_crc_buf_pipe_valid_source_ready = dataw_crc_buf_source_source_ready;
assign dataw_crc_buf_source_source_first = dataw_crc_buf_pipe_valid_source_first;
assign dataw_crc_buf_source_source_last = dataw_crc_buf_pipe_valid_source_last;
assign dataw_crc_buf_source_source_payload_data = dataw_crc_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphydataw_next_state <= 3'd0;
    dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
    dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd0;
    dataw_count_sdphydataw_next_value3 <= 8'd0;
    dataw_count_sdphydataw_next_value_ce3 <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
    dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd0;
    dataw_crc_reset <= 1'd0;
    dataw_pads_out_payload_clk <= 1'd0;
    dataw_pads_out_payload_cmd_o <= 1'd0;
    dataw_pads_out_payload_cmd_oe <= 1'd0;
    dataw_pads_out_payload_data_o <= 4'd0;
    dataw_pads_out_payload_data_oe <= 1'd0;
    dataw_sink_ready <= 1'd0;
    dataw_stop <= 1'd0;
    dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
    dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd0;
    builder_sdphydataw_next_state <= builder_sdphydataw_state;
    case (builder_sdphydataw_state)
        1'd1: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_cmd_oe <= 1'd1;
            dataw_pads_out_payload_cmd_o <= 1'd1;
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 3'd7)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    builder_sdphydataw_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 1'd0;
            if (dataw_pads_out_ready) begin
                builder_sdphydataw_next_state <= 2'd3;
            end
        end
        2'd3: begin
            dataw_stop <= (~dataw_sink_valid);
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            case (dataw_count)
                1'd0: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[7:4];
                end
                1'd1: begin
                    dataw_pads_out_payload_data_o <= dataw_sink_payload_data[3:0];
                end
            endcase
            if (dataw_pads_out_ready) begin
                dataw_count_sdphydataw_next_value3 <= (dataw_count + 1'd1);
                dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                if ((dataw_count == 1'd1)) begin
                    dataw_count_sdphydataw_next_value3 <= 1'd0;
                    dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
                    if (dataw_sink_last) begin
                        builder_sdphydataw_next_state <= 3'd4;
                    end else begin
                        dataw_sink_ready <= 1'd1;
                    end
                end
            end
        end
        3'd4: begin
            dataw_pads_out_payload_clk <= 1'd1;
            dataw_pads_out_payload_data_oe <= 1'd1;
            dataw_pads_out_payload_data_o <= 4'd15;
            if (dataw_pads_out_ready) begin
                dataw_crc_reset <= 1'd1;
                builder_sdphydataw_next_state <= 3'd5;
            end
        end
        3'd5: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if (dataw_crc_source_valid) begin
                dataw_accepted1_sdphydataw_next_value0 <= (dataw_crc_source_payload_data[7:5] == 2'd2);
                dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
                dataw_crc_error1_sdphydataw_next_value1 <= (dataw_crc_source_payload_data[7:5] == 3'd5);
                dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
                dataw_write_error1_sdphydataw_next_value2 <= (dataw_crc_source_payload_data[7:5] == 3'd6);
                dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
                builder_sdphydataw_next_state <= 3'd6;
            end
        end
        3'd6: begin
            dataw_pads_out_payload_clk <= 1'd1;
            if ((dataw_pads_in_pads_in_valid & dataw_pads_in_pads_in_payload_data_i[0])) begin
                dataw_sink_ready <= 1'd1;
                builder_sdphydataw_next_state <= 1'd0;
            end
        end
        default: begin
            dataw_accepted1_sdphydataw_next_value0 <= 1'd0;
            dataw_accepted1_sdphydataw_next_value_ce0 <= 1'd1;
            dataw_crc_error1_sdphydataw_next_value1 <= 1'd0;
            dataw_crc_error1_sdphydataw_next_value_ce1 <= 1'd1;
            dataw_write_error1_sdphydataw_next_value2 <= 1'd0;
            dataw_write_error1_sdphydataw_next_value_ce2 <= 1'd1;
            dataw_count_sdphydataw_next_value3 <= 1'd0;
            dataw_count_sdphydataw_next_value_ce3 <= 1'd1;
            if ((dataw_sink_valid & dataw_pads_out_ready)) begin
                builder_sdphydataw_next_state <= 1'd1;
            end
        end
    endcase
end
assign datar_datar_pads_in_valid = datar_pads_in_pads_in_valid;
assign datar_pads_in_pads_in_ready = datar_datar_pads_in_ready;
assign datar_datar_pads_in_first = datar_pads_in_pads_in_first;
assign datar_datar_pads_in_last = datar_pads_in_pads_in_last;
assign datar_datar_pads_in_payload_clk = datar_pads_in_pads_in_payload_clk;
assign datar_datar_pads_in_payload_cmd_i = datar_pads_in_pads_in_payload_cmd_i;
assign datar_datar_pads_in_payload_cmd_o = datar_pads_in_pads_in_payload_cmd_o;
assign datar_datar_pads_in_payload_cmd_oe = datar_pads_in_pads_in_payload_cmd_oe;
assign datar_datar_pads_in_payload_data_i = datar_pads_in_pads_in_payload_data_i;
assign datar_datar_pads_in_payload_data_o = datar_pads_in_pads_in_payload_data_o;
assign datar_datar_pads_in_payload_data_oe = datar_pads_in_pads_in_payload_data_oe;
assign datar_datar_pads_in_payload_data_i_ce = datar_pads_in_pads_in_payload_data_i_ce;
assign datar_datar_start = (datar_datar_pads_in_payload_data_i == 1'd0);
assign datar_datar_converter_converter_sink_valid = (datar_datar_pads_in_valid & datar_datar_run);
assign datar_datar_converter_converter_sink_payload_data = datar_datar_pads_in_payload_data_i;
assign datar_datar_buf_sink_sink_valid = datar_datar_converter_source_source_valid;
assign datar_datar_converter_source_source_ready = datar_datar_buf_sink_sink_ready;
assign datar_datar_buf_sink_sink_first = datar_datar_converter_source_source_first;
assign datar_datar_buf_sink_sink_last = datar_datar_converter_source_source_last;
assign datar_datar_buf_sink_sink_payload_data = datar_datar_converter_source_source_payload_data;
assign datar_datar_source_valid = datar_datar_buf_source_source_valid;
assign datar_datar_buf_source_source_ready = datar_datar_source_ready;
assign datar_datar_source_first = datar_datar_buf_source_source_first;
assign datar_datar_source_last = datar_datar_buf_source_source_last;
assign datar_datar_source_payload_data = datar_datar_buf_source_source_payload_data;
assign datar_datar_converter_source_source_valid = datar_datar_converter_converter_source_valid;
assign datar_datar_converter_converter_source_ready = datar_datar_converter_source_source_ready;
assign datar_datar_converter_source_source_first = datar_datar_converter_converter_source_first;
assign datar_datar_converter_source_source_last = datar_datar_converter_converter_source_last;
assign datar_datar_converter_source_source_payload_data = datar_datar_converter_converter_source_payload_data;
assign datar_datar_converter_converter_sink_ready = ((~datar_datar_converter_converter_strobe_all) | datar_datar_converter_converter_source_ready);
assign datar_datar_converter_converter_source_valid = datar_datar_converter_converter_strobe_all;
assign datar_datar_converter_converter_load_part = (datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready);
assign datar_datar_buf_pipe_valid_sink_ready = ((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready);
assign datar_datar_buf_pipe_valid_sink_valid = datar_datar_buf_sink_sink_valid;
assign datar_datar_buf_sink_sink_ready = datar_datar_buf_pipe_valid_sink_ready;
assign datar_datar_buf_pipe_valid_sink_first = datar_datar_buf_sink_sink_first;
assign datar_datar_buf_pipe_valid_sink_last = datar_datar_buf_sink_sink_last;
assign datar_datar_buf_pipe_valid_sink_payload_data = datar_datar_buf_sink_sink_payload_data;
assign datar_datar_buf_source_source_valid = datar_datar_buf_pipe_valid_source_valid;
assign datar_datar_buf_pipe_valid_source_ready = datar_datar_buf_source_source_ready;
assign datar_datar_buf_source_source_first = datar_datar_buf_pipe_valid_source_first;
assign datar_datar_buf_source_source_last = datar_datar_buf_pipe_valid_source_last;
assign datar_datar_buf_source_source_payload_data = datar_datar_buf_pipe_valid_source_payload_data;
always @(*) begin
    builder_sdphydatar_next_state <= 3'd0;
    datar_count_sdphydatar_next_value0 <= 10'd0;
    datar_count_sdphydatar_next_value_ce0 <= 1'd0;
    datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
    datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd0;
    datar_datar_source_ready <= 1'd0;
    datar_pads_out_payload_clk <= 1'd0;
    datar_sink_ready <= 1'd0;
    datar_source_source_first <= 1'd0;
    datar_source_source_last <= 1'd0;
    datar_source_source_payload_data <= 8'd0;
    datar_source_source_payload_status <= 3'd0;
    datar_source_source_valid <= 1'd0;
    datar_stop <= 1'd0;
    datar_timeout_sdphydatar_next_value1 <= 32'd0;
    datar_timeout_sdphydatar_next_value_ce1 <= 1'd0;
    builder_sdphydatar_next_state <= builder_sdphydatar_state;
    case (builder_sdphydatar_state)
        1'd1: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_datar_reset_sdphydatar_next_value2 <= 1'd0;
            datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if (datar_datar_source_valid) begin
                builder_sdphydatar_next_state <= 2'd2;
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd2: begin
            datar_pads_out_payload_clk <= 1'd1;
            datar_source_source_valid <= datar_datar_source_valid;
            datar_source_source_payload_status <= 1'd0;
            datar_source_source_first <= (datar_count == 1'd0);
            datar_source_source_last <= (datar_count == ((datar_sink_payload_block_length + 4'd8) - 1'd1));
            datar_source_source_payload_data <= datar_datar_source_payload_data;
            if (datar_source_source_valid) begin
                if (datar_source_source_ready) begin
                    datar_datar_source_ready <= 1'd1;
                    datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                    datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                    if (datar_source_source_last) begin
                        datar_sink_ready <= 1'd1;
                        if (datar_sink_last) begin
                            datar_count_sdphydatar_next_value0 <= 1'd0;
                            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                            builder_sdphydatar_next_state <= 2'd3;
                        end else begin
                            builder_sdphydatar_next_state <= 1'd0;
                        end
                    end
                end else begin
                    datar_stop <= 1'd1;
                end
            end
            datar_timeout_sdphydatar_next_value1 <= (datar_timeout - 1'd1);
            datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
            if ((datar_timeout == 1'd0)) begin
                datar_sink_ready <= 1'd1;
                builder_sdphydatar_next_state <= 3'd4;
            end
        end
        2'd3: begin
            datar_pads_out_payload_clk <= 1'd1;
            if (datar_pads_out_ready) begin
                datar_count_sdphydatar_next_value0 <= (datar_count + 1'd1);
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                if ((datar_count == 6'd39)) begin
                    builder_sdphydatar_next_state <= 1'd0;
                end
            end
        end
        3'd4: begin
            datar_source_source_valid <= 1'd1;
            datar_source_source_payload_status <= 1'd1;
            datar_source_source_last <= 1'd1;
            if (datar_source_source_ready) begin
                builder_sdphydatar_next_state <= 1'd0;
            end
        end
        default: begin
            datar_count_sdphydatar_next_value0 <= 1'd0;
            datar_count_sdphydatar_next_value_ce0 <= 1'd1;
            if ((datar_sink_valid & datar_pads_out_ready)) begin
                datar_pads_out_payload_clk <= 1'd1;
                datar_timeout_sdphydatar_next_value1 <= 32'd24000000;
                datar_timeout_sdphydatar_next_value_ce1 <= 1'd1;
                datar_count_sdphydatar_next_value0 <= 1'd0;
                datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value2 <= 1'd1;
                datar_datar_reset_sdphydatar_next_value_ce2 <= 1'd1;
                builder_sdphydatar_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdpads_data_i_ce = (clk_i & (~clk_i_d));
assign sdcard_core_crc16_inserter_sink_valid = sdcard_core_sink_sink_valid0;
assign sdcard_core_sink_sink_ready0 = sdcard_core_crc16_inserter_sink_ready;
assign sdcard_core_crc16_inserter_sink_first = sdcard_core_sink_sink_first0;
assign sdcard_core_crc16_inserter_sink_last = sdcard_core_sink_sink_last0;
assign sdcard_core_crc16_inserter_sink_payload_data = sdcard_core_sink_sink_payload_data0;
assign sdcard_core_source_source_valid0 = sdcard_core_source_source_valid1;
assign sdcard_core_source_source_ready1 = sdcard_core_source_source_ready0;
assign sdcard_core_source_source_first0 = sdcard_core_source_source_first1;
assign sdcard_core_source_source_last0 = sdcard_core_source_source_last1;
assign sdcard_core_source_source_payload_data0 = sdcard_core_source_source_payload_data1;
assign sdcard_core_cmd_type = sdcard_core_csrfield_cmd_type;
assign sdcard_core_data_type = sdcard_core_csrfield_data_type;
assign sdcard_core_cmd = sdcard_core_csrfield_cmd;
assign sdcard_core_csrfield_done0 = sdcard_core_cmd_done;
assign sdcard_core_csrfield_error0 = sdcard_core_cmd_error;
assign sdcard_core_csrfield_timeout0 = sdcard_core_cmd_timeout;
assign sdcard_core_csrfield_crc0 = 1'd0;
assign sdcard_core_csrfield_done1 = sdcard_core_data_done;
assign sdcard_core_csrfield_error1 = sdcard_core_data_error;
assign sdcard_core_csrfield_timeout1 = sdcard_core_data_timeout;
assign sdcard_core_csrfield_crc1 = 1'd0;
assign sdcard_core_crc7_inserter_crc_din = {1'd0, 1'd1, sdcard_core_cmd, sdcard_core_cmd_argument_storage};
assign sdcard_core_crc7_inserter_crc_reset = 1'd1;
assign sdcard_core_crc7_inserter_crc_enable = 1'd1;
assign sdcard_core_crc7_inserter_crc1 = {sdcard_core_crc7_inserter_crc0[5], sdcard_core_crc7_inserter_crc0[4], sdcard_core_crc7_inserter_crc0[3], (sdcard_core_crc7_inserter_crc0[2] ^ (sdcard_core_crc7_inserter_crc_din[39] ^ sdcard_core_crc7_inserter_crc0[6])), sdcard_core_crc7_inserter_crc0[1], sdcard_core_crc7_inserter_crc0[0], (sdcard_core_crc7_inserter_crc_din[39] ^ sdcard_core_crc7_inserter_crc0[6])};
assign sdcard_core_crc7_inserter_crc2 = {sdcard_core_crc7_inserter_crc1[5], sdcard_core_crc7_inserter_crc1[4], sdcard_core_crc7_inserter_crc1[3], (sdcard_core_crc7_inserter_crc1[2] ^ (sdcard_core_crc7_inserter_crc_din[38] ^ sdcard_core_crc7_inserter_crc1[6])), sdcard_core_crc7_inserter_crc1[1], sdcard_core_crc7_inserter_crc1[0], (sdcard_core_crc7_inserter_crc_din[38] ^ sdcard_core_crc7_inserter_crc1[6])};
assign sdcard_core_crc7_inserter_crc3 = {sdcard_core_crc7_inserter_crc2[5], sdcard_core_crc7_inserter_crc2[4], sdcard_core_crc7_inserter_crc2[3], (sdcard_core_crc7_inserter_crc2[2] ^ (sdcard_core_crc7_inserter_crc_din[37] ^ sdcard_core_crc7_inserter_crc2[6])), sdcard_core_crc7_inserter_crc2[1], sdcard_core_crc7_inserter_crc2[0], (sdcard_core_crc7_inserter_crc_din[37] ^ sdcard_core_crc7_inserter_crc2[6])};
assign sdcard_core_crc7_inserter_crc4 = {sdcard_core_crc7_inserter_crc3[5], sdcard_core_crc7_inserter_crc3[4], sdcard_core_crc7_inserter_crc3[3], (sdcard_core_crc7_inserter_crc3[2] ^ (sdcard_core_crc7_inserter_crc_din[36] ^ sdcard_core_crc7_inserter_crc3[6])), sdcard_core_crc7_inserter_crc3[1], sdcard_core_crc7_inserter_crc3[0], (sdcard_core_crc7_inserter_crc_din[36] ^ sdcard_core_crc7_inserter_crc3[6])};
assign sdcard_core_crc7_inserter_crc5 = {sdcard_core_crc7_inserter_crc4[5], sdcard_core_crc7_inserter_crc4[4], sdcard_core_crc7_inserter_crc4[3], (sdcard_core_crc7_inserter_crc4[2] ^ (sdcard_core_crc7_inserter_crc_din[35] ^ sdcard_core_crc7_inserter_crc4[6])), sdcard_core_crc7_inserter_crc4[1], sdcard_core_crc7_inserter_crc4[0], (sdcard_core_crc7_inserter_crc_din[35] ^ sdcard_core_crc7_inserter_crc4[6])};
assign sdcard_core_crc7_inserter_crc6 = {sdcard_core_crc7_inserter_crc5[5], sdcard_core_crc7_inserter_crc5[4], sdcard_core_crc7_inserter_crc5[3], (sdcard_core_crc7_inserter_crc5[2] ^ (sdcard_core_crc7_inserter_crc_din[34] ^ sdcard_core_crc7_inserter_crc5[6])), sdcard_core_crc7_inserter_crc5[1], sdcard_core_crc7_inserter_crc5[0], (sdcard_core_crc7_inserter_crc_din[34] ^ sdcard_core_crc7_inserter_crc5[6])};
assign sdcard_core_crc7_inserter_crc7 = {sdcard_core_crc7_inserter_crc6[5], sdcard_core_crc7_inserter_crc6[4], sdcard_core_crc7_inserter_crc6[3], (sdcard_core_crc7_inserter_crc6[2] ^ (sdcard_core_crc7_inserter_crc_din[33] ^ sdcard_core_crc7_inserter_crc6[6])), sdcard_core_crc7_inserter_crc6[1], sdcard_core_crc7_inserter_crc6[0], (sdcard_core_crc7_inserter_crc_din[33] ^ sdcard_core_crc7_inserter_crc6[6])};
assign sdcard_core_crc7_inserter_crc8 = {sdcard_core_crc7_inserter_crc7[5], sdcard_core_crc7_inserter_crc7[4], sdcard_core_crc7_inserter_crc7[3], (sdcard_core_crc7_inserter_crc7[2] ^ (sdcard_core_crc7_inserter_crc_din[32] ^ sdcard_core_crc7_inserter_crc7[6])), sdcard_core_crc7_inserter_crc7[1], sdcard_core_crc7_inserter_crc7[0], (sdcard_core_crc7_inserter_crc_din[32] ^ sdcard_core_crc7_inserter_crc7[6])};
assign sdcard_core_crc7_inserter_crc9 = {sdcard_core_crc7_inserter_crc8[5], sdcard_core_crc7_inserter_crc8[4], sdcard_core_crc7_inserter_crc8[3], (sdcard_core_crc7_inserter_crc8[2] ^ (sdcard_core_crc7_inserter_crc_din[31] ^ sdcard_core_crc7_inserter_crc8[6])), sdcard_core_crc7_inserter_crc8[1], sdcard_core_crc7_inserter_crc8[0], (sdcard_core_crc7_inserter_crc_din[31] ^ sdcard_core_crc7_inserter_crc8[6])};
assign sdcard_core_crc7_inserter_crc10 = {sdcard_core_crc7_inserter_crc9[5], sdcard_core_crc7_inserter_crc9[4], sdcard_core_crc7_inserter_crc9[3], (sdcard_core_crc7_inserter_crc9[2] ^ (sdcard_core_crc7_inserter_crc_din[30] ^ sdcard_core_crc7_inserter_crc9[6])), sdcard_core_crc7_inserter_crc9[1], sdcard_core_crc7_inserter_crc9[0], (sdcard_core_crc7_inserter_crc_din[30] ^ sdcard_core_crc7_inserter_crc9[6])};
assign sdcard_core_crc7_inserter_crc11 = {sdcard_core_crc7_inserter_crc10[5], sdcard_core_crc7_inserter_crc10[4], sdcard_core_crc7_inserter_crc10[3], (sdcard_core_crc7_inserter_crc10[2] ^ (sdcard_core_crc7_inserter_crc_din[29] ^ sdcard_core_crc7_inserter_crc10[6])), sdcard_core_crc7_inserter_crc10[1], sdcard_core_crc7_inserter_crc10[0], (sdcard_core_crc7_inserter_crc_din[29] ^ sdcard_core_crc7_inserter_crc10[6])};
assign sdcard_core_crc7_inserter_crc12 = {sdcard_core_crc7_inserter_crc11[5], sdcard_core_crc7_inserter_crc11[4], sdcard_core_crc7_inserter_crc11[3], (sdcard_core_crc7_inserter_crc11[2] ^ (sdcard_core_crc7_inserter_crc_din[28] ^ sdcard_core_crc7_inserter_crc11[6])), sdcard_core_crc7_inserter_crc11[1], sdcard_core_crc7_inserter_crc11[0], (sdcard_core_crc7_inserter_crc_din[28] ^ sdcard_core_crc7_inserter_crc11[6])};
assign sdcard_core_crc7_inserter_crc13 = {sdcard_core_crc7_inserter_crc12[5], sdcard_core_crc7_inserter_crc12[4], sdcard_core_crc7_inserter_crc12[3], (sdcard_core_crc7_inserter_crc12[2] ^ (sdcard_core_crc7_inserter_crc_din[27] ^ sdcard_core_crc7_inserter_crc12[6])), sdcard_core_crc7_inserter_crc12[1], sdcard_core_crc7_inserter_crc12[0], (sdcard_core_crc7_inserter_crc_din[27] ^ sdcard_core_crc7_inserter_crc12[6])};
assign sdcard_core_crc7_inserter_crc14 = {sdcard_core_crc7_inserter_crc13[5], sdcard_core_crc7_inserter_crc13[4], sdcard_core_crc7_inserter_crc13[3], (sdcard_core_crc7_inserter_crc13[2] ^ (sdcard_core_crc7_inserter_crc_din[26] ^ sdcard_core_crc7_inserter_crc13[6])), sdcard_core_crc7_inserter_crc13[1], sdcard_core_crc7_inserter_crc13[0], (sdcard_core_crc7_inserter_crc_din[26] ^ sdcard_core_crc7_inserter_crc13[6])};
assign sdcard_core_crc7_inserter_crc15 = {sdcard_core_crc7_inserter_crc14[5], sdcard_core_crc7_inserter_crc14[4], sdcard_core_crc7_inserter_crc14[3], (sdcard_core_crc7_inserter_crc14[2] ^ (sdcard_core_crc7_inserter_crc_din[25] ^ sdcard_core_crc7_inserter_crc14[6])), sdcard_core_crc7_inserter_crc14[1], sdcard_core_crc7_inserter_crc14[0], (sdcard_core_crc7_inserter_crc_din[25] ^ sdcard_core_crc7_inserter_crc14[6])};
assign sdcard_core_crc7_inserter_crc16 = {sdcard_core_crc7_inserter_crc15[5], sdcard_core_crc7_inserter_crc15[4], sdcard_core_crc7_inserter_crc15[3], (sdcard_core_crc7_inserter_crc15[2] ^ (sdcard_core_crc7_inserter_crc_din[24] ^ sdcard_core_crc7_inserter_crc15[6])), sdcard_core_crc7_inserter_crc15[1], sdcard_core_crc7_inserter_crc15[0], (sdcard_core_crc7_inserter_crc_din[24] ^ sdcard_core_crc7_inserter_crc15[6])};
assign sdcard_core_crc7_inserter_crc17 = {sdcard_core_crc7_inserter_crc16[5], sdcard_core_crc7_inserter_crc16[4], sdcard_core_crc7_inserter_crc16[3], (sdcard_core_crc7_inserter_crc16[2] ^ (sdcard_core_crc7_inserter_crc_din[23] ^ sdcard_core_crc7_inserter_crc16[6])), sdcard_core_crc7_inserter_crc16[1], sdcard_core_crc7_inserter_crc16[0], (sdcard_core_crc7_inserter_crc_din[23] ^ sdcard_core_crc7_inserter_crc16[6])};
assign sdcard_core_crc7_inserter_crc18 = {sdcard_core_crc7_inserter_crc17[5], sdcard_core_crc7_inserter_crc17[4], sdcard_core_crc7_inserter_crc17[3], (sdcard_core_crc7_inserter_crc17[2] ^ (sdcard_core_crc7_inserter_crc_din[22] ^ sdcard_core_crc7_inserter_crc17[6])), sdcard_core_crc7_inserter_crc17[1], sdcard_core_crc7_inserter_crc17[0], (sdcard_core_crc7_inserter_crc_din[22] ^ sdcard_core_crc7_inserter_crc17[6])};
assign sdcard_core_crc7_inserter_crc19 = {sdcard_core_crc7_inserter_crc18[5], sdcard_core_crc7_inserter_crc18[4], sdcard_core_crc7_inserter_crc18[3], (sdcard_core_crc7_inserter_crc18[2] ^ (sdcard_core_crc7_inserter_crc_din[21] ^ sdcard_core_crc7_inserter_crc18[6])), sdcard_core_crc7_inserter_crc18[1], sdcard_core_crc7_inserter_crc18[0], (sdcard_core_crc7_inserter_crc_din[21] ^ sdcard_core_crc7_inserter_crc18[6])};
assign sdcard_core_crc7_inserter_crc20 = {sdcard_core_crc7_inserter_crc19[5], sdcard_core_crc7_inserter_crc19[4], sdcard_core_crc7_inserter_crc19[3], (sdcard_core_crc7_inserter_crc19[2] ^ (sdcard_core_crc7_inserter_crc_din[20] ^ sdcard_core_crc7_inserter_crc19[6])), sdcard_core_crc7_inserter_crc19[1], sdcard_core_crc7_inserter_crc19[0], (sdcard_core_crc7_inserter_crc_din[20] ^ sdcard_core_crc7_inserter_crc19[6])};
assign sdcard_core_crc7_inserter_crc21 = {sdcard_core_crc7_inserter_crc20[5], sdcard_core_crc7_inserter_crc20[4], sdcard_core_crc7_inserter_crc20[3], (sdcard_core_crc7_inserter_crc20[2] ^ (sdcard_core_crc7_inserter_crc_din[19] ^ sdcard_core_crc7_inserter_crc20[6])), sdcard_core_crc7_inserter_crc20[1], sdcard_core_crc7_inserter_crc20[0], (sdcard_core_crc7_inserter_crc_din[19] ^ sdcard_core_crc7_inserter_crc20[6])};
assign sdcard_core_crc7_inserter_crc22 = {sdcard_core_crc7_inserter_crc21[5], sdcard_core_crc7_inserter_crc21[4], sdcard_core_crc7_inserter_crc21[3], (sdcard_core_crc7_inserter_crc21[2] ^ (sdcard_core_crc7_inserter_crc_din[18] ^ sdcard_core_crc7_inserter_crc21[6])), sdcard_core_crc7_inserter_crc21[1], sdcard_core_crc7_inserter_crc21[0], (sdcard_core_crc7_inserter_crc_din[18] ^ sdcard_core_crc7_inserter_crc21[6])};
assign sdcard_core_crc7_inserter_crc23 = {sdcard_core_crc7_inserter_crc22[5], sdcard_core_crc7_inserter_crc22[4], sdcard_core_crc7_inserter_crc22[3], (sdcard_core_crc7_inserter_crc22[2] ^ (sdcard_core_crc7_inserter_crc_din[17] ^ sdcard_core_crc7_inserter_crc22[6])), sdcard_core_crc7_inserter_crc22[1], sdcard_core_crc7_inserter_crc22[0], (sdcard_core_crc7_inserter_crc_din[17] ^ sdcard_core_crc7_inserter_crc22[6])};
assign sdcard_core_crc7_inserter_crc24 = {sdcard_core_crc7_inserter_crc23[5], sdcard_core_crc7_inserter_crc23[4], sdcard_core_crc7_inserter_crc23[3], (sdcard_core_crc7_inserter_crc23[2] ^ (sdcard_core_crc7_inserter_crc_din[16] ^ sdcard_core_crc7_inserter_crc23[6])), sdcard_core_crc7_inserter_crc23[1], sdcard_core_crc7_inserter_crc23[0], (sdcard_core_crc7_inserter_crc_din[16] ^ sdcard_core_crc7_inserter_crc23[6])};
assign sdcard_core_crc7_inserter_crc25 = {sdcard_core_crc7_inserter_crc24[5], sdcard_core_crc7_inserter_crc24[4], sdcard_core_crc7_inserter_crc24[3], (sdcard_core_crc7_inserter_crc24[2] ^ (sdcard_core_crc7_inserter_crc_din[15] ^ sdcard_core_crc7_inserter_crc24[6])), sdcard_core_crc7_inserter_crc24[1], sdcard_core_crc7_inserter_crc24[0], (sdcard_core_crc7_inserter_crc_din[15] ^ sdcard_core_crc7_inserter_crc24[6])};
assign sdcard_core_crc7_inserter_crc26 = {sdcard_core_crc7_inserter_crc25[5], sdcard_core_crc7_inserter_crc25[4], sdcard_core_crc7_inserter_crc25[3], (sdcard_core_crc7_inserter_crc25[2] ^ (sdcard_core_crc7_inserter_crc_din[14] ^ sdcard_core_crc7_inserter_crc25[6])), sdcard_core_crc7_inserter_crc25[1], sdcard_core_crc7_inserter_crc25[0], (sdcard_core_crc7_inserter_crc_din[14] ^ sdcard_core_crc7_inserter_crc25[6])};
assign sdcard_core_crc7_inserter_crc27 = {sdcard_core_crc7_inserter_crc26[5], sdcard_core_crc7_inserter_crc26[4], sdcard_core_crc7_inserter_crc26[3], (sdcard_core_crc7_inserter_crc26[2] ^ (sdcard_core_crc7_inserter_crc_din[13] ^ sdcard_core_crc7_inserter_crc26[6])), sdcard_core_crc7_inserter_crc26[1], sdcard_core_crc7_inserter_crc26[0], (sdcard_core_crc7_inserter_crc_din[13] ^ sdcard_core_crc7_inserter_crc26[6])};
assign sdcard_core_crc7_inserter_crc28 = {sdcard_core_crc7_inserter_crc27[5], sdcard_core_crc7_inserter_crc27[4], sdcard_core_crc7_inserter_crc27[3], (sdcard_core_crc7_inserter_crc27[2] ^ (sdcard_core_crc7_inserter_crc_din[12] ^ sdcard_core_crc7_inserter_crc27[6])), sdcard_core_crc7_inserter_crc27[1], sdcard_core_crc7_inserter_crc27[0], (sdcard_core_crc7_inserter_crc_din[12] ^ sdcard_core_crc7_inserter_crc27[6])};
assign sdcard_core_crc7_inserter_crc29 = {sdcard_core_crc7_inserter_crc28[5], sdcard_core_crc7_inserter_crc28[4], sdcard_core_crc7_inserter_crc28[3], (sdcard_core_crc7_inserter_crc28[2] ^ (sdcard_core_crc7_inserter_crc_din[11] ^ sdcard_core_crc7_inserter_crc28[6])), sdcard_core_crc7_inserter_crc28[1], sdcard_core_crc7_inserter_crc28[0], (sdcard_core_crc7_inserter_crc_din[11] ^ sdcard_core_crc7_inserter_crc28[6])};
assign sdcard_core_crc7_inserter_crc30 = {sdcard_core_crc7_inserter_crc29[5], sdcard_core_crc7_inserter_crc29[4], sdcard_core_crc7_inserter_crc29[3], (sdcard_core_crc7_inserter_crc29[2] ^ (sdcard_core_crc7_inserter_crc_din[10] ^ sdcard_core_crc7_inserter_crc29[6])), sdcard_core_crc7_inserter_crc29[1], sdcard_core_crc7_inserter_crc29[0], (sdcard_core_crc7_inserter_crc_din[10] ^ sdcard_core_crc7_inserter_crc29[6])};
assign sdcard_core_crc7_inserter_crc31 = {sdcard_core_crc7_inserter_crc30[5], sdcard_core_crc7_inserter_crc30[4], sdcard_core_crc7_inserter_crc30[3], (sdcard_core_crc7_inserter_crc30[2] ^ (sdcard_core_crc7_inserter_crc_din[9] ^ sdcard_core_crc7_inserter_crc30[6])), sdcard_core_crc7_inserter_crc30[1], sdcard_core_crc7_inserter_crc30[0], (sdcard_core_crc7_inserter_crc_din[9] ^ sdcard_core_crc7_inserter_crc30[6])};
assign sdcard_core_crc7_inserter_crc32 = {sdcard_core_crc7_inserter_crc31[5], sdcard_core_crc7_inserter_crc31[4], sdcard_core_crc7_inserter_crc31[3], (sdcard_core_crc7_inserter_crc31[2] ^ (sdcard_core_crc7_inserter_crc_din[8] ^ sdcard_core_crc7_inserter_crc31[6])), sdcard_core_crc7_inserter_crc31[1], sdcard_core_crc7_inserter_crc31[0], (sdcard_core_crc7_inserter_crc_din[8] ^ sdcard_core_crc7_inserter_crc31[6])};
assign sdcard_core_crc7_inserter_crc33 = {sdcard_core_crc7_inserter_crc32[5], sdcard_core_crc7_inserter_crc32[4], sdcard_core_crc7_inserter_crc32[3], (sdcard_core_crc7_inserter_crc32[2] ^ (sdcard_core_crc7_inserter_crc_din[7] ^ sdcard_core_crc7_inserter_crc32[6])), sdcard_core_crc7_inserter_crc32[1], sdcard_core_crc7_inserter_crc32[0], (sdcard_core_crc7_inserter_crc_din[7] ^ sdcard_core_crc7_inserter_crc32[6])};
assign sdcard_core_crc7_inserter_crc34 = {sdcard_core_crc7_inserter_crc33[5], sdcard_core_crc7_inserter_crc33[4], sdcard_core_crc7_inserter_crc33[3], (sdcard_core_crc7_inserter_crc33[2] ^ (sdcard_core_crc7_inserter_crc_din[6] ^ sdcard_core_crc7_inserter_crc33[6])), sdcard_core_crc7_inserter_crc33[1], sdcard_core_crc7_inserter_crc33[0], (sdcard_core_crc7_inserter_crc_din[6] ^ sdcard_core_crc7_inserter_crc33[6])};
assign sdcard_core_crc7_inserter_crc35 = {sdcard_core_crc7_inserter_crc34[5], sdcard_core_crc7_inserter_crc34[4], sdcard_core_crc7_inserter_crc34[3], (sdcard_core_crc7_inserter_crc34[2] ^ (sdcard_core_crc7_inserter_crc_din[5] ^ sdcard_core_crc7_inserter_crc34[6])), sdcard_core_crc7_inserter_crc34[1], sdcard_core_crc7_inserter_crc34[0], (sdcard_core_crc7_inserter_crc_din[5] ^ sdcard_core_crc7_inserter_crc34[6])};
assign sdcard_core_crc7_inserter_crc36 = {sdcard_core_crc7_inserter_crc35[5], sdcard_core_crc7_inserter_crc35[4], sdcard_core_crc7_inserter_crc35[3], (sdcard_core_crc7_inserter_crc35[2] ^ (sdcard_core_crc7_inserter_crc_din[4] ^ sdcard_core_crc7_inserter_crc35[6])), sdcard_core_crc7_inserter_crc35[1], sdcard_core_crc7_inserter_crc35[0], (sdcard_core_crc7_inserter_crc_din[4] ^ sdcard_core_crc7_inserter_crc35[6])};
assign sdcard_core_crc7_inserter_crc37 = {sdcard_core_crc7_inserter_crc36[5], sdcard_core_crc7_inserter_crc36[4], sdcard_core_crc7_inserter_crc36[3], (sdcard_core_crc7_inserter_crc36[2] ^ (sdcard_core_crc7_inserter_crc_din[3] ^ sdcard_core_crc7_inserter_crc36[6])), sdcard_core_crc7_inserter_crc36[1], sdcard_core_crc7_inserter_crc36[0], (sdcard_core_crc7_inserter_crc_din[3] ^ sdcard_core_crc7_inserter_crc36[6])};
assign sdcard_core_crc7_inserter_crc38 = {sdcard_core_crc7_inserter_crc37[5], sdcard_core_crc7_inserter_crc37[4], sdcard_core_crc7_inserter_crc37[3], (sdcard_core_crc7_inserter_crc37[2] ^ (sdcard_core_crc7_inserter_crc_din[2] ^ sdcard_core_crc7_inserter_crc37[6])), sdcard_core_crc7_inserter_crc37[1], sdcard_core_crc7_inserter_crc37[0], (sdcard_core_crc7_inserter_crc_din[2] ^ sdcard_core_crc7_inserter_crc37[6])};
assign sdcard_core_crc7_inserter_crc39 = {sdcard_core_crc7_inserter_crc38[5], sdcard_core_crc7_inserter_crc38[4], sdcard_core_crc7_inserter_crc38[3], (sdcard_core_crc7_inserter_crc38[2] ^ (sdcard_core_crc7_inserter_crc_din[1] ^ sdcard_core_crc7_inserter_crc38[6])), sdcard_core_crc7_inserter_crc38[1], sdcard_core_crc7_inserter_crc38[0], (sdcard_core_crc7_inserter_crc_din[1] ^ sdcard_core_crc7_inserter_crc38[6])};
assign sdcard_core_crc7_inserter_crc40 = {sdcard_core_crc7_inserter_crc39[5], sdcard_core_crc7_inserter_crc39[4], sdcard_core_crc7_inserter_crc39[3], (sdcard_core_crc7_inserter_crc39[2] ^ (sdcard_core_crc7_inserter_crc_din[0] ^ sdcard_core_crc7_inserter_crc39[6])), sdcard_core_crc7_inserter_crc39[1], sdcard_core_crc7_inserter_crc39[0], (sdcard_core_crc7_inserter_crc_din[0] ^ sdcard_core_crc7_inserter_crc39[6])};
always @(*) begin
    sdcard_core_crc7_inserter_crc_crc <= 7'd0;
    if (sdcard_core_crc7_inserter_crc_enable) begin
        sdcard_core_crc7_inserter_crc_crc <= sdcard_core_crc7_inserter_crc40;
    end else begin
        sdcard_core_crc7_inserter_crc_crc <= sdcard_core_crc7_inserter_crc0;
    end
end
assign sdcard_core_crc16_inserter_crc0_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc0_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc0_din <= 2'd0;
    sdcard_core_crc16_inserter_crc0_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[0];
    sdcard_core_crc16_inserter_crc0_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[4];
end
assign sdcard_core_crc16_inserter_crc1_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc1_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc1_din <= 2'd0;
    sdcard_core_crc16_inserter_crc1_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[1];
    sdcard_core_crc16_inserter_crc1_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[5];
end
assign sdcard_core_crc16_inserter_crc2_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc2_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc2_din <= 2'd0;
    sdcard_core_crc16_inserter_crc2_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[2];
    sdcard_core_crc16_inserter_crc2_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[6];
end
assign sdcard_core_crc16_inserter_crc3_reset = ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready) & sdcard_core_crc16_inserter_source_last);
assign sdcard_core_crc16_inserter_crc3_enable = (sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready);
always @(*) begin
    sdcard_core_crc16_inserter_crc3_din <= 2'd0;
    sdcard_core_crc16_inserter_crc3_din[0] <= sdcard_core_crc16_inserter_sink_payload_data[3];
    sdcard_core_crc16_inserter_crc3_din[1] <= sdcard_core_crc16_inserter_sink_payload_data[7];
end
assign sdcard_core_crc16_inserter_crc01 = {sdcard_core_crc16_inserter_crc00[14], sdcard_core_crc16_inserter_crc00[13], sdcard_core_crc16_inserter_crc00[12], (sdcard_core_crc16_inserter_crc00[11] ^ (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])), sdcard_core_crc16_inserter_crc00[10], sdcard_core_crc16_inserter_crc00[9], sdcard_core_crc16_inserter_crc00[8], sdcard_core_crc16_inserter_crc00[7], sdcard_core_crc16_inserter_crc00[6], sdcard_core_crc16_inserter_crc00[5], (sdcard_core_crc16_inserter_crc00[4] ^ (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])), sdcard_core_crc16_inserter_crc00[3], sdcard_core_crc16_inserter_crc00[2], sdcard_core_crc16_inserter_crc00[1], sdcard_core_crc16_inserter_crc00[0], (sdcard_core_crc16_inserter_crc0_din[1] ^ sdcard_core_crc16_inserter_crc00[15])};
assign sdcard_core_crc16_inserter_crc02 = {sdcard_core_crc16_inserter_crc01[14], sdcard_core_crc16_inserter_crc01[13], sdcard_core_crc16_inserter_crc01[12], (sdcard_core_crc16_inserter_crc01[11] ^ (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])), sdcard_core_crc16_inserter_crc01[10], sdcard_core_crc16_inserter_crc01[9], sdcard_core_crc16_inserter_crc01[8], sdcard_core_crc16_inserter_crc01[7], sdcard_core_crc16_inserter_crc01[6], sdcard_core_crc16_inserter_crc01[5], (sdcard_core_crc16_inserter_crc01[4] ^ (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])), sdcard_core_crc16_inserter_crc01[3], sdcard_core_crc16_inserter_crc01[2], sdcard_core_crc16_inserter_crc01[1], sdcard_core_crc16_inserter_crc01[0], (sdcard_core_crc16_inserter_crc0_din[0] ^ sdcard_core_crc16_inserter_crc01[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc0_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc0_enable) begin
        sdcard_core_crc16_inserter_crc0_crc <= sdcard_core_crc16_inserter_crc02;
    end else begin
        sdcard_core_crc16_inserter_crc0_crc <= sdcard_core_crc16_inserter_crc00;
    end
end
assign sdcard_core_crc16_inserter_crc11 = {sdcard_core_crc16_inserter_crc10[14], sdcard_core_crc16_inserter_crc10[13], sdcard_core_crc16_inserter_crc10[12], (sdcard_core_crc16_inserter_crc10[11] ^ (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])), sdcard_core_crc16_inserter_crc10[10], sdcard_core_crc16_inserter_crc10[9], sdcard_core_crc16_inserter_crc10[8], sdcard_core_crc16_inserter_crc10[7], sdcard_core_crc16_inserter_crc10[6], sdcard_core_crc16_inserter_crc10[5], (sdcard_core_crc16_inserter_crc10[4] ^ (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])), sdcard_core_crc16_inserter_crc10[3], sdcard_core_crc16_inserter_crc10[2], sdcard_core_crc16_inserter_crc10[1], sdcard_core_crc16_inserter_crc10[0], (sdcard_core_crc16_inserter_crc1_din[1] ^ sdcard_core_crc16_inserter_crc10[15])};
assign sdcard_core_crc16_inserter_crc12 = {sdcard_core_crc16_inserter_crc11[14], sdcard_core_crc16_inserter_crc11[13], sdcard_core_crc16_inserter_crc11[12], (sdcard_core_crc16_inserter_crc11[11] ^ (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])), sdcard_core_crc16_inserter_crc11[10], sdcard_core_crc16_inserter_crc11[9], sdcard_core_crc16_inserter_crc11[8], sdcard_core_crc16_inserter_crc11[7], sdcard_core_crc16_inserter_crc11[6], sdcard_core_crc16_inserter_crc11[5], (sdcard_core_crc16_inserter_crc11[4] ^ (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])), sdcard_core_crc16_inserter_crc11[3], sdcard_core_crc16_inserter_crc11[2], sdcard_core_crc16_inserter_crc11[1], sdcard_core_crc16_inserter_crc11[0], (sdcard_core_crc16_inserter_crc1_din[0] ^ sdcard_core_crc16_inserter_crc11[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc1_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc1_enable) begin
        sdcard_core_crc16_inserter_crc1_crc <= sdcard_core_crc16_inserter_crc12;
    end else begin
        sdcard_core_crc16_inserter_crc1_crc <= sdcard_core_crc16_inserter_crc10;
    end
end
assign sdcard_core_crc16_inserter_crc21 = {sdcard_core_crc16_inserter_crc20[14], sdcard_core_crc16_inserter_crc20[13], sdcard_core_crc16_inserter_crc20[12], (sdcard_core_crc16_inserter_crc20[11] ^ (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])), sdcard_core_crc16_inserter_crc20[10], sdcard_core_crc16_inserter_crc20[9], sdcard_core_crc16_inserter_crc20[8], sdcard_core_crc16_inserter_crc20[7], sdcard_core_crc16_inserter_crc20[6], sdcard_core_crc16_inserter_crc20[5], (sdcard_core_crc16_inserter_crc20[4] ^ (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])), sdcard_core_crc16_inserter_crc20[3], sdcard_core_crc16_inserter_crc20[2], sdcard_core_crc16_inserter_crc20[1], sdcard_core_crc16_inserter_crc20[0], (sdcard_core_crc16_inserter_crc2_din[1] ^ sdcard_core_crc16_inserter_crc20[15])};
assign sdcard_core_crc16_inserter_crc22 = {sdcard_core_crc16_inserter_crc21[14], sdcard_core_crc16_inserter_crc21[13], sdcard_core_crc16_inserter_crc21[12], (sdcard_core_crc16_inserter_crc21[11] ^ (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])), sdcard_core_crc16_inserter_crc21[10], sdcard_core_crc16_inserter_crc21[9], sdcard_core_crc16_inserter_crc21[8], sdcard_core_crc16_inserter_crc21[7], sdcard_core_crc16_inserter_crc21[6], sdcard_core_crc16_inserter_crc21[5], (sdcard_core_crc16_inserter_crc21[4] ^ (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])), sdcard_core_crc16_inserter_crc21[3], sdcard_core_crc16_inserter_crc21[2], sdcard_core_crc16_inserter_crc21[1], sdcard_core_crc16_inserter_crc21[0], (sdcard_core_crc16_inserter_crc2_din[0] ^ sdcard_core_crc16_inserter_crc21[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc2_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc2_enable) begin
        sdcard_core_crc16_inserter_crc2_crc <= sdcard_core_crc16_inserter_crc22;
    end else begin
        sdcard_core_crc16_inserter_crc2_crc <= sdcard_core_crc16_inserter_crc20;
    end
end
assign sdcard_core_crc16_inserter_crc31 = {sdcard_core_crc16_inserter_crc30[14], sdcard_core_crc16_inserter_crc30[13], sdcard_core_crc16_inserter_crc30[12], (sdcard_core_crc16_inserter_crc30[11] ^ (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])), sdcard_core_crc16_inserter_crc30[10], sdcard_core_crc16_inserter_crc30[9], sdcard_core_crc16_inserter_crc30[8], sdcard_core_crc16_inserter_crc30[7], sdcard_core_crc16_inserter_crc30[6], sdcard_core_crc16_inserter_crc30[5], (sdcard_core_crc16_inserter_crc30[4] ^ (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])), sdcard_core_crc16_inserter_crc30[3], sdcard_core_crc16_inserter_crc30[2], sdcard_core_crc16_inserter_crc30[1], sdcard_core_crc16_inserter_crc30[0], (sdcard_core_crc16_inserter_crc3_din[1] ^ sdcard_core_crc16_inserter_crc30[15])};
assign sdcard_core_crc16_inserter_crc32 = {sdcard_core_crc16_inserter_crc31[14], sdcard_core_crc16_inserter_crc31[13], sdcard_core_crc16_inserter_crc31[12], (sdcard_core_crc16_inserter_crc31[11] ^ (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])), sdcard_core_crc16_inserter_crc31[10], sdcard_core_crc16_inserter_crc31[9], sdcard_core_crc16_inserter_crc31[8], sdcard_core_crc16_inserter_crc31[7], sdcard_core_crc16_inserter_crc31[6], sdcard_core_crc16_inserter_crc31[5], (sdcard_core_crc16_inserter_crc31[4] ^ (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])), sdcard_core_crc16_inserter_crc31[3], sdcard_core_crc16_inserter_crc31[2], sdcard_core_crc16_inserter_crc31[1], sdcard_core_crc16_inserter_crc31[0], (sdcard_core_crc16_inserter_crc3_din[0] ^ sdcard_core_crc16_inserter_crc31[15])};
always @(*) begin
    sdcard_core_crc16_inserter_crc3_crc <= 16'd0;
    if (sdcard_core_crc16_inserter_crc3_enable) begin
        sdcard_core_crc16_inserter_crc3_crc <= sdcard_core_crc16_inserter_crc32;
    end else begin
        sdcard_core_crc16_inserter_crc3_crc <= sdcard_core_crc16_inserter_crc30;
    end
end
always @(*) begin
    builder_sdcore_crc16inserter_next_state <= 1'd0;
    sdcard_core_crc16_inserter_count_crc16inserter_next_value <= 3'd0;
    sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd0;
    sdcard_core_crc16_inserter_sink_ready <= 1'd0;
    sdcard_core_crc16_inserter_source_first <= 1'd0;
    sdcard_core_crc16_inserter_source_last <= 1'd0;
    sdcard_core_crc16_inserter_source_payload_data <= 8'd0;
    sdcard_core_crc16_inserter_source_valid <= 1'd0;
    builder_sdcore_crc16inserter_next_state <= builder_sdcore_crc16inserter_state;
    case (builder_sdcore_crc16inserter_state)
        1'd1: begin
            sdcard_core_crc16_inserter_source_valid <= 1'd1;
            sdcard_core_crc16_inserter_source_last <= (sdcard_core_crc16_inserter_count == 3'd7);
            case (sdcard_core_crc16_inserter_count)
                1'd0: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[14];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[15];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[15];
                end
                1'd1: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[12];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[13];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[13];
                end
                2'd2: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[10];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[11];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[11];
                end
                2'd3: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[8];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[9];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[9];
                end
                3'd4: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[6];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[7];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[7];
                end
                3'd5: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[4];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[5];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[5];
                end
                3'd6: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[2];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[3];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[3];
                end
                3'd7: begin
                    sdcard_core_crc16_inserter_source_payload_data[0] <= sdcard_core_crc16_inserter_crc0_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[1] <= sdcard_core_crc16_inserter_crc1_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[2] <= sdcard_core_crc16_inserter_crc2_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[3] <= sdcard_core_crc16_inserter_crc3_crc[0];
                    sdcard_core_crc16_inserter_source_payload_data[4] <= sdcard_core_crc16_inserter_crc0_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[5] <= sdcard_core_crc16_inserter_crc1_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[6] <= sdcard_core_crc16_inserter_crc2_crc[1];
                    sdcard_core_crc16_inserter_source_payload_data[7] <= sdcard_core_crc16_inserter_crc3_crc[1];
                end
            endcase
            if ((sdcard_core_crc16_inserter_source_valid & sdcard_core_crc16_inserter_source_ready)) begin
                sdcard_core_crc16_inserter_count_crc16inserter_next_value <= (sdcard_core_crc16_inserter_count + 1'd1);
                sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
                if (sdcard_core_crc16_inserter_source_last) begin
                    builder_sdcore_crc16inserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            sdcard_core_crc16_inserter_count_crc16inserter_next_value <= 1'd0;
            sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce <= 1'd1;
            sdcard_core_crc16_inserter_source_valid <= sdcard_core_crc16_inserter_sink_valid;
            sdcard_core_crc16_inserter_sink_ready <= sdcard_core_crc16_inserter_source_ready;
            sdcard_core_crc16_inserter_source_first <= sdcard_core_crc16_inserter_sink_first;
            sdcard_core_crc16_inserter_source_payload_data <= sdcard_core_crc16_inserter_sink_payload_data;
            sdcard_core_crc16_inserter_source_last <= 1'd0;
            if ((sdcard_core_crc16_inserter_sink_valid & sdcard_core_crc16_inserter_sink_ready)) begin
                if (sdcard_core_crc16_inserter_sink_last) begin
                    builder_sdcore_crc16inserter_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign sdcard_core_fifo_sink_valid = sdcard_core_sink_sink_valid1;
assign sdcard_core_sink_sink_ready1 = sdcard_core_fifo_sink_ready;
assign sdcard_core_fifo_sink_first = sdcard_core_sink_sink_first1;
assign sdcard_core_fifo_sink_last = sdcard_core_sink_sink_last1;
assign sdcard_core_fifo_sink_payload_data = sdcard_core_sink_sink_payload_data1;
assign sdcard_core_source_source_first1 = sdcard_core_fifo_source_first;
assign sdcard_core_source_source_last1 = sdcard_core_fifo_source_last;
assign sdcard_core_source_source_payload_data1 = sdcard_core_fifo_source_payload_data;
assign sdcard_core_source_source_valid1 = (sdcard_core_fifo_level >= 4'd8);
assign sdcard_core_fifo_source_ready = (sdcard_core_source_source_valid1 & sdcard_core_source_source_ready1);
assign sdcard_core_fifo_reset = ((sdcard_core_sink_sink_valid1 & sdcard_core_sink_sink_ready1) & sdcard_core_sink_sink_last1);
assign sdcard_core_fifo_syncfifo_din = {sdcard_core_fifo_fifo_in_last, sdcard_core_fifo_fifo_in_first, sdcard_core_fifo_fifo_in_payload_data};
assign {sdcard_core_fifo_fifo_out_last, sdcard_core_fifo_fifo_out_first, sdcard_core_fifo_fifo_out_payload_data} = sdcard_core_fifo_syncfifo_dout;
assign sdcard_core_fifo_sink_ready = sdcard_core_fifo_syncfifo_writable;
assign sdcard_core_fifo_syncfifo_we = sdcard_core_fifo_sink_valid;
assign sdcard_core_fifo_fifo_in_first = sdcard_core_fifo_sink_first;
assign sdcard_core_fifo_fifo_in_last = sdcard_core_fifo_sink_last;
assign sdcard_core_fifo_fifo_in_payload_data = sdcard_core_fifo_sink_payload_data;
assign sdcard_core_fifo_source_valid = sdcard_core_fifo_syncfifo_readable;
assign sdcard_core_fifo_source_first = sdcard_core_fifo_fifo_out_first;
assign sdcard_core_fifo_source_last = sdcard_core_fifo_fifo_out_last;
assign sdcard_core_fifo_source_payload_data = sdcard_core_fifo_fifo_out_payload_data;
assign sdcard_core_fifo_syncfifo_re = sdcard_core_fifo_source_ready;
always @(*) begin
    sdcard_core_fifo_wrport_adr <= 3'd0;
    if (sdcard_core_fifo_replace) begin
        sdcard_core_fifo_wrport_adr <= (sdcard_core_fifo_produce - 1'd1);
    end else begin
        sdcard_core_fifo_wrport_adr <= sdcard_core_fifo_produce;
    end
end
assign sdcard_core_fifo_wrport_dat_w = sdcard_core_fifo_syncfifo_din;
assign sdcard_core_fifo_wrport_we = (sdcard_core_fifo_syncfifo_we & (sdcard_core_fifo_syncfifo_writable | sdcard_core_fifo_replace));
assign sdcard_core_fifo_do_read = (sdcard_core_fifo_syncfifo_readable & sdcard_core_fifo_syncfifo_re);
assign sdcard_core_fifo_rdport_adr = sdcard_core_fifo_consume;
assign sdcard_core_fifo_syncfifo_dout = sdcard_core_fifo_rdport_dat_r;
assign sdcard_core_fifo_syncfifo_writable = (sdcard_core_fifo_level != 4'd8);
assign sdcard_core_fifo_syncfifo_readable = (sdcard_core_fifo_level != 1'd0);
always @(*) begin
    builder_sdcore_fsm_next_state <= 3'd0;
    cmdr_sink_payload_cmd_type <= 2'd0;
    cmdr_sink_payload_data_type <= 2'd0;
    cmdr_sink_payload_length <= 8'd0;
    cmdr_sink_valid <= 1'd0;
    cmdr_source_source_ready <= 1'd0;
    cmdw_sink_last <= 1'd0;
    cmdw_sink_payload_cmd_type <= 2'd0;
    cmdw_sink_payload_data <= 8'd0;
    cmdw_sink_valid <= 1'd0;
    datar_sink_last <= 1'd0;
    datar_sink_payload_block_length <= 10'd0;
    datar_sink_valid <= 1'd0;
    datar_source_source_ready <= 1'd0;
    dataw_sink_first <= 1'd0;
    dataw_sink_last <= 1'd0;
    dataw_sink_payload_data <= 8'd0;
    dataw_sink_valid <= 1'd0;
    sdcard_core_cmd_count_fsm_next_value2 <= 3'd0;
    sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd0;
    sdcard_core_cmd_done_fsm_next_value0 <= 1'd0;
    sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd0;
    sdcard_core_cmd_error_fsm_next_value4 <= 1'd0;
    sdcard_core_cmd_error_fsm_next_value_ce4 <= 1'd0;
    sdcard_core_cmd_response_status_fsm_next_value8 <= 128'd0;
    sdcard_core_cmd_response_status_fsm_next_value_ce8 <= 1'd0;
    sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd0;
    sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd0;
    sdcard_core_crc16_inserter_source_ready <= 1'd0;
    sdcard_core_data_count_fsm_next_value3 <= 32'd0;
    sdcard_core_data_count_fsm_next_value_ce3 <= 1'd0;
    sdcard_core_data_done_fsm_next_value1 <= 1'd0;
    sdcard_core_data_done_fsm_next_value_ce1 <= 1'd0;
    sdcard_core_data_error_fsm_next_value6 <= 1'd0;
    sdcard_core_data_error_fsm_next_value_ce6 <= 1'd0;
    sdcard_core_data_timeout_fsm_next_value7 <= 1'd0;
    sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd0;
    sdcard_core_sink_sink_first1 <= 1'd0;
    sdcard_core_sink_sink_last1 <= 1'd0;
    sdcard_core_sink_sink_payload_data1 <= 8'd0;
    sdcard_core_sink_sink_valid1 <= 1'd0;
    builder_sdcore_fsm_next_state <= builder_sdcore_fsm_state;
    case (builder_sdcore_fsm_state)
        1'd1: begin
            cmdw_sink_valid <= 1'd1;
            cmdw_sink_last <= (sdcard_core_cmd_count == 3'd5);
            cmdw_sink_payload_cmd_type <= sdcard_core_cmd_type;
            case (sdcard_core_cmd_count)
                1'd0: begin
                    cmdw_sink_payload_data <= {1'd0, 1'd1, sdcard_core_cmd};
                end
                1'd1: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[31:24];
                end
                2'd2: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[23:16];
                end
                2'd3: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[15:8];
                end
                3'd4: begin
                    cmdw_sink_payload_data <= sdcard_core_cmd_argument_storage[7:0];
                end
                3'd5: begin
                    cmdw_sink_payload_data <= {sdcard_core_crc7_inserter_crc_crc, 1'd1};
                end
            endcase
            if (cmdw_sink_ready) begin
                sdcard_core_cmd_count_fsm_next_value2 <= (sdcard_core_cmd_count + 1'd1);
                sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd1;
                if (cmdw_sink_last) begin
                    if ((sdcard_core_cmd_type == 1'd0)) begin
                        builder_sdcore_fsm_next_state <= 1'd0;
                    end else begin
                        builder_sdcore_fsm_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            cmdr_sink_valid <= 1'd1;
            cmdr_sink_payload_cmd_type <= sdcard_core_cmd_type;
            cmdr_sink_payload_data_type <= sdcard_core_data_type;
            if ((sdcard_core_cmd_type == 2'd2)) begin
                cmdr_sink_payload_length <= 5'd18;
            end else begin
                cmdr_sink_payload_length <= 3'd6;
            end
            cmdr_source_source_ready <= 1'd1;
            if (cmdr_source_source_valid) begin
                if ((cmdr_source_source_payload_status == 1'd1)) begin
                    sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd1;
                    sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                    builder_sdcore_fsm_next_state <= 1'd0;
                end else begin
                    if (cmdr_source_source_last) begin
                        if ((sdcard_core_data_type == 2'd2)) begin
                            builder_sdcore_fsm_next_state <= 2'd3;
                        end else begin
                            if ((sdcard_core_data_type == 1'd1)) begin
                                builder_sdcore_fsm_next_state <= 3'd4;
                            end else begin
                                builder_sdcore_fsm_next_state <= 1'd0;
                            end
                        end
                    end else begin
                        sdcard_core_cmd_response_status_fsm_next_value8 <= {sdcard_core_cmd_response_status, cmdr_source_source_payload_data};
                        sdcard_core_cmd_response_status_fsm_next_value_ce8 <= 1'd1;
                    end
                end
            end
        end
        2'd3: begin
            dataw_sink_valid <= sdcard_core_crc16_inserter_source_valid;
            sdcard_core_crc16_inserter_source_ready <= dataw_sink_ready;
            dataw_sink_first <= sdcard_core_crc16_inserter_source_first;
            dataw_sink_last <= sdcard_core_crc16_inserter_source_last;
            dataw_sink_payload_data <= sdcard_core_crc16_inserter_source_payload_data;
            if (((dataw_sink_valid & dataw_sink_ready) & dataw_sink_last)) begin
                sdcard_core_data_count_fsm_next_value3 <= (sdcard_core_data_count + 1'd1);
                sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
                if ((sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1))) begin
                    builder_sdcore_fsm_next_state <= 1'd0;
                end
            end
            datar_source_source_ready <= 1'd1;
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status != 2'd2)) begin
                    sdcard_core_data_error_fsm_next_value6 <= 1'd1;
                    sdcard_core_data_error_fsm_next_value_ce6 <= 1'd1;
                end
            end
        end
        3'd4: begin
            datar_sink_valid <= 1'd1;
            datar_sink_payload_block_length <= sdcard_core_block_length_storage;
            datar_sink_last <= (sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1));
            if (datar_source_source_valid) begin
                if ((datar_source_source_payload_status == 1'd0)) begin
                    sdcard_core_sink_sink_valid1 <= datar_source_source_valid;
                    datar_source_source_ready <= sdcard_core_sink_sink_ready1;
                    sdcard_core_sink_sink_first1 <= datar_source_source_first;
                    sdcard_core_sink_sink_last1 <= datar_source_source_last;
                    sdcard_core_sink_sink_payload_data1 <= datar_source_source_payload_data;
                    if ((datar_source_source_last & datar_source_source_ready)) begin
                        sdcard_core_data_count_fsm_next_value3 <= (sdcard_core_data_count + 1'd1);
                        sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
                        if ((sdcard_core_data_count == (sdcard_core_block_count_storage - 1'd1))) begin
                            builder_sdcore_fsm_next_state <= 1'd0;
                        end
                    end
                end else begin
                    if ((datar_source_source_payload_status == 1'd1)) begin
                        sdcard_core_data_timeout_fsm_next_value7 <= 1'd1;
                        sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd1;
                        datar_source_source_ready <= 1'd1;
                        builder_sdcore_fsm_next_state <= 1'd0;
                    end
                end
            end
        end
        default: begin
            sdcard_core_cmd_done_fsm_next_value0 <= 1'd1;
            sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd1;
            sdcard_core_data_done_fsm_next_value1 <= 1'd1;
            sdcard_core_data_done_fsm_next_value_ce1 <= 1'd1;
            sdcard_core_cmd_count_fsm_next_value2 <= 1'd0;
            sdcard_core_cmd_count_fsm_next_value_ce2 <= 1'd1;
            sdcard_core_data_count_fsm_next_value3 <= 1'd0;
            sdcard_core_data_count_fsm_next_value_ce3 <= 1'd1;
            if (sdcard_core_cmd_send_re) begin
                sdcard_core_cmd_done_fsm_next_value0 <= 1'd0;
                sdcard_core_cmd_done_fsm_next_value_ce0 <= 1'd1;
                sdcard_core_cmd_error_fsm_next_value4 <= 1'd0;
                sdcard_core_cmd_error_fsm_next_value_ce4 <= 1'd1;
                sdcard_core_cmd_timeout_fsm_next_value5 <= 1'd0;
                sdcard_core_cmd_timeout_fsm_next_value_ce5 <= 1'd1;
                sdcard_core_data_done_fsm_next_value1 <= 1'd0;
                sdcard_core_data_done_fsm_next_value_ce1 <= 1'd1;
                sdcard_core_data_error_fsm_next_value6 <= 1'd0;
                sdcard_core_data_error_fsm_next_value_ce6 <= 1'd1;
                sdcard_core_data_timeout_fsm_next_value7 <= 1'd0;
                sdcard_core_data_timeout_fsm_next_value_ce7 <= 1'd1;
                builder_sdcore_fsm_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdcard_block2mem_start = (sdcard_block2mem_sink_sink_valid0 & sdcard_block2mem_sink_sink_first);
always @(*) begin
    sdcard_block2mem_fifo_sink_first <= 1'd0;
    sdcard_block2mem_fifo_sink_last <= 1'd0;
    sdcard_block2mem_fifo_sink_payload_data <= 8'd0;
    sdcard_block2mem_fifo_sink_valid <= 1'd0;
    sdcard_block2mem_sink_sink_ready0 <= 1'd0;
    if ((sdcard_block2mem_wishbonedmawriter_enable_storage & (sdcard_block2mem_start | sdcard_block2mem_connect))) begin
        sdcard_block2mem_fifo_sink_valid <= sdcard_block2mem_sink_sink_valid0;
        sdcard_block2mem_sink_sink_ready0 <= sdcard_block2mem_fifo_sink_ready;
        sdcard_block2mem_fifo_sink_first <= sdcard_block2mem_sink_sink_first;
        sdcard_block2mem_fifo_sink_last <= sdcard_block2mem_sink_sink_last0;
        sdcard_block2mem_fifo_sink_payload_data <= sdcard_block2mem_sink_sink_payload_data0;
    end else begin
        sdcard_block2mem_sink_sink_ready0 <= 1'd1;
    end
end
assign sdcard_block2mem_converter_sink_valid = sdcard_block2mem_fifo_source_valid;
assign sdcard_block2mem_fifo_source_ready = sdcard_block2mem_converter_sink_ready;
assign sdcard_block2mem_converter_sink_first = sdcard_block2mem_fifo_source_first;
assign sdcard_block2mem_converter_sink_last = sdcard_block2mem_fifo_source_last;
assign sdcard_block2mem_converter_sink_payload_data = sdcard_block2mem_fifo_source_payload_data;
assign sdcard_block2mem_wishbonedmawriter_sink_valid = sdcard_block2mem_source_source_valid;
assign sdcard_block2mem_source_source_ready = sdcard_block2mem_wishbonedmawriter_sink_ready;
assign sdcard_block2mem_wishbonedmawriter_sink_first = sdcard_block2mem_source_source_first;
assign sdcard_block2mem_wishbonedmawriter_sink_last = sdcard_block2mem_source_source_last;
assign sdcard_block2mem_wishbonedmawriter_sink_payload_data = sdcard_block2mem_source_source_payload_data;
assign sdcard_block2mem_fifo_syncfifo_din = {sdcard_block2mem_fifo_fifo_in_last, sdcard_block2mem_fifo_fifo_in_first, sdcard_block2mem_fifo_fifo_in_payload_data};
assign {sdcard_block2mem_fifo_fifo_out_last, sdcard_block2mem_fifo_fifo_out_first, sdcard_block2mem_fifo_fifo_out_payload_data} = sdcard_block2mem_fifo_syncfifo_dout;
assign sdcard_block2mem_fifo_sink_ready = sdcard_block2mem_fifo_syncfifo_writable;
assign sdcard_block2mem_fifo_syncfifo_we = sdcard_block2mem_fifo_sink_valid;
assign sdcard_block2mem_fifo_fifo_in_first = sdcard_block2mem_fifo_sink_first;
assign sdcard_block2mem_fifo_fifo_in_last = sdcard_block2mem_fifo_sink_last;
assign sdcard_block2mem_fifo_fifo_in_payload_data = sdcard_block2mem_fifo_sink_payload_data;
assign sdcard_block2mem_fifo_source_valid = sdcard_block2mem_fifo_readable;
assign sdcard_block2mem_fifo_source_first = sdcard_block2mem_fifo_fifo_out_first;
assign sdcard_block2mem_fifo_source_last = sdcard_block2mem_fifo_fifo_out_last;
assign sdcard_block2mem_fifo_source_payload_data = sdcard_block2mem_fifo_fifo_out_payload_data;
assign sdcard_block2mem_fifo_re = sdcard_block2mem_fifo_source_ready;
assign sdcard_block2mem_fifo_syncfifo_re = (sdcard_block2mem_fifo_syncfifo_readable & ((~sdcard_block2mem_fifo_readable) | sdcard_block2mem_fifo_re));
assign sdcard_block2mem_fifo_level1 = (sdcard_block2mem_fifo_level0 + sdcard_block2mem_fifo_readable);
always @(*) begin
    sdcard_block2mem_fifo_wrport_adr <= 9'd0;
    if (sdcard_block2mem_fifo_replace) begin
        sdcard_block2mem_fifo_wrport_adr <= (sdcard_block2mem_fifo_produce - 1'd1);
    end else begin
        sdcard_block2mem_fifo_wrport_adr <= sdcard_block2mem_fifo_produce;
    end
end
assign sdcard_block2mem_fifo_wrport_dat_w = sdcard_block2mem_fifo_syncfifo_din;
assign sdcard_block2mem_fifo_wrport_we = (sdcard_block2mem_fifo_syncfifo_we & (sdcard_block2mem_fifo_syncfifo_writable | sdcard_block2mem_fifo_replace));
assign sdcard_block2mem_fifo_do_read = (sdcard_block2mem_fifo_syncfifo_readable & sdcard_block2mem_fifo_syncfifo_re);
assign sdcard_block2mem_fifo_rdport_adr = sdcard_block2mem_fifo_consume;
assign sdcard_block2mem_fifo_syncfifo_dout = sdcard_block2mem_fifo_rdport_dat_r;
assign sdcard_block2mem_fifo_rdport_re = sdcard_block2mem_fifo_do_read;
assign sdcard_block2mem_fifo_syncfifo_writable = (sdcard_block2mem_fifo_level0 != 10'd512);
assign sdcard_block2mem_fifo_syncfifo_readable = (sdcard_block2mem_fifo_level0 != 1'd0);
assign sdcard_block2mem_source_source_valid = sdcard_block2mem_converter_source_valid;
assign sdcard_block2mem_converter_source_ready = sdcard_block2mem_source_source_ready;
assign sdcard_block2mem_source_source_first = sdcard_block2mem_converter_source_first;
assign sdcard_block2mem_source_source_last = sdcard_block2mem_converter_source_last;
assign sdcard_block2mem_source_source_payload_data = sdcard_block2mem_converter_source_payload_data;
assign sdcard_block2mem_converter_sink_ready = ((~sdcard_block2mem_converter_strobe_all) | sdcard_block2mem_converter_source_ready);
assign sdcard_block2mem_converter_source_valid = sdcard_block2mem_converter_strobe_all;
assign sdcard_block2mem_converter_load_part = (sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready);
assign interface0_bus_stb = sdcard_block2mem_sink_sink_valid1;
assign interface0_bus_cyc = sdcard_block2mem_sink_sink_valid1;
assign interface0_bus_we = 1'd1;
assign interface0_bus_sel = 4'd15;
assign interface0_bus_adr = sdcard_block2mem_sink_sink_payload_address;
assign interface0_bus_dat_w = {sdcard_block2mem_sink_sink_payload_data1[7:0], sdcard_block2mem_sink_sink_payload_data1[15:8], sdcard_block2mem_sink_sink_payload_data1[23:16], sdcard_block2mem_sink_sink_payload_data1[31:24]};
assign sdcard_block2mem_sink_sink_ready1 = interface0_bus_ack;
assign sdcard_block2mem_wishbonedmawriter_base1 = sdcard_block2mem_wishbonedmawriter_base0[63:2];
assign sdcard_block2mem_wishbonedmawriter_length1 = sdcard_block2mem_wishbonedmawriter_length0[31:2];
assign sdcard_block2mem_wishbonedmawriter_offset0 = sdcard_block2mem_wishbonedmawriter_offset1;
assign sdcard_block2mem_wishbonedmawriter_reset = (~sdcard_block2mem_wishbonedmawriter_enable);
assign sdcard_block2mem_wishbonedmawriter_base0 = sdcard_block2mem_wishbonedmawriter_base_storage;
assign sdcard_block2mem_wishbonedmawriter_length0 = sdcard_block2mem_wishbonedmawriter_length_storage;
assign sdcard_block2mem_wishbonedmawriter_enable = sdcard_block2mem_wishbonedmawriter_enable_storage;
assign sdcard_block2mem_wishbonedmawriter_loop = sdcard_block2mem_wishbonedmawriter_loop_storage;
assign sdcard_block2mem_wishbonedmawriter_done_status = sdcard_block2mem_wishbonedmawriter_done;
assign sdcard_block2mem_wishbonedmawriter_offset_status = sdcard_block2mem_wishbonedmawriter_offset0;
always @(*) begin
    builder_sdblock2memdma_next_state <= 2'd0;
    sdcard_block2mem_sink_sink_last1 <= 1'd0;
    sdcard_block2mem_sink_sink_payload_address <= 32'd0;
    sdcard_block2mem_sink_sink_payload_data1 <= 32'd0;
    sdcard_block2mem_sink_sink_valid1 <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_done <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 32'd0;
    sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd0;
    sdcard_block2mem_wishbonedmawriter_sink_ready <= 1'd0;
    builder_sdblock2memdma_next_state <= builder_sdblock2memdma_state;
    case (builder_sdblock2memdma_state)
        1'd1: begin
            sdcard_block2mem_sink_sink_valid1 <= sdcard_block2mem_wishbonedmawriter_sink_valid;
            sdcard_block2mem_sink_sink_last1 <= (sdcard_block2mem_wishbonedmawriter_sink_last | ((sdcard_block2mem_wishbonedmawriter_offset1 + 1'd1) == sdcard_block2mem_wishbonedmawriter_length1));
            sdcard_block2mem_sink_sink_payload_address <= (sdcard_block2mem_wishbonedmawriter_base1 + sdcard_block2mem_wishbonedmawriter_offset1);
            sdcard_block2mem_sink_sink_payload_data1 <= sdcard_block2mem_wishbonedmawriter_sink_payload_data;
            sdcard_block2mem_wishbonedmawriter_sink_ready <= sdcard_block2mem_sink_sink_ready1;
            if ((sdcard_block2mem_wishbonedmawriter_sink_valid & sdcard_block2mem_wishbonedmawriter_sink_ready)) begin
                sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= (sdcard_block2mem_wishbonedmawriter_offset1 + 1'd1);
                sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                if (sdcard_block2mem_sink_sink_last1) begin
                    if (sdcard_block2mem_wishbonedmawriter_loop) begin
                        sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
                        sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_sdblock2memdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdcard_block2mem_wishbonedmawriter_done <= 1'd1;
        end
        default: begin
            sdcard_block2mem_wishbonedmawriter_sink_ready <= 1'd1;
            sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
            sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
            builder_sdblock2memdma_next_state <= 1'd1;
        end
    endcase
end
assign sdcard_mem2block_converter_converter_sink_valid = sdcard_mem2block_dma_source_source_valid;
assign sdcard_mem2block_dma_source_source_ready = sdcard_mem2block_converter_converter_sink_ready;
assign sdcard_mem2block_converter_converter_sink_first = sdcard_mem2block_dma_source_source_first;
assign sdcard_mem2block_converter_converter_sink_last = sdcard_mem2block_dma_source_source_last;
assign sdcard_mem2block_converter_converter_sink_payload_data = sdcard_mem2block_dma_source_source_payload_data;
assign sdcard_mem2block_fifo_sink_valid = sdcard_mem2block_converter_source_source_valid;
assign sdcard_mem2block_converter_source_source_ready = sdcard_mem2block_fifo_sink_ready;
assign sdcard_mem2block_fifo_sink_first = sdcard_mem2block_converter_source_source_first;
assign sdcard_mem2block_fifo_sink_last = sdcard_mem2block_converter_source_source_last;
assign sdcard_mem2block_fifo_sink_payload_data = sdcard_mem2block_converter_source_source_payload_data;
assign sdcard_mem2block_source_source_valid = sdcard_mem2block_fifo_source_valid;
assign sdcard_mem2block_fifo_source_ready = sdcard_mem2block_source_source_ready;
assign sdcard_mem2block_source_source_first = sdcard_mem2block_fifo_source_first;
assign sdcard_mem2block_source_source_payload_data = sdcard_mem2block_fifo_source_payload_data;
always @(*) begin
    sdcard_mem2block_source_source_last <= 1'd0;
    sdcard_mem2block_source_source_last <= sdcard_mem2block_fifo_source_last;
    if ((sdcard_mem2block_count == 9'd511)) begin
        sdcard_mem2block_source_source_last <= 1'd1;
    end
end
assign interface1_bus_stb = (sdcard_mem2block_dma_sink_sink_valid & sdcard_mem2block_dma_fifo_sink_ready);
assign interface1_bus_cyc = (sdcard_mem2block_dma_sink_sink_valid & sdcard_mem2block_dma_fifo_sink_ready);
assign interface1_bus_we = 1'd0;
assign interface1_bus_sel = 4'd15;
assign interface1_bus_adr = sdcard_mem2block_dma_sink_sink_payload_address;
assign sdcard_mem2block_dma_fifo_sink_last = sdcard_mem2block_dma_sink_sink_last;
assign sdcard_mem2block_dma_fifo_sink_payload_data = {interface1_bus_dat_r[7:0], interface1_bus_dat_r[15:8], interface1_bus_dat_r[23:16], interface1_bus_dat_r[31:24]};
always @(*) begin
    sdcard_mem2block_dma_fifo_sink_valid <= 1'd0;
    sdcard_mem2block_dma_sink_sink_ready <= 1'd0;
    if ((interface1_bus_stb & interface1_bus_ack)) begin
        sdcard_mem2block_dma_sink_sink_ready <= 1'd1;
        sdcard_mem2block_dma_fifo_sink_valid <= 1'd1;
    end
end
assign sdcard_mem2block_dma_source_source_valid = sdcard_mem2block_dma_fifo_source_valid;
assign sdcard_mem2block_dma_fifo_source_ready = sdcard_mem2block_dma_source_source_ready;
assign sdcard_mem2block_dma_source_source_first = sdcard_mem2block_dma_fifo_source_first;
assign sdcard_mem2block_dma_source_source_last = sdcard_mem2block_dma_fifo_source_last;
assign sdcard_mem2block_dma_source_source_payload_data = sdcard_mem2block_dma_fifo_source_payload_data;
assign sdcard_mem2block_dma_base1 = sdcard_mem2block_dma_base0[63:2];
assign sdcard_mem2block_dma_length1 = sdcard_mem2block_dma_length0[31:2];
assign sdcard_mem2block_dma_offset0 = sdcard_mem2block_dma_offset1;
assign sdcard_mem2block_dma_reset = (~sdcard_mem2block_dma_enable);
assign sdcard_mem2block_dma_base0 = sdcard_mem2block_dma_base_storage;
assign sdcard_mem2block_dma_length0 = sdcard_mem2block_dma_length_storage;
assign sdcard_mem2block_dma_enable = sdcard_mem2block_dma_enable_storage;
assign sdcard_mem2block_dma_loop = sdcard_mem2block_dma_loop_storage;
assign sdcard_mem2block_dma_done_status = sdcard_mem2block_dma_done;
assign sdcard_mem2block_dma_offset_status = sdcard_mem2block_dma_offset0;
assign sdcard_mem2block_dma_fifo_syncfifo_din = {sdcard_mem2block_dma_fifo_fifo_in_last, sdcard_mem2block_dma_fifo_fifo_in_first, sdcard_mem2block_dma_fifo_fifo_in_payload_data};
assign {sdcard_mem2block_dma_fifo_fifo_out_last, sdcard_mem2block_dma_fifo_fifo_out_first, sdcard_mem2block_dma_fifo_fifo_out_payload_data} = sdcard_mem2block_dma_fifo_syncfifo_dout;
assign sdcard_mem2block_dma_fifo_sink_ready = sdcard_mem2block_dma_fifo_syncfifo_writable;
assign sdcard_mem2block_dma_fifo_syncfifo_we = sdcard_mem2block_dma_fifo_sink_valid;
assign sdcard_mem2block_dma_fifo_fifo_in_first = sdcard_mem2block_dma_fifo_sink_first;
assign sdcard_mem2block_dma_fifo_fifo_in_last = sdcard_mem2block_dma_fifo_sink_last;
assign sdcard_mem2block_dma_fifo_fifo_in_payload_data = sdcard_mem2block_dma_fifo_sink_payload_data;
assign sdcard_mem2block_dma_fifo_source_valid = sdcard_mem2block_dma_fifo_syncfifo_readable;
assign sdcard_mem2block_dma_fifo_source_first = sdcard_mem2block_dma_fifo_fifo_out_first;
assign sdcard_mem2block_dma_fifo_source_last = sdcard_mem2block_dma_fifo_fifo_out_last;
assign sdcard_mem2block_dma_fifo_source_payload_data = sdcard_mem2block_dma_fifo_fifo_out_payload_data;
assign sdcard_mem2block_dma_fifo_syncfifo_re = sdcard_mem2block_dma_fifo_source_ready;
always @(*) begin
    sdcard_mem2block_dma_fifo_wrport_adr <= 4'd0;
    if (sdcard_mem2block_dma_fifo_replace) begin
        sdcard_mem2block_dma_fifo_wrport_adr <= (sdcard_mem2block_dma_fifo_produce - 1'd1);
    end else begin
        sdcard_mem2block_dma_fifo_wrport_adr <= sdcard_mem2block_dma_fifo_produce;
    end
end
assign sdcard_mem2block_dma_fifo_wrport_dat_w = sdcard_mem2block_dma_fifo_syncfifo_din;
assign sdcard_mem2block_dma_fifo_wrport_we = (sdcard_mem2block_dma_fifo_syncfifo_we & (sdcard_mem2block_dma_fifo_syncfifo_writable | sdcard_mem2block_dma_fifo_replace));
assign sdcard_mem2block_dma_fifo_do_read = (sdcard_mem2block_dma_fifo_syncfifo_readable & sdcard_mem2block_dma_fifo_syncfifo_re);
assign sdcard_mem2block_dma_fifo_rdport_adr = sdcard_mem2block_dma_fifo_consume;
assign sdcard_mem2block_dma_fifo_syncfifo_dout = sdcard_mem2block_dma_fifo_rdport_dat_r;
assign sdcard_mem2block_dma_fifo_syncfifo_writable = (sdcard_mem2block_dma_fifo_level != 5'd16);
assign sdcard_mem2block_dma_fifo_syncfifo_readable = (sdcard_mem2block_dma_fifo_level != 1'd0);
always @(*) begin
    builder_sdmem2blockdma_next_state <= 2'd0;
    sdcard_mem2block_dma_done <= 1'd0;
    sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 32'd0;
    sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd0;
    sdcard_mem2block_dma_sink_sink_last <= 1'd0;
    sdcard_mem2block_dma_sink_sink_payload_address <= 32'd0;
    sdcard_mem2block_dma_sink_sink_valid <= 1'd0;
    builder_sdmem2blockdma_next_state <= builder_sdmem2blockdma_state;
    case (builder_sdmem2blockdma_state)
        1'd1: begin
            sdcard_mem2block_dma_sink_sink_valid <= 1'd1;
            sdcard_mem2block_dma_sink_sink_last <= (sdcard_mem2block_dma_offset1 == (sdcard_mem2block_dma_length1 - 1'd1));
            sdcard_mem2block_dma_sink_sink_payload_address <= (sdcard_mem2block_dma_base1 + sdcard_mem2block_dma_offset1);
            if (sdcard_mem2block_dma_sink_sink_ready) begin
                sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= (sdcard_mem2block_dma_offset1 + 1'd1);
                sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                if (sdcard_mem2block_dma_sink_sink_last) begin
                    if (sdcard_mem2block_dma_loop) begin
                        sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
                        sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                    end else begin
                        builder_sdmem2blockdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            sdcard_mem2block_dma_done <= 1'd1;
        end
        default: begin
            sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
            sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
            builder_sdmem2blockdma_next_state <= 1'd1;
        end
    endcase
end
assign sdcard_mem2block_converter_source_source_valid = sdcard_mem2block_converter_converter_source_valid;
assign sdcard_mem2block_converter_converter_source_ready = sdcard_mem2block_converter_source_source_ready;
assign sdcard_mem2block_converter_source_source_first = sdcard_mem2block_converter_converter_source_first;
assign sdcard_mem2block_converter_source_source_last = sdcard_mem2block_converter_converter_source_last;
assign sdcard_mem2block_converter_source_source_payload_data = sdcard_mem2block_converter_converter_source_payload_data;
assign sdcard_mem2block_converter_converter_first = (sdcard_mem2block_converter_converter_mux == 1'd0);
assign sdcard_mem2block_converter_converter_last = (sdcard_mem2block_converter_converter_mux == 2'd3);
assign sdcard_mem2block_converter_converter_source_valid = sdcard_mem2block_converter_converter_sink_valid;
assign sdcard_mem2block_converter_converter_source_first = (sdcard_mem2block_converter_converter_sink_first & sdcard_mem2block_converter_converter_first);
assign sdcard_mem2block_converter_converter_source_last = (sdcard_mem2block_converter_converter_sink_last & sdcard_mem2block_converter_converter_last);
assign sdcard_mem2block_converter_converter_sink_ready = (sdcard_mem2block_converter_converter_last & sdcard_mem2block_converter_converter_source_ready);
always @(*) begin
    sdcard_mem2block_converter_converter_source_payload_data <= 8'd0;
    case (sdcard_mem2block_converter_converter_mux)
        1'd0: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[31:24];
        end
        1'd1: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[23:16];
        end
        2'd2: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[15:8];
        end
        default: begin
            sdcard_mem2block_converter_converter_source_payload_data <= sdcard_mem2block_converter_converter_sink_payload_data[7:0];
        end
    endcase
end
assign sdcard_mem2block_converter_converter_source_payload_valid_token_count = sdcard_mem2block_converter_converter_last;
assign sdcard_mem2block_fifo_syncfifo_din = {sdcard_mem2block_fifo_fifo_in_last, sdcard_mem2block_fifo_fifo_in_first, sdcard_mem2block_fifo_fifo_in_payload_data};
assign {sdcard_mem2block_fifo_fifo_out_last, sdcard_mem2block_fifo_fifo_out_first, sdcard_mem2block_fifo_fifo_out_payload_data} = sdcard_mem2block_fifo_syncfifo_dout;
assign sdcard_mem2block_fifo_sink_ready = sdcard_mem2block_fifo_syncfifo_writable;
assign sdcard_mem2block_fifo_syncfifo_we = sdcard_mem2block_fifo_sink_valid;
assign sdcard_mem2block_fifo_fifo_in_first = sdcard_mem2block_fifo_sink_first;
assign sdcard_mem2block_fifo_fifo_in_last = sdcard_mem2block_fifo_sink_last;
assign sdcard_mem2block_fifo_fifo_in_payload_data = sdcard_mem2block_fifo_sink_payload_data;
assign sdcard_mem2block_fifo_source_valid = sdcard_mem2block_fifo_readable;
assign sdcard_mem2block_fifo_source_first = sdcard_mem2block_fifo_fifo_out_first;
assign sdcard_mem2block_fifo_source_last = sdcard_mem2block_fifo_fifo_out_last;
assign sdcard_mem2block_fifo_source_payload_data = sdcard_mem2block_fifo_fifo_out_payload_data;
assign sdcard_mem2block_fifo_re = sdcard_mem2block_fifo_source_ready;
assign sdcard_mem2block_fifo_syncfifo_re = (sdcard_mem2block_fifo_syncfifo_readable & ((~sdcard_mem2block_fifo_readable) | sdcard_mem2block_fifo_re));
assign sdcard_mem2block_fifo_level1 = (sdcard_mem2block_fifo_level0 + sdcard_mem2block_fifo_readable);
always @(*) begin
    sdcard_mem2block_fifo_wrport_adr <= 9'd0;
    if (sdcard_mem2block_fifo_replace) begin
        sdcard_mem2block_fifo_wrport_adr <= (sdcard_mem2block_fifo_produce - 1'd1);
    end else begin
        sdcard_mem2block_fifo_wrport_adr <= sdcard_mem2block_fifo_produce;
    end
end
assign sdcard_mem2block_fifo_wrport_dat_w = sdcard_mem2block_fifo_syncfifo_din;
assign sdcard_mem2block_fifo_wrport_we = (sdcard_mem2block_fifo_syncfifo_we & (sdcard_mem2block_fifo_syncfifo_writable | sdcard_mem2block_fifo_replace));
assign sdcard_mem2block_fifo_do_read = (sdcard_mem2block_fifo_syncfifo_readable & sdcard_mem2block_fifo_syncfifo_re);
assign sdcard_mem2block_fifo_rdport_adr = sdcard_mem2block_fifo_consume;
assign sdcard_mem2block_fifo_syncfifo_dout = sdcard_mem2block_fifo_rdport_dat_r;
assign sdcard_mem2block_fifo_rdport_re = sdcard_mem2block_fifo_do_read;
assign sdcard_mem2block_fifo_syncfifo_writable = (sdcard_mem2block_fifo_level0 != 10'd512);
assign sdcard_mem2block_fifo_syncfifo_readable = (sdcard_mem2block_fifo_level0 != 1'd0);
assign eventmanager_card_detect0 = card_detect_status1;
assign eventmanager_card_detect1 = card_detect_pending;
always @(*) begin
    card_detect_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[0])) begin
        card_detect_clear <= 1'd1;
    end
end
assign eventmanager_block2mem_dma0 = block2mem_dma_status;
assign eventmanager_block2mem_dma1 = block2mem_dma_pending;
always @(*) begin
    block2mem_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[1])) begin
        block2mem_dma_clear <= 1'd1;
    end
end
assign eventmanager_mem2block_dma0 = mem2block_dma_status;
assign eventmanager_mem2block_dma1 = mem2block_dma_pending;
always @(*) begin
    mem2block_dma_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[2])) begin
        mem2block_dma_clear <= 1'd1;
    end
end
assign eventmanager_cmd_done0 = cmd_done_status;
assign eventmanager_cmd_done1 = cmd_done_pending;
always @(*) begin
    cmd_done_clear <= 1'd0;
    if ((eventmanager_pending_re & eventmanager_pending_r[3])) begin
        cmd_done_clear <= 1'd1;
    end
end
assign sdcard_irq_irq = ((((eventmanager_pending_status[0] & eventmanager_enable_storage[0]) | (eventmanager_pending_status[1] & eventmanager_enable_storage[1])) | (eventmanager_pending_status[2] & eventmanager_enable_storage[2])) | (eventmanager_pending_status[3] & eventmanager_enable_storage[3]));
assign card_detect_status1 = 1'd0;
assign block2mem_dma_status = 1'd0;
assign mem2block_dma_status = 1'd0;
assign cmd_done_status = cmd_done_trigger;
assign cmd_done_pending = cmd_done_trigger;
always @(*) begin
    builder_interface0_ack <= 1'd0;
    builder_interface0_dat_r <= 32'd0;
    builder_interface1_adr <= 14'd0;
    builder_interface1_dat_w <= 32'd0;
    builder_interface1_re <= 1'd0;
    builder_interface1_we <= 1'd0;
    builder_wishbone2csr_next_state <= 1'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface0_ack <= 1'd1;
            builder_interface0_dat_r <= builder_interface1_dat_r;
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_interface1_dat_w <= builder_interface0_dat_w;
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr <= builder_interface0_adr;
                builder_interface1_re <= ((~builder_interface0_we) & (builder_interface0_sel != 1'd0));
                builder_interface1_we <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_reset0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_scratch0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_bus_errors_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    main_soclinux_soc_rst <= 1'd0;
    if (main_soclinux_reset_re) begin
        main_soclinux_soc_rst <= main_soclinux_reset_storage[0];
    end
end
assign main_soclinux_cpu_rst = main_soclinux_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_soclinux_reset_storage;
assign builder_csr_bankarray_csrbank0_scratch0_w = main_soclinux_scratch_storage;
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_soclinux_bus_errors_status;
assign main_soclinux_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_config0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_config0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_config0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_config0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_config0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_status_r = builder_csr_bankarray_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_status_re <= 1'd0;
    builder_csr_bankarray_csrbank1_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_status_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_status_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_reg_control0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[9:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reg_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reg_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_reg_control0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reg_control0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_reg_status_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reg_status_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reg_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank1_reg_status_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reg_status_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_reg_wdata0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reg_wdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reg_wdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank1_reg_wdata0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reg_wdata0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_reg_rdata_r = builder_csr_bankarray_interface1_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reg_rdata_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reg_rdata_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank1_reg_rdata_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reg_rdata_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
always @(*) begin
    main_hyperram_rst <= 1'd0;
    if (main_hyperram_config_re) begin
        main_hyperram_rst <= main_hyperram_config_storage[0];
    end
end
assign main_hyperram_latency = main_hyperram_config_storage[15:8];
assign builder_csr_bankarray_csrbank1_config0_w = main_hyperram_config_storage;
always @(*) begin
    main_hyperram_status_status <= 5'd9;
    main_hyperram_status_status[0] <= main_hyperram_latency_mode;
    main_hyperram_status_status[4:1] <= main_hyperram_clk_ratio;
end
assign builder_csr_bankarray_csrbank1_status_w = main_hyperram_status_status;
assign main_hyperram_status_we = builder_csr_bankarray_csrbank1_status_we;
always @(*) begin
    main_hyperram_write <= 1'd0;
    if (main_hyperram_reg_control_re) begin
        main_hyperram_write <= main_hyperram_reg_control_storage[0];
    end
end
always @(*) begin
    main_hyperram_read <= 1'd0;
    if (main_hyperram_reg_control_re) begin
        main_hyperram_read <= main_hyperram_reg_control_storage[1];
    end
end
assign main_hyperram_addr = main_hyperram_reg_control_storage[9:8];
assign builder_csr_bankarray_csrbank1_reg_control0_w = main_hyperram_reg_control_storage;
assign main_hyperram_reg_status_status = main_hyperram_done;
assign builder_csr_bankarray_csrbank1_reg_status_w = main_hyperram_reg_status_status;
assign main_hyperram_reg_status_we = builder_csr_bankarray_csrbank1_reg_status_we;
assign builder_csr_bankarray_csrbank1_reg_wdata0_w = main_hyperram_reg_wdata_storage;
assign builder_csr_bankarray_csrbank1_reg_rdata_w = main_hyperram_reg_rdata_status;
assign main_hyperram_reg_rdata_we = builder_csr_bankarray_csrbank1_reg_rdata_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[4:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage;
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd6);
assign builder_csr_bankarray_csrbank3_dma_base1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_base1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_base1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dma_base1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_base1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_base0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dma_base0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_base0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_length0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank3_dma_length0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_length0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_enable0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dma_enable0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_enable0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_done_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dma_done_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_done_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_loop0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dma_loop0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_loop0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_offset_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dma_offset_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dma_offset_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dma_offset_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dma_offset_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dma_base1_w = sdcard_block2mem_wishbonedmawriter_base_storage[63:32];
assign builder_csr_bankarray_csrbank3_dma_base0_w = sdcard_block2mem_wishbonedmawriter_base_storage[31:0];
assign builder_csr_bankarray_csrbank3_dma_length0_w = sdcard_block2mem_wishbonedmawriter_length_storage;
assign builder_csr_bankarray_csrbank3_dma_enable0_w = sdcard_block2mem_wishbonedmawriter_enable_storage;
assign builder_csr_bankarray_csrbank3_dma_done_w = sdcard_block2mem_wishbonedmawriter_done_status;
assign sdcard_block2mem_wishbonedmawriter_done_we = builder_csr_bankarray_csrbank3_dma_done_we;
assign builder_csr_bankarray_csrbank3_dma_loop0_w = sdcard_block2mem_wishbonedmawriter_loop_storage;
assign builder_csr_bankarray_csrbank3_dma_offset_w = sdcard_block2mem_wishbonedmawriter_offset_status;
assign sdcard_block2mem_wishbonedmawriter_offset_we = builder_csr_bankarray_csrbank3_dma_offset_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign builder_csr_bankarray_csrbank4_cmd_argument0_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_argument0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_argument0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_cmd_argument0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_argument0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_command0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_cmd_command0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_command0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_send0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_send0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_send0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_cmd_send0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_send0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response3_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response3_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_cmd_response3_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response3_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response2_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response2_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_cmd_response2_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response2_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response1_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response1_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_cmd_response1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response1_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_response0_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_response0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_response0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_cmd_response0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_response0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_event_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_cmd_event_re <= 1'd0;
    builder_csr_bankarray_csrbank4_cmd_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_cmd_event_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_cmd_event_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_data_event_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_data_event_re <= 1'd0;
    builder_csr_bankarray_csrbank4_data_event_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank4_data_event_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_data_event_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_block_length0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[9:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_block_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_block_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank4_block_length0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_block_length0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_block_count0_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_block_count0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_block_count0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank4_block_count0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_block_count0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_cmd_argument0_w = sdcard_core_cmd_argument_storage;
assign sdcard_core_csrfield_cmd_type = sdcard_core_cmd_command_storage[1:0];
assign sdcard_core_csrfield_data_type = sdcard_core_cmd_command_storage[6:5];
assign sdcard_core_csrfield_cmd = sdcard_core_cmd_command_storage[13:8];
assign builder_csr_bankarray_csrbank4_cmd_command0_w = sdcard_core_cmd_command_storage;
assign builder_csr_bankarray_csrbank4_cmd_send0_w = sdcard_core_cmd_send_storage;
assign builder_csr_bankarray_csrbank4_cmd_response3_w = sdcard_core_cmd_response_status[127:96];
assign builder_csr_bankarray_csrbank4_cmd_response2_w = sdcard_core_cmd_response_status[95:64];
assign builder_csr_bankarray_csrbank4_cmd_response1_w = sdcard_core_cmd_response_status[63:32];
assign builder_csr_bankarray_csrbank4_cmd_response0_w = sdcard_core_cmd_response_status[31:0];
assign sdcard_core_cmd_response_we = builder_csr_bankarray_csrbank4_cmd_response0_we;
always @(*) begin
    sdcard_core_cmd_event_status <= 4'd0;
    sdcard_core_cmd_event_status[0] <= sdcard_core_csrfield_done0;
    sdcard_core_cmd_event_status[1] <= sdcard_core_csrfield_error0;
    sdcard_core_cmd_event_status[2] <= sdcard_core_csrfield_timeout0;
    sdcard_core_cmd_event_status[3] <= sdcard_core_csrfield_crc0;
end
assign builder_csr_bankarray_csrbank4_cmd_event_w = sdcard_core_cmd_event_status;
assign sdcard_core_cmd_event_we = builder_csr_bankarray_csrbank4_cmd_event_we;
always @(*) begin
    sdcard_core_data_event_status <= 4'd0;
    sdcard_core_data_event_status[0] <= sdcard_core_csrfield_done1;
    sdcard_core_data_event_status[1] <= sdcard_core_csrfield_error1;
    sdcard_core_data_event_status[2] <= sdcard_core_csrfield_timeout1;
    sdcard_core_data_event_status[3] <= sdcard_core_csrfield_crc1;
end
assign builder_csr_bankarray_csrbank4_data_event_w = sdcard_core_data_event_status;
assign sdcard_core_data_event_we = builder_csr_bankarray_csrbank4_data_event_we;
assign builder_csr_bankarray_csrbank4_block_length0_w = sdcard_core_block_length_storage;
assign builder_csr_bankarray_csrbank4_block_count0_w = sdcard_core_block_count_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd8);
assign builder_csr_bankarray_csrbank5_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank5_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_status_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_pending_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_enable0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
always @(*) begin
    eventmanager_status_status <= 4'd0;
    eventmanager_status_status[0] <= eventmanager_card_detect0;
    eventmanager_status_status[1] <= eventmanager_block2mem_dma0;
    eventmanager_status_status[2] <= eventmanager_mem2block_dma0;
    eventmanager_status_status[3] <= eventmanager_cmd_done0;
end
assign builder_csr_bankarray_csrbank5_status_w = eventmanager_status_status;
assign eventmanager_status_we = builder_csr_bankarray_csrbank5_status_we;
always @(*) begin
    eventmanager_pending_status <= 4'd0;
    eventmanager_pending_status[0] <= eventmanager_card_detect1;
    eventmanager_pending_status[1] <= eventmanager_block2mem_dma1;
    eventmanager_pending_status[2] <= eventmanager_mem2block_dma1;
    eventmanager_pending_status[3] <= eventmanager_cmd_done1;
end
assign builder_csr_bankarray_csrbank5_pending_w = eventmanager_pending_status;
assign eventmanager_pending_we = builder_csr_bankarray_csrbank5_pending_we;
assign eventmanager_card_detect2 = eventmanager_enable_storage[0];
assign eventmanager_block2mem_dma2 = eventmanager_enable_storage[1];
assign eventmanager_mem2block_dma2 = eventmanager_enable_storage[2];
assign eventmanager_cmd_done2 = eventmanager_enable_storage[3];
assign builder_csr_bankarray_csrbank5_enable0_w = eventmanager_enable_storage;
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 4'd9);
assign builder_csr_bankarray_csrbank6_dma_base1_r = builder_csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_base1_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_base1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank6_dma_base1_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_base1_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_base0_r = builder_csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_base0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_base0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank6_dma_base0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_base0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_length0_r = builder_csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_length0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_length0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank6_dma_length0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_length0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_enable0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank6_dma_enable0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_enable0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_done_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_done_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_done_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank6_dma_done_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_done_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_loop0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_loop0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_loop0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank6_dma_loop0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_loop0_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_offset_r = builder_csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank6_dma_offset_re <= 1'd0;
    builder_csr_bankarray_csrbank6_dma_offset_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank6_dma_offset_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_dma_offset_we <= builder_csr_bankarray_interface6_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank6_dma_base1_w = sdcard_mem2block_dma_base_storage[63:32];
assign builder_csr_bankarray_csrbank6_dma_base0_w = sdcard_mem2block_dma_base_storage[31:0];
assign builder_csr_bankarray_csrbank6_dma_length0_w = sdcard_mem2block_dma_length_storage;
assign builder_csr_bankarray_csrbank6_dma_enable0_w = sdcard_mem2block_dma_enable_storage;
assign builder_csr_bankarray_csrbank6_dma_done_w = sdcard_mem2block_dma_done_status;
assign sdcard_mem2block_dma_done_we = builder_csr_bankarray_csrbank6_dma_done_we;
assign builder_csr_bankarray_csrbank6_dma_loop0_w = sdcard_mem2block_dma_loop_storage;
assign builder_csr_bankarray_csrbank6_dma_offset_w = sdcard_mem2block_dma_offset_status;
assign sdcard_mem2block_dma_offset_we = builder_csr_bankarray_csrbank6_dma_offset_we;
assign builder_csr_bankarray_csrbank7_sel = (builder_csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd10);
assign builder_csr_bankarray_csrbank7_card_detect_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_card_detect_re <= 1'd0;
    builder_csr_bankarray_csrbank7_card_detect_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank7_card_detect_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_card_detect_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank7_clocker_divider0_r = builder_csr_bankarray_interface7_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_clocker_divider0_re <= 1'd0;
    builder_csr_bankarray_csrbank7_clocker_divider0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank7_clocker_divider0_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_clocker_divider0_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign init_initialize_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    init_initialize_re <= 1'd0;
    init_initialize_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        init_initialize_re <= builder_csr_bankarray_interface7_bank_bus_we;
        init_initialize_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank7_dataw_status_r = builder_csr_bankarray_interface7_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_dataw_status_re <= 1'd0;
    builder_csr_bankarray_csrbank7_dataw_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank7_dataw_status_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_dataw_status_we <= builder_csr_bankarray_interface7_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank7_card_detect_w = card_detect_status0;
assign card_detect_we = builder_csr_bankarray_csrbank7_card_detect_we;
assign builder_csr_bankarray_csrbank7_clocker_divider0_w = clocker_storage;
always @(*) begin
    dataw_status <= 3'd0;
    dataw_status[0] <= dataw_accepted0;
    dataw_status[1] <= dataw_crc_error0;
    dataw_status[2] <= dataw_write_error0;
end
assign builder_csr_bankarray_csrbank7_dataw_status_w = dataw_status;
assign dataw_we = builder_csr_bankarray_csrbank7_dataw_status_we;
assign builder_csr_bankarray_csrbank8_sel = (builder_csr_bankarray_interface8_bank_bus_adr[13:9] == 4'd11);
assign builder_csr_bankarray_csrbank8_mmap_dummy_bits0_r = builder_csr_bankarray_interface8_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank8_mmap_dummy_bits0_re <= 1'd0;
    builder_csr_bankarray_csrbank8_mmap_dummy_bits0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank8_sel & (builder_csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank8_mmap_dummy_bits0_re <= builder_csr_bankarray_interface8_bank_bus_we;
        builder_csr_bankarray_csrbank8_mmap_dummy_bits0_we <= builder_csr_bankarray_interface8_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank8_mmap_dummy_bits0_w = main_soclinux_spiflash_core_litespimmap_storage;
assign builder_csr_bankarray_csrbank9_sel = (builder_csr_bankarray_interface9_bank_bus_adr[13:9] == 4'd12);
assign builder_csr_bankarray_csrbank9_clk_divisor0_r = builder_csr_bankarray_interface9_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank9_clk_divisor0_re <= 1'd0;
    builder_csr_bankarray_csrbank9_clk_divisor0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank9_sel & (builder_csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank9_clk_divisor0_re <= builder_csr_bankarray_interface9_bank_bus_we;
        builder_csr_bankarray_csrbank9_clk_divisor0_we <= builder_csr_bankarray_interface9_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank9_clk_divisor0_w = main_soclinux_spiflash_phy_storage;
assign builder_csr_bankarray_csrbank10_sel = (builder_csr_bankarray_interface10_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank10_load0_r = builder_csr_bankarray_interface10_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank10_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank10_load0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_load0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_reload0_r = builder_csr_bankarray_interface10_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank10_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank10_reload0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_reload0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_en0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank10_en0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_en0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_update_value0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank10_update_value0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_update_value0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_value_r = builder_csr_bankarray_interface10_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank10_value_re <= 1'd0;
    builder_csr_bankarray_csrbank10_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank10_value_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_value_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_ev_status_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank10_ev_status_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_status_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_ev_pending_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank10_ev_pending_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_pending_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_ev_enable0_r = builder_csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank10_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank10_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank10_sel & (builder_csr_bankarray_interface10_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank10_ev_enable0_re <= builder_csr_bankarray_interface10_bank_bus_we;
        builder_csr_bankarray_csrbank10_ev_enable0_we <= builder_csr_bankarray_interface10_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank10_load0_w = main_soclinux_timer_load_storage;
assign builder_csr_bankarray_csrbank10_reload0_w = main_soclinux_timer_reload_storage;
assign builder_csr_bankarray_csrbank10_en0_w = main_soclinux_timer_en_storage;
assign builder_csr_bankarray_csrbank10_update_value0_w = main_soclinux_timer_update_value_storage;
assign builder_csr_bankarray_csrbank10_value_w = main_soclinux_timer_value_status;
assign main_soclinux_timer_value_we = builder_csr_bankarray_csrbank10_value_we;
assign main_soclinux_timer_status_status = main_soclinux_timer_zero0;
assign builder_csr_bankarray_csrbank10_ev_status_w = main_soclinux_timer_status_status;
assign main_soclinux_timer_status_we = builder_csr_bankarray_csrbank10_ev_status_we;
assign main_soclinux_timer_pending_status = main_soclinux_timer_zero1;
assign builder_csr_bankarray_csrbank10_ev_pending_w = main_soclinux_timer_pending_status;
assign main_soclinux_timer_pending_we = builder_csr_bankarray_csrbank10_ev_pending_we;
assign main_soclinux_timer_zero2 = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank10_ev_enable0_w = main_soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank11_sel = (builder_csr_bankarray_interface11_bank_bus_adr[13:9] == 2'd2);
assign main_soclinux_uart_rxtx_r = builder_csr_bankarray_interface11_bank_bus_dat_w[7:0];
always @(*) begin
    main_soclinux_uart_rxtx_re <= 1'd0;
    main_soclinux_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        main_soclinux_uart_rxtx_re <= builder_csr_bankarray_interface11_bank_bus_we;
        main_soclinux_uart_rxtx_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_txfull_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank11_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank11_txfull_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_txfull_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_rxempty_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank11_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank11_rxempty_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_rxempty_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_status_r = builder_csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank11_ev_status_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_status_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_pending_r = builder_csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank11_ev_pending_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_pending_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_ev_enable0_r = builder_csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank11_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank11_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank11_ev_enable0_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_ev_enable0_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_txempty_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank11_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank11_txempty_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_txempty_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_rxfull_r = builder_csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank11_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank11_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank11_sel & (builder_csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank11_rxfull_re <= builder_csr_bankarray_interface11_bank_bus_we;
        builder_csr_bankarray_csrbank11_rxfull_we <= builder_csr_bankarray_interface11_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank11_txfull_w = main_soclinux_uart_txfull_status;
assign main_soclinux_uart_txfull_we = builder_csr_bankarray_csrbank11_txfull_we;
assign builder_csr_bankarray_csrbank11_rxempty_w = main_soclinux_uart_rxempty_status;
assign main_soclinux_uart_rxempty_we = builder_csr_bankarray_csrbank11_rxempty_we;
always @(*) begin
    main_soclinux_uart_status_status <= 2'd0;
    main_soclinux_uart_status_status[0] <= main_soclinux_uart_tx0;
    main_soclinux_uart_status_status[1] <= main_soclinux_uart_rx0;
end
assign builder_csr_bankarray_csrbank11_ev_status_w = main_soclinux_uart_status_status;
assign main_soclinux_uart_status_we = builder_csr_bankarray_csrbank11_ev_status_we;
always @(*) begin
    main_soclinux_uart_pending_status <= 2'd0;
    main_soclinux_uart_pending_status[0] <= main_soclinux_uart_tx1;
    main_soclinux_uart_pending_status[1] <= main_soclinux_uart_rx1;
end
assign builder_csr_bankarray_csrbank11_ev_pending_w = main_soclinux_uart_pending_status;
assign main_soclinux_uart_pending_we = builder_csr_bankarray_csrbank11_ev_pending_we;
assign main_soclinux_uart_tx2 = main_soclinux_uart_enable_storage[0];
assign main_soclinux_uart_rx2 = main_soclinux_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank11_ev_enable0_w = main_soclinux_uart_enable_storage;
assign builder_csr_bankarray_csrbank11_txempty_w = main_soclinux_uart_txempty_status;
assign main_soclinux_uart_txempty_we = builder_csr_bankarray_csrbank11_txempty_we;
assign builder_csr_bankarray_csrbank11_rxfull_w = main_soclinux_uart_rxfull_status;
assign main_soclinux_uart_rxfull_we = builder_csr_bankarray_csrbank11_rxfull_we;
assign builder_csr_interconnect_adr = builder_interface1_adr;
assign builder_csr_interconnect_re = builder_interface1_re;
assign builder_csr_interconnect_we = builder_interface1_we;
assign builder_csr_interconnect_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface7_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface8_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface9_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface10_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface11_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface1_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface2_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface3_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface4_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface5_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface6_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface7_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface8_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface9_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface10_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface11_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_sram_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface7_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface8_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface9_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface10_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface11_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface7_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface8_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface9_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface10_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface11_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_interface7_bank_bus_dat_r) | builder_csr_bankarray_interface8_bank_bus_dat_r) | builder_csr_bankarray_interface9_bank_bus_dat_r) | builder_csr_bankarray_interface10_bank_bus_dat_r) | builder_csr_bankarray_interface11_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_self0 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_self0 <= main_soclinux_pbus_adr;
        end
        1'd1: begin
            builder_self0 <= interface0_bus_adr;
        end
        default: begin
            builder_self0 <= interface1_bus_adr;
        end
    endcase
end
always @(*) begin
    builder_self1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_self1 <= main_soclinux_pbus_dat_w;
        end
        1'd1: begin
            builder_self1 <= interface0_bus_dat_w;
        end
        default: begin
            builder_self1 <= interface1_bus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_self2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_self2 <= main_soclinux_pbus_sel;
        end
        1'd1: begin
            builder_self2 <= interface0_bus_sel;
        end
        default: begin
            builder_self2 <= interface1_bus_sel;
        end
    endcase
end
always @(*) begin
    builder_self3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_self3 <= main_soclinux_pbus_cyc;
        end
        1'd1: begin
            builder_self3 <= interface0_bus_cyc;
        end
        default: begin
            builder_self3 <= interface1_bus_cyc;
        end
    endcase
end
always @(*) begin
    builder_self4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_self4 <= main_soclinux_pbus_stb;
        end
        1'd1: begin
            builder_self4 <= interface0_bus_stb;
        end
        default: begin
            builder_self4 <= interface1_bus_stb;
        end
    endcase
end
always @(*) begin
    builder_self5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_self5 <= main_soclinux_pbus_we;
        end
        1'd1: begin
            builder_self5 <= interface0_bus_we;
        end
        default: begin
            builder_self5 <= interface1_bus_we;
        end
    endcase
end
always @(*) begin
    builder_self6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_self6 <= main_soclinux_pbus_cti;
        end
        1'd1: begin
            builder_self6 <= interface0_bus_cti;
        end
        default: begin
            builder_self6 <= interface1_bus_cti;
        end
    endcase
end
always @(*) begin
    builder_self7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_self7 <= main_soclinux_pbus_bte;
        end
        1'd1: begin
            builder_self7 <= interface0_bus_bte;
        end
        default: begin
            builder_self7 <= interface1_bus_bte;
        end
    endcase
end
assign main_soclinux_rx_rx = builder_multiregimpl01;
assign hyperram_cs_n = builder_multiregimpl1;
assign hyperram_rst_n = builder_multiregimpl2;
assign hyperram_clk_p = builder_multiregimpl32;
assign hyperram_clk_n = builder_multiregimpl42;
assign main_hyperramsdrphy_dq_oe = builder_multiregimpl52;
always @(*) begin
    main_hyperramsdrphy_dq_o <= 8'd0;
    main_hyperramsdrphy_dq_o[0] <= builder_multiregimpl62;
    main_hyperramsdrphy_dq_o[1] <= builder_multiregimpl82;
    main_hyperramsdrphy_dq_o[2] <= builder_multiregimpl102;
    main_hyperramsdrphy_dq_o[3] <= builder_multiregimpl122;
    main_hyperramsdrphy_dq_o[4] <= builder_multiregimpl142;
    main_hyperramsdrphy_dq_o[5] <= builder_multiregimpl162;
    main_hyperramsdrphy_dq_o[6] <= builder_multiregimpl182;
    main_hyperramsdrphy_dq_o[7] <= builder_multiregimpl202;
end
always @(*) begin
    main_hyperramsdrphy_ios_dq_i <= 8'd0;
    main_hyperramsdrphy_ios_dq_i[0] <= builder_multiregimpl7;
    main_hyperramsdrphy_ios_dq_i[1] <= builder_multiregimpl9;
    main_hyperramsdrphy_ios_dq_i[2] <= builder_multiregimpl11;
    main_hyperramsdrphy_ios_dq_i[3] <= builder_multiregimpl13;
    main_hyperramsdrphy_ios_dq_i[4] <= builder_multiregimpl15;
    main_hyperramsdrphy_ios_dq_i[5] <= builder_multiregimpl17;
    main_hyperramsdrphy_ios_dq_i[6] <= builder_multiregimpl19;
    main_hyperramsdrphy_ios_dq_i[7] <= builder_multiregimpl21;
end
assign main_hyperramsdrphy_rwds_oe = builder_multiregimpl222;
assign main_hyperramsdrphy_rwds_o = builder_multiregimpl232;
assign main_hyperramsdrphy_ios_rwds_i = builder_multiregimpl24;
assign clk_i = builder_multiregimpl25;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end else begin
                    if (builder_request[2]) begin
                        builder_grant <= 2'd2;
                    end
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[2]) begin
                    builder_grant <= 2'd2;
                end else begin
                    if (builder_request[0]) begin
                        builder_grant <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            if ((~builder_request[2])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end else begin
                    if (builder_request[1]) begin
                        builder_grant <= 1'd1;
                    end
                end
            end
        end
    endcase
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_soclinux_bus_errors != 32'd4294967295)) begin
        if (main_soclinux_bus_error) begin
            main_soclinux_bus_errors <= (main_soclinux_bus_errors + 1'd1);
        end
    end
    main_soclinux_soclinux_ram_bus_ack <= 1'd0;
    if (((main_soclinux_soclinux_ram_bus_cyc & main_soclinux_soclinux_ram_bus_stb) & ((~main_soclinux_soclinux_ram_bus_ack) | main_soclinux_soclinux_adr_burst))) begin
        main_soclinux_soclinux_ram_bus_ack <= 1'd1;
    end
    main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & ((~main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_ram_adr_burst))) begin
        main_soclinux_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_soclinux_tx_tick, main_soclinux_tx_phase} <= 25'd20615843;
    if (main_soclinux_tx_enable) begin
        {main_soclinux_tx_tick, main_soclinux_tx_phase} <= (main_soclinux_tx_phase + 25'd20615843);
    end
    builder_rs232phytx_state <= builder_rs232phytx_next_state;
    if (main_soclinux_tx_count_rs232phytx_next_value_ce0) begin
        main_soclinux_tx_count <= main_soclinux_tx_count_rs232phytx_next_value0;
    end
    if (main_soclinux_usb_uart_tx_rs232phytx_next_value_ce1) begin
        usb_uart_tx <= main_soclinux_usb_uart_tx_rs232phytx_next_value1;
    end
    if (main_soclinux_tx_data_rs232phytx_next_value_ce2) begin
        main_soclinux_tx_data <= main_soclinux_tx_data_rs232phytx_next_value2;
    end
    main_soclinux_rx_rx_d <= main_soclinux_rx_rx;
    {main_soclinux_rx_tick, main_soclinux_rx_phase} <= 32'd2147483648;
    if (main_soclinux_rx_enable) begin
        {main_soclinux_rx_tick, main_soclinux_rx_phase} <= (main_soclinux_rx_phase + 25'd20615843);
    end
    builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
    if (main_soclinux_rx_count_rs232phyrx_next_value_ce0) begin
        main_soclinux_rx_count <= main_soclinux_rx_count_rs232phyrx_next_value0;
    end
    if (main_soclinux_rx_data_rs232phyrx_next_value_ce1) begin
        main_soclinux_rx_data <= main_soclinux_rx_data_rs232phyrx_next_value1;
    end
    if (main_soclinux_uart_tx_clear) begin
        main_soclinux_uart_tx_pending <= 1'd0;
    end
    main_soclinux_uart_tx_trigger_d <= main_soclinux_uart_tx_trigger;
    if ((main_soclinux_uart_tx_trigger & (~main_soclinux_uart_tx_trigger_d))) begin
        main_soclinux_uart_tx_pending <= 1'd1;
    end
    if (main_soclinux_uart_rx_clear) begin
        main_soclinux_uart_rx_pending <= 1'd0;
    end
    main_soclinux_uart_rx_trigger_d <= main_soclinux_uart_rx_trigger;
    if ((main_soclinux_uart_rx_trigger & (~main_soclinux_uart_rx_trigger_d))) begin
        main_soclinux_uart_rx_pending <= 1'd1;
    end
    if (main_soclinux_uart_tx_fifo_syncfifo_re) begin
        main_soclinux_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_tx_fifo_re) begin
            main_soclinux_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        main_soclinux_uart_tx_fifo_produce <= (main_soclinux_uart_tx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_tx_fifo_do_read) begin
        main_soclinux_uart_tx_fifo_consume <= (main_soclinux_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        if ((~main_soclinux_uart_tx_fifo_do_read)) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_tx_fifo_do_read) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_uart_rx_fifo_syncfifo_re) begin
        main_soclinux_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_rx_fifo_re) begin
            main_soclinux_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        main_soclinux_uart_rx_fifo_produce <= (main_soclinux_uart_rx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_rx_fifo_do_read) begin
        main_soclinux_uart_rx_fifo_consume <= (main_soclinux_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        if ((~main_soclinux_uart_rx_fifo_do_read)) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_rx_fifo_do_read) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_timer_en_storage) begin
        if ((main_soclinux_timer_value == 1'd0)) begin
            main_soclinux_timer_value <= main_soclinux_timer_reload_storage;
        end else begin
            main_soclinux_timer_value <= (main_soclinux_timer_value - 1'd1);
        end
    end else begin
        main_soclinux_timer_value <= main_soclinux_timer_load_storage;
    end
    if (main_soclinux_timer_update_value_re) begin
        main_soclinux_timer_value_status <= main_soclinux_timer_value;
    end
    if (main_soclinux_timer_zero_clear) begin
        main_soclinux_timer_zero_pending <= 1'd0;
    end
    main_soclinux_timer_zero_trigger_d <= main_soclinux_timer_zero_trigger;
    if ((main_soclinux_timer_zero_trigger & (~main_soclinux_timer_zero_trigger_d))) begin
        main_soclinux_timer_zero_pending <= 1'd1;
    end
    main_hyperramsdrphy_rwds_i_d <= main_hyperramsdrphy_ios_rwds_i;
    main_hyperramsdrphy_phase <= (main_hyperramsdrphy_phase + 1'd1);
    builder_hyperram_clockdomainsrenamer_state <= builder_hyperram_clockdomainsrenamer_next_state;
    if (((main_syncfifo0_syncfifo0_we & main_syncfifo0_syncfifo0_writable) & (~main_syncfifo0_replace))) begin
        main_syncfifo0_produce <= (main_syncfifo0_produce + 1'd1);
    end
    if (main_syncfifo0_do_read) begin
        main_syncfifo0_consume <= (main_syncfifo0_consume + 1'd1);
    end
    if (((main_syncfifo0_syncfifo0_we & main_syncfifo0_syncfifo0_writable) & (~main_syncfifo0_replace))) begin
        if ((~main_syncfifo0_do_read)) begin
            main_syncfifo0_level <= (main_syncfifo0_level + 1'd1);
        end
    end else begin
        if (main_syncfifo0_do_read) begin
            main_syncfifo0_level <= (main_syncfifo0_level - 1'd1);
        end
    end
    if (((main_syncfifo1_syncfifo1_we & main_syncfifo1_syncfifo1_writable) & (~main_syncfifo1_replace))) begin
        main_syncfifo1_produce <= (main_syncfifo1_produce + 1'd1);
    end
    if (main_syncfifo1_do_read) begin
        main_syncfifo1_consume <= (main_syncfifo1_consume + 1'd1);
    end
    if (((main_syncfifo1_syncfifo1_we & main_syncfifo1_syncfifo1_writable) & (~main_syncfifo1_replace))) begin
        if ((~main_syncfifo1_do_read)) begin
            main_syncfifo1_level <= (main_syncfifo1_level + 1'd1);
        end
    end else begin
        if (main_syncfifo1_do_read) begin
            main_syncfifo1_level <= (main_syncfifo1_level - 1'd1);
        end
    end
    if (main_core_bus_latch) begin
        main_core_bus_cti1 <= main_core_bus_cti1;
        main_core_bus_we1 <= main_core_bus_we0;
        main_core_bus_sel1 <= main_core_bus_sel0;
        main_core_bus_adr1 <= main_core_bus_adr0;
        main_core_bus_dat_w1 <= main_core_bus_dat_w0;
    end
    if ((main_core_next_state != main_core_state)) begin
        main_core_cycles <= 1'd0;
    end
    if ((main_core_cmd_tx_conv_converter_source_valid & main_core_cmd_tx_conv_converter_source_ready)) begin
        if (main_core_cmd_tx_conv_converter_last) begin
            main_core_cmd_tx_conv_converter_mux <= 1'd0;
        end else begin
            main_core_cmd_tx_conv_converter_mux <= (main_core_cmd_tx_conv_converter_mux + 1'd1);
        end
    end
    if ((main_core_reg_tx_conv_converter_source_valid & main_core_reg_tx_conv_converter_source_ready)) begin
        if (main_core_reg_tx_conv_converter_last) begin
            main_core_reg_tx_conv_converter_mux <= 1'd0;
        end else begin
            main_core_reg_tx_conv_converter_mux <= (main_core_reg_tx_conv_converter_mux + 1'd1);
        end
    end
    if (main_core_reg_rx_conv_converter_source_ready) begin
        main_core_reg_rx_conv_converter_strobe_all <= 1'd0;
    end
    if (main_core_reg_rx_conv_converter_load_part) begin
        if (((main_core_reg_rx_conv_converter_demux == 1'd1) | main_core_reg_rx_conv_converter_sink_last)) begin
            main_core_reg_rx_conv_converter_demux <= 1'd0;
            main_core_reg_rx_conv_converter_strobe_all <= 1'd1;
        end else begin
            main_core_reg_rx_conv_converter_demux <= (main_core_reg_rx_conv_converter_demux + 1'd1);
        end
    end
    if ((main_core_reg_rx_conv_converter_source_valid & main_core_reg_rx_conv_converter_source_ready)) begin
        if ((main_core_reg_rx_conv_converter_sink_valid & main_core_reg_rx_conv_converter_sink_ready)) begin
            main_core_reg_rx_conv_converter_source_first <= main_core_reg_rx_conv_converter_sink_first;
            main_core_reg_rx_conv_converter_source_last <= main_core_reg_rx_conv_converter_sink_last;
        end else begin
            main_core_reg_rx_conv_converter_source_first <= 1'd0;
            main_core_reg_rx_conv_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_core_reg_rx_conv_converter_sink_valid & main_core_reg_rx_conv_converter_sink_ready)) begin
            main_core_reg_rx_conv_converter_source_first <= (main_core_reg_rx_conv_converter_sink_first | main_core_reg_rx_conv_converter_source_first);
            main_core_reg_rx_conv_converter_source_last <= (main_core_reg_rx_conv_converter_sink_last | main_core_reg_rx_conv_converter_source_last);
        end
    end
    if (main_core_reg_rx_conv_converter_load_part) begin
        case (main_core_reg_rx_conv_converter_demux)
            1'd0: begin
                main_core_reg_rx_conv_converter_source_payload_data[15:8] <= main_core_reg_rx_conv_converter_sink_payload_data;
            end
            1'd1: begin
                main_core_reg_rx_conv_converter_source_payload_data[7:0] <= main_core_reg_rx_conv_converter_sink_payload_data;
            end
        endcase
    end
    if (main_core_reg_rx_conv_converter_load_part) begin
        main_core_reg_rx_conv_converter_source_payload_valid_token_count <= (main_core_reg_rx_conv_converter_demux + 1'd1);
    end
    if ((main_core_dat_tx_conv_converter_source_valid & main_core_dat_tx_conv_converter_source_ready)) begin
        if (main_core_dat_tx_conv_converter_last) begin
            main_core_dat_tx_conv_converter_mux <= 1'd0;
        end else begin
            main_core_dat_tx_conv_converter_mux <= (main_core_dat_tx_conv_converter_mux + 1'd1);
        end
    end
    if (main_core_dat_rx_conv_converter_source_ready) begin
        main_core_dat_rx_conv_converter_strobe_all <= 1'd0;
    end
    if (main_core_dat_rx_conv_converter_load_part) begin
        if (((main_core_dat_rx_conv_converter_demux == 2'd3) | main_core_dat_rx_conv_converter_sink_last)) begin
            main_core_dat_rx_conv_converter_demux <= 1'd0;
            main_core_dat_rx_conv_converter_strobe_all <= 1'd1;
        end else begin
            main_core_dat_rx_conv_converter_demux <= (main_core_dat_rx_conv_converter_demux + 1'd1);
        end
    end
    if ((main_core_dat_rx_conv_converter_source_valid & main_core_dat_rx_conv_converter_source_ready)) begin
        if ((main_core_dat_rx_conv_converter_sink_valid & main_core_dat_rx_conv_converter_sink_ready)) begin
            main_core_dat_rx_conv_converter_source_first <= main_core_dat_rx_conv_converter_sink_first;
            main_core_dat_rx_conv_converter_source_last <= main_core_dat_rx_conv_converter_sink_last;
        end else begin
            main_core_dat_rx_conv_converter_source_first <= 1'd0;
            main_core_dat_rx_conv_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_core_dat_rx_conv_converter_sink_valid & main_core_dat_rx_conv_converter_sink_ready)) begin
            main_core_dat_rx_conv_converter_source_first <= (main_core_dat_rx_conv_converter_sink_first | main_core_dat_rx_conv_converter_source_first);
            main_core_dat_rx_conv_converter_source_last <= (main_core_dat_rx_conv_converter_sink_last | main_core_dat_rx_conv_converter_source_last);
        end
    end
    if (main_core_dat_rx_conv_converter_load_part) begin
        case (main_core_dat_rx_conv_converter_demux)
            1'd0: begin
                main_core_dat_rx_conv_converter_source_payload_data[31:24] <= main_core_dat_rx_conv_converter_sink_payload_data;
            end
            1'd1: begin
                main_core_dat_rx_conv_converter_source_payload_data[23:16] <= main_core_dat_rx_conv_converter_sink_payload_data;
            end
            2'd2: begin
                main_core_dat_rx_conv_converter_source_payload_data[15:8] <= main_core_dat_rx_conv_converter_sink_payload_data;
            end
            2'd3: begin
                main_core_dat_rx_conv_converter_source_payload_data[7:0] <= main_core_dat_rx_conv_converter_sink_payload_data;
            end
        endcase
    end
    if (main_core_dat_rx_conv_converter_load_part) begin
        main_core_dat_rx_conv_converter_source_payload_valid_token_count <= (main_core_dat_rx_conv_converter_demux + 1'd1);
    end
    main_core_state <= main_core_next_state;
    if (main_core_latency_x2_next_value_ce0) begin
        main_core_latency_x2 <= main_core_latency_x2_next_value0;
    end
    if (main_core_cycles_next_value_ce1) begin
        main_core_cycles <= main_core_cycles_next_value1;
    end
    if (main_core_burst_r_first_next_value_ce2) begin
        main_core_burst_r_first <= main_core_burst_r_first_next_value2;
    end
    builder_hyperram_fsm_state <= builder_hyperram_fsm_next_state;
    if (main_hyperram_reg_rdata_status_hyperram_next_value_ce) begin
        main_hyperram_reg_rdata_status <= main_hyperram_reg_rdata_status_hyperram_next_value;
    end
    if (main_soclinux_spiflash_phy_sr_out_load) begin
        main_soclinux_spiflash_phy_sr_out <= (main_soclinux_spiflash_phy_sink_payload_data <<< (6'd32 - main_soclinux_spiflash_phy_sink_payload_len));
        main_soclinux_spiflash_phy_sr_in <= 1'd0;
    end
    if (main_soclinux_spiflash_phy_sr_out_shift) begin
        main_soclinux_spiflash_phy_sr_out <= (main_soclinux_spiflash_phy_sr_out <<< main_soclinux_spiflash_phy_sink_payload_width);
    end
    if (main_soclinux_spiflash_phy_sr_in_shift) begin
        case (main_soclinux_spiflash_phy_sink_payload_width)
            1'd1: begin
                main_soclinux_spiflash_phy_sr_in <= {main_soclinux_spiflash_phy_sr_in, main_soclinux_spiflash_phy_dq_i[1]};
            end
            2'd2: begin
                main_soclinux_spiflash_phy_sr_in <= {main_soclinux_spiflash_phy_sr_in, main_soclinux_spiflash_phy_dq_i[1:0]};
            end
            3'd4: begin
                main_soclinux_spiflash_phy_sr_in <= {main_soclinux_spiflash_phy_sr_in, main_soclinux_spiflash_phy_dq_i};
            end
            4'd8: begin
                main_soclinux_spiflash_phy_sr_in <= {main_soclinux_spiflash_phy_sr_in, main_soclinux_spiflash_phy_dq_i};
            end
        endcase
    end
    main_soclinux_spiflash_phy_posedge_reg <= main_soclinux_spiflash_phy_posedge;
    main_soclinux_spiflash_phy_posedge_reg2 <= main_soclinux_spiflash_phy_posedge_reg;
    if ((main_soclinux_spiflash_phy_en | main_soclinux_spiflash_phy_en_int)) begin
        if ((main_soclinux_spiflash_phy_cnt < main_soclinux_spiflash_phy_div)) begin
            main_soclinux_spiflash_phy_cnt <= (main_soclinux_spiflash_phy_cnt + 1'd1);
        end else begin
            main_soclinux_spiflash_phy_cnt <= 1'd0;
            main_soclinux_spiflash_phy_clk <= (~main_soclinux_spiflash_phy_clk);
        end
    end else begin
        main_soclinux_spiflash_phy_clk <= 1'd0;
        main_soclinux_spiflash_phy_cnt <= 1'd0;
    end
    if (main_soclinux_spiflash_phy_wait) begin
        if ((~main_soclinux_spiflash_phy_done)) begin
            main_soclinux_spiflash_phy_count <= (main_soclinux_spiflash_phy_count - 1'd1);
        end
    end else begin
        main_soclinux_spiflash_phy_count <= 4'd11;
    end
    builder_litespiphy_state <= builder_litespiphy_next_state;
    if (main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value_ce0) begin
        main_soclinux_spiflash_phy_sr_cnt <= main_soclinux_spiflash_phy_sr_cnt_litespiphy_next_value0;
    end
    if (main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value_ce1) begin
        main_soclinux_spiflash_phy_dq_oe <= main_soclinux_spiflash_phy_dq_oe_litespiphy_next_value1;
    end
    if (main_soclinux_spiflash_core_litespimmap_wait) begin
        if ((~main_soclinux_spiflash_core_litespimmap_done)) begin
            main_soclinux_spiflash_core_litespimmap_count <= (main_soclinux_spiflash_core_litespimmap_count - 1'd1);
        end
    end else begin
        main_soclinux_spiflash_core_litespimmap_count <= 9'd256;
    end
    builder_litespi_state <= builder_litespi_next_state;
    if (main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value_ce) begin
        main_soclinux_spiflash_core_litespimmap_burst_cs <= main_soclinux_spiflash_core_litespimmap_burst_cs_litespi_next_value;
    end
    if (main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value_ce) begin
        main_soclinux_spiflash_core_litespimmap_byte_count <= main_soclinux_spiflash_core_litespimmap_byte_count_litespi_t_next_value;
    end
    if (main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value_ce) begin
        main_soclinux_spiflash_core_litespimmap_write <= main_soclinux_spiflash_core_litespimmap_write_litespi_t_t_next_value;
    end
    if (main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value_ce0) begin
        main_soclinux_spiflash_core_litespimmap_write_mask <= main_soclinux_spiflash_core_litespimmap_write_mask_litespi_t_f_next_value0;
    end
    if (main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value_ce1) begin
        main_soclinux_spiflash_core_litespimmap_data_write <= main_soclinux_spiflash_core_litespimmap_data_write_litespi_t_f_next_value1;
    end
    if (main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value_ce) begin
        main_soclinux_spiflash_core_litespimmap_burst_adr <= main_soclinux_spiflash_core_litespimmap_burst_adr_litespi_f_next_value;
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 21'd1500000;
    end
    card_detect_d <= card_detect_status0;
    card_detect_irq <= (card_detect_status0 ^ card_detect_d);
    if ((~clocker_stop)) begin
        clocker_count <= (clocker_count + 1'd1);
        if ((clocker_count >= (clocker_storage[8:1] - 1'd1))) begin
            clocker_clk1 <= (~clocker_clk1);
            clocker_count <= 1'd0;
        end
    end
    clocker_clk_d <= clocker_clk1;
    if (clocker_clk_d) begin
        clocker_ce_delayed <= clocker_clk_en;
    end
    builder_sdphyinit_state <= builder_sdphyinit_next_state;
    if (init_count_sdphyinit_next_value_ce) begin
        init_count <= init_count_sdphyinit_next_value;
    end
    builder_sdphycmdw_state <= builder_sdphycmdw_next_state;
    if (cmdw_count_sdphycmdw_next_value_ce) begin
        cmdw_count <= cmdw_count_sdphycmdw_next_value;
    end
    if (cmdr_cmdr_pads_in_valid) begin
        cmdr_cmdr_run <= (cmdr_cmdr_start | cmdr_cmdr_run);
    end
    if (cmdr_cmdr_converter_converter_source_ready) begin
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        if (((cmdr_cmdr_converter_converter_demux == 3'd7) | cmdr_cmdr_converter_converter_sink_last)) begin
            cmdr_cmdr_converter_converter_demux <= 1'd0;
            cmdr_cmdr_converter_converter_strobe_all <= 1'd1;
        end else begin
            cmdr_cmdr_converter_converter_demux <= (cmdr_cmdr_converter_converter_demux + 1'd1);
        end
    end
    if ((cmdr_cmdr_converter_converter_source_valid & cmdr_cmdr_converter_converter_source_ready)) begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= cmdr_cmdr_converter_converter_sink_first;
            cmdr_cmdr_converter_converter_source_last <= cmdr_cmdr_converter_converter_sink_last;
        end else begin
            cmdr_cmdr_converter_converter_source_first <= 1'd0;
            cmdr_cmdr_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((cmdr_cmdr_converter_converter_sink_valid & cmdr_cmdr_converter_converter_sink_ready)) begin
            cmdr_cmdr_converter_converter_source_first <= (cmdr_cmdr_converter_converter_sink_first | cmdr_cmdr_converter_converter_source_first);
            cmdr_cmdr_converter_converter_source_last <= (cmdr_cmdr_converter_converter_sink_last | cmdr_cmdr_converter_converter_source_last);
        end
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        case (cmdr_cmdr_converter_converter_demux)
            1'd0: begin
                cmdr_cmdr_converter_converter_source_payload_data[7] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            1'd1: begin
                cmdr_cmdr_converter_converter_source_payload_data[6] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd2: begin
                cmdr_cmdr_converter_converter_source_payload_data[5] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd3: begin
                cmdr_cmdr_converter_converter_source_payload_data[4] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd4: begin
                cmdr_cmdr_converter_converter_source_payload_data[3] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd5: begin
                cmdr_cmdr_converter_converter_source_payload_data[2] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd6: begin
                cmdr_cmdr_converter_converter_source_payload_data[1] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd7: begin
                cmdr_cmdr_converter_converter_source_payload_data[0] <= cmdr_cmdr_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (cmdr_cmdr_converter_converter_load_part) begin
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= (cmdr_cmdr_converter_converter_demux + 1'd1);
    end
    if (((~cmdr_cmdr_buf_pipe_valid_source_valid) | cmdr_cmdr_buf_pipe_valid_source_ready)) begin
        cmdr_cmdr_buf_pipe_valid_source_valid <= cmdr_cmdr_buf_pipe_valid_sink_valid;
        cmdr_cmdr_buf_pipe_valid_source_first <= cmdr_cmdr_buf_pipe_valid_sink_first;
        cmdr_cmdr_buf_pipe_valid_source_last <= cmdr_cmdr_buf_pipe_valid_sink_last;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= cmdr_cmdr_buf_pipe_valid_sink_payload_data;
    end
    if (cmdr_cmdr_reset) begin
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphycmdr_state <= builder_sdphycmdr_next_state;
    if (cmdr_timeout_sdphycmdr_next_value_ce0) begin
        cmdr_timeout <= cmdr_timeout_sdphycmdr_next_value0;
    end
    if (cmdr_count_sdphycmdr_next_value_ce1) begin
        cmdr_count <= cmdr_count_sdphycmdr_next_value1;
    end
    if (cmdr_busy_sdphycmdr_next_value_ce2) begin
        cmdr_busy <= cmdr_busy_sdphycmdr_next_value2;
    end
    if (cmdr_cmdr_reset_sdphycmdr_next_value_ce3) begin
        cmdr_cmdr_reset <= cmdr_cmdr_reset_sdphycmdr_next_value3;
    end
    if (dataw_crc_pads_in_valid) begin
        dataw_crc_run <= (dataw_crc_start | dataw_crc_run);
    end
    if (dataw_crc_converter_converter_source_ready) begin
        dataw_crc_converter_converter_strobe_all <= 1'd0;
    end
    if (dataw_crc_converter_converter_load_part) begin
        if (((dataw_crc_converter_converter_demux == 3'd7) | dataw_crc_converter_converter_sink_last)) begin
            dataw_crc_converter_converter_demux <= 1'd0;
            dataw_crc_converter_converter_strobe_all <= 1'd1;
        end else begin
            dataw_crc_converter_converter_demux <= (dataw_crc_converter_converter_demux + 1'd1);
        end
    end
    if ((dataw_crc_converter_converter_source_valid & dataw_crc_converter_converter_source_ready)) begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= dataw_crc_converter_converter_sink_first;
            dataw_crc_converter_converter_source_last <= dataw_crc_converter_converter_sink_last;
        end else begin
            dataw_crc_converter_converter_source_first <= 1'd0;
            dataw_crc_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((dataw_crc_converter_converter_sink_valid & dataw_crc_converter_converter_sink_ready)) begin
            dataw_crc_converter_converter_source_first <= (dataw_crc_converter_converter_sink_first | dataw_crc_converter_converter_source_first);
            dataw_crc_converter_converter_source_last <= (dataw_crc_converter_converter_sink_last | dataw_crc_converter_converter_source_last);
        end
    end
    if (dataw_crc_converter_converter_load_part) begin
        case (dataw_crc_converter_converter_demux)
            1'd0: begin
                dataw_crc_converter_converter_source_payload_data[7] <= dataw_crc_converter_converter_sink_payload_data;
            end
            1'd1: begin
                dataw_crc_converter_converter_source_payload_data[6] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd2: begin
                dataw_crc_converter_converter_source_payload_data[5] <= dataw_crc_converter_converter_sink_payload_data;
            end
            2'd3: begin
                dataw_crc_converter_converter_source_payload_data[4] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd4: begin
                dataw_crc_converter_converter_source_payload_data[3] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd5: begin
                dataw_crc_converter_converter_source_payload_data[2] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd6: begin
                dataw_crc_converter_converter_source_payload_data[1] <= dataw_crc_converter_converter_sink_payload_data;
            end
            3'd7: begin
                dataw_crc_converter_converter_source_payload_data[0] <= dataw_crc_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (dataw_crc_converter_converter_load_part) begin
        dataw_crc_converter_converter_source_payload_valid_token_count <= (dataw_crc_converter_converter_demux + 1'd1);
    end
    if (((~dataw_crc_buf_pipe_valid_source_valid) | dataw_crc_buf_pipe_valid_source_ready)) begin
        dataw_crc_buf_pipe_valid_source_valid <= dataw_crc_buf_pipe_valid_sink_valid;
        dataw_crc_buf_pipe_valid_source_first <= dataw_crc_buf_pipe_valid_sink_first;
        dataw_crc_buf_pipe_valid_source_last <= dataw_crc_buf_pipe_valid_sink_last;
        dataw_crc_buf_pipe_valid_source_payload_data <= dataw_crc_buf_pipe_valid_sink_payload_data;
    end
    if (dataw_crc_reset) begin
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphydataw_state <= builder_sdphydataw_next_state;
    if (dataw_accepted1_sdphydataw_next_value_ce0) begin
        dataw_accepted1 <= dataw_accepted1_sdphydataw_next_value0;
    end
    if (dataw_crc_error1_sdphydataw_next_value_ce1) begin
        dataw_crc_error1 <= dataw_crc_error1_sdphydataw_next_value1;
    end
    if (dataw_write_error1_sdphydataw_next_value_ce2) begin
        dataw_write_error1 <= dataw_write_error1_sdphydataw_next_value2;
    end
    if (dataw_count_sdphydataw_next_value_ce3) begin
        dataw_count <= dataw_count_sdphydataw_next_value3;
    end
    if (datar_datar_pads_in_valid) begin
        datar_datar_run <= (datar_datar_start | datar_datar_run);
    end
    if (datar_datar_converter_converter_source_ready) begin
        datar_datar_converter_converter_strobe_all <= 1'd0;
    end
    if (datar_datar_converter_converter_load_part) begin
        if (((datar_datar_converter_converter_demux == 1'd1) | datar_datar_converter_converter_sink_last)) begin
            datar_datar_converter_converter_demux <= 1'd0;
            datar_datar_converter_converter_strobe_all <= 1'd1;
        end else begin
            datar_datar_converter_converter_demux <= (datar_datar_converter_converter_demux + 1'd1);
        end
    end
    if ((datar_datar_converter_converter_source_valid & datar_datar_converter_converter_source_ready)) begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= datar_datar_converter_converter_sink_first;
            datar_datar_converter_converter_source_last <= datar_datar_converter_converter_sink_last;
        end else begin
            datar_datar_converter_converter_source_first <= 1'd0;
            datar_datar_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((datar_datar_converter_converter_sink_valid & datar_datar_converter_converter_sink_ready)) begin
            datar_datar_converter_converter_source_first <= (datar_datar_converter_converter_sink_first | datar_datar_converter_converter_source_first);
            datar_datar_converter_converter_source_last <= (datar_datar_converter_converter_sink_last | datar_datar_converter_converter_source_last);
        end
    end
    if (datar_datar_converter_converter_load_part) begin
        case (datar_datar_converter_converter_demux)
            1'd0: begin
                datar_datar_converter_converter_source_payload_data[7:4] <= datar_datar_converter_converter_sink_payload_data;
            end
            1'd1: begin
                datar_datar_converter_converter_source_payload_data[3:0] <= datar_datar_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (datar_datar_converter_converter_load_part) begin
        datar_datar_converter_converter_source_payload_valid_token_count <= (datar_datar_converter_converter_demux + 1'd1);
    end
    if (((~datar_datar_buf_pipe_valid_source_valid) | datar_datar_buf_pipe_valid_source_ready)) begin
        datar_datar_buf_pipe_valid_source_valid <= datar_datar_buf_pipe_valid_sink_valid;
        datar_datar_buf_pipe_valid_source_first <= datar_datar_buf_pipe_valid_sink_first;
        datar_datar_buf_pipe_valid_source_last <= datar_datar_buf_pipe_valid_sink_last;
        datar_datar_buf_pipe_valid_source_payload_data <= datar_datar_buf_pipe_valid_sink_payload_data;
    end
    if (datar_datar_reset) begin
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    builder_sdphydatar_state <= builder_sdphydatar_next_state;
    if (datar_count_sdphydatar_next_value_ce0) begin
        datar_count <= datar_count_sdphydatar_next_value0;
    end
    if (datar_timeout_sdphydatar_next_value_ce1) begin
        datar_timeout <= datar_timeout_sdphydatar_next_value1;
    end
    if (datar_datar_reset_sdphydatar_next_value_ce2) begin
        datar_datar_reset <= datar_datar_reset_sdphydatar_next_value2;
    end
    clk_i_d <= clk_i;
    sdcard_core_done_d <= sdcard_core_cmd_done;
    sdcard_core_irq <= (sdcard_core_cmd_done & (~sdcard_core_done_d));
    if (sdcard_core_crc7_inserter_crc_reset) begin
        sdcard_core_crc7_inserter_crc0 <= 1'd0;
    end else begin
        if (sdcard_core_crc7_inserter_crc_enable) begin
            sdcard_core_crc7_inserter_crc0 <= sdcard_core_crc7_inserter_crc40;
        end
    end
    if (sdcard_core_crc16_inserter_crc0_reset) begin
        sdcard_core_crc16_inserter_crc00 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc0_enable) begin
            sdcard_core_crc16_inserter_crc00 <= sdcard_core_crc16_inserter_crc02;
        end
    end
    if (sdcard_core_crc16_inserter_crc1_reset) begin
        sdcard_core_crc16_inserter_crc10 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc1_enable) begin
            sdcard_core_crc16_inserter_crc10 <= sdcard_core_crc16_inserter_crc12;
        end
    end
    if (sdcard_core_crc16_inserter_crc2_reset) begin
        sdcard_core_crc16_inserter_crc20 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc2_enable) begin
            sdcard_core_crc16_inserter_crc20 <= sdcard_core_crc16_inserter_crc22;
        end
    end
    if (sdcard_core_crc16_inserter_crc3_reset) begin
        sdcard_core_crc16_inserter_crc30 <= 1'd0;
    end else begin
        if (sdcard_core_crc16_inserter_crc3_enable) begin
            sdcard_core_crc16_inserter_crc30 <= sdcard_core_crc16_inserter_crc32;
        end
    end
    builder_sdcore_crc16inserter_state <= builder_sdcore_crc16inserter_next_state;
    if (sdcard_core_crc16_inserter_count_crc16inserter_next_value_ce) begin
        sdcard_core_crc16_inserter_count <= sdcard_core_crc16_inserter_count_crc16inserter_next_value;
    end
    if (((sdcard_core_fifo_syncfifo_we & sdcard_core_fifo_syncfifo_writable) & (~sdcard_core_fifo_replace))) begin
        sdcard_core_fifo_produce <= (sdcard_core_fifo_produce + 1'd1);
    end
    if (sdcard_core_fifo_do_read) begin
        sdcard_core_fifo_consume <= (sdcard_core_fifo_consume + 1'd1);
    end
    if (((sdcard_core_fifo_syncfifo_we & sdcard_core_fifo_syncfifo_writable) & (~sdcard_core_fifo_replace))) begin
        if ((~sdcard_core_fifo_do_read)) begin
            sdcard_core_fifo_level <= (sdcard_core_fifo_level + 1'd1);
        end
    end else begin
        if (sdcard_core_fifo_do_read) begin
            sdcard_core_fifo_level <= (sdcard_core_fifo_level - 1'd1);
        end
    end
    if (sdcard_core_fifo_reset) begin
        sdcard_core_fifo_level <= 4'd0;
        sdcard_core_fifo_produce <= 3'd0;
        sdcard_core_fifo_consume <= 3'd0;
    end
    builder_sdcore_fsm_state <= builder_sdcore_fsm_next_state;
    if (sdcard_core_cmd_done_fsm_next_value_ce0) begin
        sdcard_core_cmd_done <= sdcard_core_cmd_done_fsm_next_value0;
    end
    if (sdcard_core_data_done_fsm_next_value_ce1) begin
        sdcard_core_data_done <= sdcard_core_data_done_fsm_next_value1;
    end
    if (sdcard_core_cmd_count_fsm_next_value_ce2) begin
        sdcard_core_cmd_count <= sdcard_core_cmd_count_fsm_next_value2;
    end
    if (sdcard_core_data_count_fsm_next_value_ce3) begin
        sdcard_core_data_count <= sdcard_core_data_count_fsm_next_value3;
    end
    if (sdcard_core_cmd_error_fsm_next_value_ce4) begin
        sdcard_core_cmd_error <= sdcard_core_cmd_error_fsm_next_value4;
    end
    if (sdcard_core_cmd_timeout_fsm_next_value_ce5) begin
        sdcard_core_cmd_timeout <= sdcard_core_cmd_timeout_fsm_next_value5;
    end
    if (sdcard_core_data_error_fsm_next_value_ce6) begin
        sdcard_core_data_error <= sdcard_core_data_error_fsm_next_value6;
    end
    if (sdcard_core_data_timeout_fsm_next_value_ce7) begin
        sdcard_core_data_timeout <= sdcard_core_data_timeout_fsm_next_value7;
    end
    if (sdcard_core_cmd_response_status_fsm_next_value_ce8) begin
        sdcard_core_cmd_response_status <= sdcard_core_cmd_response_status_fsm_next_value8;
    end
    if ((~sdcard_block2mem_wishbonedmawriter_enable_storage)) begin
        sdcard_block2mem_connect <= 1'd0;
    end else begin
        if (sdcard_block2mem_start) begin
            sdcard_block2mem_connect <= 1'd1;
        end
    end
    sdcard_block2mem_done_d <= sdcard_block2mem_wishbonedmawriter_done_status;
    sdcard_block2mem_irq <= (sdcard_block2mem_wishbonedmawriter_done_status & (~sdcard_block2mem_done_d));
    if (sdcard_block2mem_fifo_syncfifo_re) begin
        sdcard_block2mem_fifo_readable <= 1'd1;
    end else begin
        if (sdcard_block2mem_fifo_re) begin
            sdcard_block2mem_fifo_readable <= 1'd0;
        end
    end
    if (((sdcard_block2mem_fifo_syncfifo_we & sdcard_block2mem_fifo_syncfifo_writable) & (~sdcard_block2mem_fifo_replace))) begin
        sdcard_block2mem_fifo_produce <= (sdcard_block2mem_fifo_produce + 1'd1);
    end
    if (sdcard_block2mem_fifo_do_read) begin
        sdcard_block2mem_fifo_consume <= (sdcard_block2mem_fifo_consume + 1'd1);
    end
    if (((sdcard_block2mem_fifo_syncfifo_we & sdcard_block2mem_fifo_syncfifo_writable) & (~sdcard_block2mem_fifo_replace))) begin
        if ((~sdcard_block2mem_fifo_do_read)) begin
            sdcard_block2mem_fifo_level0 <= (sdcard_block2mem_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdcard_block2mem_fifo_do_read) begin
            sdcard_block2mem_fifo_level0 <= (sdcard_block2mem_fifo_level0 - 1'd1);
        end
    end
    if (sdcard_block2mem_converter_source_ready) begin
        sdcard_block2mem_converter_strobe_all <= 1'd0;
    end
    if (sdcard_block2mem_converter_load_part) begin
        if (((sdcard_block2mem_converter_demux == 2'd3) | sdcard_block2mem_converter_sink_last)) begin
            sdcard_block2mem_converter_demux <= 1'd0;
            sdcard_block2mem_converter_strobe_all <= 1'd1;
        end else begin
            sdcard_block2mem_converter_demux <= (sdcard_block2mem_converter_demux + 1'd1);
        end
    end
    if ((sdcard_block2mem_converter_source_valid & sdcard_block2mem_converter_source_ready)) begin
        if ((sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready)) begin
            sdcard_block2mem_converter_source_first <= sdcard_block2mem_converter_sink_first;
            sdcard_block2mem_converter_source_last <= sdcard_block2mem_converter_sink_last;
        end else begin
            sdcard_block2mem_converter_source_first <= 1'd0;
            sdcard_block2mem_converter_source_last <= 1'd0;
        end
    end else begin
        if ((sdcard_block2mem_converter_sink_valid & sdcard_block2mem_converter_sink_ready)) begin
            sdcard_block2mem_converter_source_first <= (sdcard_block2mem_converter_sink_first | sdcard_block2mem_converter_source_first);
            sdcard_block2mem_converter_source_last <= (sdcard_block2mem_converter_sink_last | sdcard_block2mem_converter_source_last);
        end
    end
    if (sdcard_block2mem_converter_load_part) begin
        case (sdcard_block2mem_converter_demux)
            1'd0: begin
                sdcard_block2mem_converter_source_payload_data[31:24] <= sdcard_block2mem_converter_sink_payload_data;
            end
            1'd1: begin
                sdcard_block2mem_converter_source_payload_data[23:16] <= sdcard_block2mem_converter_sink_payload_data;
            end
            2'd2: begin
                sdcard_block2mem_converter_source_payload_data[15:8] <= sdcard_block2mem_converter_sink_payload_data;
            end
            2'd3: begin
                sdcard_block2mem_converter_source_payload_data[7:0] <= sdcard_block2mem_converter_sink_payload_data;
            end
        endcase
    end
    if (sdcard_block2mem_converter_load_part) begin
        sdcard_block2mem_converter_source_payload_valid_token_count <= (sdcard_block2mem_converter_demux + 1'd1);
    end
    builder_sdblock2memdma_state <= builder_sdblock2memdma_next_state;
    if (sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce) begin
        sdcard_block2mem_wishbonedmawriter_offset1 <= sdcard_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value;
    end
    if (sdcard_block2mem_wishbonedmawriter_reset) begin
        sdcard_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        builder_sdblock2memdma_state <= 2'd0;
    end
    if ((sdcard_mem2block_source_source_valid & sdcard_mem2block_source_source_ready)) begin
        sdcard_mem2block_count <= (sdcard_mem2block_count + 1'd1);
        if (sdcard_mem2block_source_source_last) begin
            sdcard_mem2block_count <= 1'd0;
        end
    end
    sdcard_mem2block_done_d <= sdcard_mem2block_dma_done_status;
    sdcard_mem2block_irq <= (sdcard_mem2block_dma_done_status & (~sdcard_mem2block_done_d));
    if (((sdcard_mem2block_dma_fifo_syncfifo_we & sdcard_mem2block_dma_fifo_syncfifo_writable) & (~sdcard_mem2block_dma_fifo_replace))) begin
        sdcard_mem2block_dma_fifo_produce <= (sdcard_mem2block_dma_fifo_produce + 1'd1);
    end
    if (sdcard_mem2block_dma_fifo_do_read) begin
        sdcard_mem2block_dma_fifo_consume <= (sdcard_mem2block_dma_fifo_consume + 1'd1);
    end
    if (((sdcard_mem2block_dma_fifo_syncfifo_we & sdcard_mem2block_dma_fifo_syncfifo_writable) & (~sdcard_mem2block_dma_fifo_replace))) begin
        if ((~sdcard_mem2block_dma_fifo_do_read)) begin
            sdcard_mem2block_dma_fifo_level <= (sdcard_mem2block_dma_fifo_level + 1'd1);
        end
    end else begin
        if (sdcard_mem2block_dma_fifo_do_read) begin
            sdcard_mem2block_dma_fifo_level <= (sdcard_mem2block_dma_fifo_level - 1'd1);
        end
    end
    builder_sdmem2blockdma_state <= builder_sdmem2blockdma_next_state;
    if (sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value_ce) begin
        sdcard_mem2block_dma_offset1 <= sdcard_mem2block_dma_offset1_sdmem2blockdma_next_value;
    end
    if (sdcard_mem2block_dma_reset) begin
        sdcard_mem2block_dma_offset1 <= 32'd0;
        builder_sdmem2blockdma_state <= 2'd0;
    end
    if ((sdcard_mem2block_converter_converter_source_valid & sdcard_mem2block_converter_converter_source_ready)) begin
        if (sdcard_mem2block_converter_converter_last) begin
            sdcard_mem2block_converter_converter_mux <= 1'd0;
        end else begin
            sdcard_mem2block_converter_converter_mux <= (sdcard_mem2block_converter_converter_mux + 1'd1);
        end
    end
    if (sdcard_mem2block_fifo_syncfifo_re) begin
        sdcard_mem2block_fifo_readable <= 1'd1;
    end else begin
        if (sdcard_mem2block_fifo_re) begin
            sdcard_mem2block_fifo_readable <= 1'd0;
        end
    end
    if (((sdcard_mem2block_fifo_syncfifo_we & sdcard_mem2block_fifo_syncfifo_writable) & (~sdcard_mem2block_fifo_replace))) begin
        sdcard_mem2block_fifo_produce <= (sdcard_mem2block_fifo_produce + 1'd1);
    end
    if (sdcard_mem2block_fifo_do_read) begin
        sdcard_mem2block_fifo_consume <= (sdcard_mem2block_fifo_consume + 1'd1);
    end
    if (((sdcard_mem2block_fifo_syncfifo_we & sdcard_mem2block_fifo_syncfifo_writable) & (~sdcard_mem2block_fifo_replace))) begin
        if ((~sdcard_mem2block_fifo_do_read)) begin
            sdcard_mem2block_fifo_level0 <= (sdcard_mem2block_fifo_level0 + 1'd1);
        end
    end else begin
        if (sdcard_mem2block_fifo_do_read) begin
            sdcard_mem2block_fifo_level0 <= (sdcard_mem2block_fifo_level0 - 1'd1);
        end
    end
    if (card_detect_clear) begin
        card_detect_pending <= 1'd0;
    end
    if (card_detect_trigger) begin
        card_detect_pending <= 1'd1;
    end
    if (block2mem_dma_clear) begin
        block2mem_dma_pending <= 1'd0;
    end
    if (block2mem_dma_trigger) begin
        block2mem_dma_pending <= 1'd1;
    end
    if (mem2block_dma_clear) begin
        mem2block_dma_pending <= 1'd0;
    end
    if (mem2block_dma_trigger) begin
        mem2block_dma_pending <= 1'd1;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank0_reset0_re) begin
        main_soclinux_reset_storage <= builder_csr_bankarray_csrbank0_reset0_r;
    end
    main_soclinux_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
    if (builder_csr_bankarray_csrbank0_scratch0_re) begin
        main_soclinux_scratch_storage <= builder_csr_bankarray_csrbank0_scratch0_r;
    end
    main_soclinux_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
    main_soclinux_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_config0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_status_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reg_control0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reg_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reg_wdata0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reg_rdata_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_config0_re) begin
        main_hyperram_config_storage <= builder_csr_bankarray_csrbank1_config0_r;
    end
    main_hyperram_config_re <= builder_csr_bankarray_csrbank1_config0_re;
    main_hyperram_status_re <= builder_csr_bankarray_csrbank1_status_re;
    if (builder_csr_bankarray_csrbank1_reg_control0_re) begin
        main_hyperram_reg_control_storage <= builder_csr_bankarray_csrbank1_reg_control0_r;
    end
    main_hyperram_reg_control_re <= builder_csr_bankarray_csrbank1_reg_control0_re;
    main_hyperram_reg_status_re <= builder_csr_bankarray_csrbank1_reg_status_re;
    if (builder_csr_bankarray_csrbank1_reg_wdata0_re) begin
        main_hyperram_reg_wdata_storage <= builder_csr_bankarray_csrbank1_reg_wdata0_r;
    end
    main_hyperram_reg_wdata_re <= builder_csr_bankarray_csrbank1_reg_wdata0_re;
    main_hyperram_reg_rdata_re <= builder_csr_bankarray_csrbank1_reg_rdata_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dma_base1_re) begin
        sdcard_block2mem_wishbonedmawriter_base_storage[63:32] <= builder_csr_bankarray_csrbank3_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank3_dma_base0_re) begin
        sdcard_block2mem_wishbonedmawriter_base_storage[31:0] <= builder_csr_bankarray_csrbank3_dma_base0_r;
    end
    sdcard_block2mem_wishbonedmawriter_base_re <= builder_csr_bankarray_csrbank3_dma_base0_re;
    if (builder_csr_bankarray_csrbank3_dma_length0_re) begin
        sdcard_block2mem_wishbonedmawriter_length_storage <= builder_csr_bankarray_csrbank3_dma_length0_r;
    end
    sdcard_block2mem_wishbonedmawriter_length_re <= builder_csr_bankarray_csrbank3_dma_length0_re;
    if (builder_csr_bankarray_csrbank3_dma_enable0_re) begin
        sdcard_block2mem_wishbonedmawriter_enable_storage <= builder_csr_bankarray_csrbank3_dma_enable0_r;
    end
    sdcard_block2mem_wishbonedmawriter_enable_re <= builder_csr_bankarray_csrbank3_dma_enable0_re;
    sdcard_block2mem_wishbonedmawriter_done_re <= builder_csr_bankarray_csrbank3_dma_done_re;
    if (builder_csr_bankarray_csrbank3_dma_loop0_re) begin
        sdcard_block2mem_wishbonedmawriter_loop_storage <= builder_csr_bankarray_csrbank3_dma_loop0_r;
    end
    sdcard_block2mem_wishbonedmawriter_loop_re <= builder_csr_bankarray_csrbank3_dma_loop0_re;
    sdcard_block2mem_wishbonedmawriter_offset_re <= builder_csr_bankarray_csrbank3_dma_offset_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_argument0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_send0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response3_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response2_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response1_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_response0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_cmd_event_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_data_event_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_block_length0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_block_count0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_cmd_argument0_re) begin
        sdcard_core_cmd_argument_storage <= builder_csr_bankarray_csrbank4_cmd_argument0_r;
    end
    sdcard_core_cmd_argument_re <= builder_csr_bankarray_csrbank4_cmd_argument0_re;
    if (builder_csr_bankarray_csrbank4_cmd_command0_re) begin
        sdcard_core_cmd_command_storage <= builder_csr_bankarray_csrbank4_cmd_command0_r;
    end
    sdcard_core_cmd_command_re <= builder_csr_bankarray_csrbank4_cmd_command0_re;
    if (builder_csr_bankarray_csrbank4_cmd_send0_re) begin
        sdcard_core_cmd_send_storage <= builder_csr_bankarray_csrbank4_cmd_send0_r;
    end
    sdcard_core_cmd_send_re <= builder_csr_bankarray_csrbank4_cmd_send0_re;
    sdcard_core_cmd_response_re <= builder_csr_bankarray_csrbank4_cmd_response0_re;
    sdcard_core_cmd_event_re <= builder_csr_bankarray_csrbank4_cmd_event_re;
    sdcard_core_data_event_re <= builder_csr_bankarray_csrbank4_data_event_re;
    if (builder_csr_bankarray_csrbank4_block_length0_re) begin
        sdcard_core_block_length_storage <= builder_csr_bankarray_csrbank4_block_length0_r;
    end
    sdcard_core_block_length_re <= builder_csr_bankarray_csrbank4_block_length0_re;
    if (builder_csr_bankarray_csrbank4_block_count0_re) begin
        sdcard_core_block_count_storage <= builder_csr_bankarray_csrbank4_block_count0_r;
    end
    sdcard_core_block_count_re <= builder_csr_bankarray_csrbank4_block_count0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_status_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_pending_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_enable0_w;
            end
        endcase
    end
    eventmanager_status_re <= builder_csr_bankarray_csrbank5_status_re;
    if (builder_csr_bankarray_csrbank5_pending_re) begin
        eventmanager_pending_r <= builder_csr_bankarray_csrbank5_pending_r;
    end
    eventmanager_pending_re <= builder_csr_bankarray_csrbank5_pending_re;
    if (builder_csr_bankarray_csrbank5_enable0_re) begin
        eventmanager_enable_storage <= builder_csr_bankarray_csrbank5_enable0_r;
    end
    eventmanager_enable_re <= builder_csr_bankarray_csrbank5_enable0_re;
    builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank6_sel) begin
        case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_base1_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_base0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_length0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_enable0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_done_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_loop0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_dma_offset_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank6_dma_base1_re) begin
        sdcard_mem2block_dma_base_storage[63:32] <= builder_csr_bankarray_csrbank6_dma_base1_r;
    end
    if (builder_csr_bankarray_csrbank6_dma_base0_re) begin
        sdcard_mem2block_dma_base_storage[31:0] <= builder_csr_bankarray_csrbank6_dma_base0_r;
    end
    sdcard_mem2block_dma_base_re <= builder_csr_bankarray_csrbank6_dma_base0_re;
    if (builder_csr_bankarray_csrbank6_dma_length0_re) begin
        sdcard_mem2block_dma_length_storage <= builder_csr_bankarray_csrbank6_dma_length0_r;
    end
    sdcard_mem2block_dma_length_re <= builder_csr_bankarray_csrbank6_dma_length0_re;
    if (builder_csr_bankarray_csrbank6_dma_enable0_re) begin
        sdcard_mem2block_dma_enable_storage <= builder_csr_bankarray_csrbank6_dma_enable0_r;
    end
    sdcard_mem2block_dma_enable_re <= builder_csr_bankarray_csrbank6_dma_enable0_re;
    sdcard_mem2block_dma_done_re <= builder_csr_bankarray_csrbank6_dma_done_re;
    if (builder_csr_bankarray_csrbank6_dma_loop0_re) begin
        sdcard_mem2block_dma_loop_storage <= builder_csr_bankarray_csrbank6_dma_loop0_r;
    end
    sdcard_mem2block_dma_loop_re <= builder_csr_bankarray_csrbank6_dma_loop0_re;
    sdcard_mem2block_dma_offset_re <= builder_csr_bankarray_csrbank6_dma_offset_re;
    builder_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank7_sel) begin
        case (builder_csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_card_detect_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_clocker_divider0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= init_initialize_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_dataw_status_w;
            end
        endcase
    end
    card_detect_re <= builder_csr_bankarray_csrbank7_card_detect_re;
    if (builder_csr_bankarray_csrbank7_clocker_divider0_re) begin
        clocker_storage <= builder_csr_bankarray_csrbank7_clocker_divider0_r;
    end
    clocker_re <= builder_csr_bankarray_csrbank7_clocker_divider0_re;
    dataw_re <= builder_csr_bankarray_csrbank7_dataw_status_re;
    builder_csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank8_sel) begin
        case (builder_csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface8_bank_bus_dat_r <= builder_csr_bankarray_csrbank8_mmap_dummy_bits0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank8_mmap_dummy_bits0_re) begin
        main_soclinux_spiflash_core_litespimmap_storage <= builder_csr_bankarray_csrbank8_mmap_dummy_bits0_r;
    end
    main_soclinux_spiflash_core_litespimmap_re <= builder_csr_bankarray_csrbank8_mmap_dummy_bits0_re;
    builder_csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank9_sel) begin
        case (builder_csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface9_bank_bus_dat_r <= builder_csr_bankarray_csrbank9_clk_divisor0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank9_clk_divisor0_re) begin
        main_soclinux_spiflash_phy_storage <= builder_csr_bankarray_csrbank9_clk_divisor0_r;
    end
    main_soclinux_spiflash_phy_re <= builder_csr_bankarray_csrbank9_clk_divisor0_re;
    builder_csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank10_sel) begin
        case (builder_csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface10_bank_bus_dat_r <= builder_csr_bankarray_csrbank10_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank10_load0_re) begin
        main_soclinux_timer_load_storage <= builder_csr_bankarray_csrbank10_load0_r;
    end
    main_soclinux_timer_load_re <= builder_csr_bankarray_csrbank10_load0_re;
    if (builder_csr_bankarray_csrbank10_reload0_re) begin
        main_soclinux_timer_reload_storage <= builder_csr_bankarray_csrbank10_reload0_r;
    end
    main_soclinux_timer_reload_re <= builder_csr_bankarray_csrbank10_reload0_re;
    if (builder_csr_bankarray_csrbank10_en0_re) begin
        main_soclinux_timer_en_storage <= builder_csr_bankarray_csrbank10_en0_r;
    end
    main_soclinux_timer_en_re <= builder_csr_bankarray_csrbank10_en0_re;
    if (builder_csr_bankarray_csrbank10_update_value0_re) begin
        main_soclinux_timer_update_value_storage <= builder_csr_bankarray_csrbank10_update_value0_r;
    end
    main_soclinux_timer_update_value_re <= builder_csr_bankarray_csrbank10_update_value0_re;
    main_soclinux_timer_value_re <= builder_csr_bankarray_csrbank10_value_re;
    main_soclinux_timer_status_re <= builder_csr_bankarray_csrbank10_ev_status_re;
    if (builder_csr_bankarray_csrbank10_ev_pending_re) begin
        main_soclinux_timer_pending_r <= builder_csr_bankarray_csrbank10_ev_pending_r;
    end
    main_soclinux_timer_pending_re <= builder_csr_bankarray_csrbank10_ev_pending_re;
    if (builder_csr_bankarray_csrbank10_ev_enable0_re) begin
        main_soclinux_timer_enable_storage <= builder_csr_bankarray_csrbank10_ev_enable0_r;
    end
    main_soclinux_timer_enable_re <= builder_csr_bankarray_csrbank10_ev_enable0_re;
    builder_csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank11_sel) begin
        case (builder_csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= main_soclinux_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface11_bank_bus_dat_r <= builder_csr_bankarray_csrbank11_rxfull_w;
            end
        endcase
    end
    main_soclinux_uart_txfull_re <= builder_csr_bankarray_csrbank11_txfull_re;
    main_soclinux_uart_rxempty_re <= builder_csr_bankarray_csrbank11_rxempty_re;
    main_soclinux_uart_status_re <= builder_csr_bankarray_csrbank11_ev_status_re;
    if (builder_csr_bankarray_csrbank11_ev_pending_re) begin
        main_soclinux_uart_pending_r <= builder_csr_bankarray_csrbank11_ev_pending_r;
    end
    main_soclinux_uart_pending_re <= builder_csr_bankarray_csrbank11_ev_pending_re;
    if (builder_csr_bankarray_csrbank11_ev_enable0_re) begin
        main_soclinux_uart_enable_storage <= builder_csr_bankarray_csrbank11_ev_enable0_r;
    end
    main_soclinux_uart_enable_re <= builder_csr_bankarray_csrbank11_ev_enable0_re;
    main_soclinux_uart_txempty_re <= builder_csr_bankarray_csrbank11_txempty_re;
    main_soclinux_uart_rxfull_re <= builder_csr_bankarray_csrbank11_rxfull_re;
    if (sys_rst) begin
        main_soclinux_reset_storage <= 2'd0;
        main_soclinux_reset_re <= 1'd0;
        main_soclinux_scratch_storage <= 32'd305419896;
        main_soclinux_scratch_re <= 1'd0;
        main_soclinux_bus_errors_re <= 1'd0;
        main_soclinux_bus_errors <= 32'd0;
        main_soclinux_soclinux_ram_bus_ack <= 1'd0;
        main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
        usb_uart_tx <= 1'd1;
        main_soclinux_tx_tick <= 1'd0;
        main_soclinux_rx_tick <= 1'd0;
        main_soclinux_rx_rx_d <= 1'd0;
        main_soclinux_uart_txfull_re <= 1'd0;
        main_soclinux_uart_rxempty_re <= 1'd0;
        main_soclinux_uart_tx_pending <= 1'd0;
        main_soclinux_uart_tx_trigger_d <= 1'd0;
        main_soclinux_uart_rx_pending <= 1'd0;
        main_soclinux_uart_rx_trigger_d <= 1'd0;
        main_soclinux_uart_status_re <= 1'd0;
        main_soclinux_uart_pending_re <= 1'd0;
        main_soclinux_uart_pending_r <= 2'd0;
        main_soclinux_uart_enable_storage <= 2'd0;
        main_soclinux_uart_enable_re <= 1'd0;
        main_soclinux_uart_txempty_re <= 1'd0;
        main_soclinux_uart_rxfull_re <= 1'd0;
        main_soclinux_uart_tx_fifo_readable <= 1'd0;
        main_soclinux_uart_tx_fifo_level0 <= 5'd0;
        main_soclinux_uart_tx_fifo_produce <= 4'd0;
        main_soclinux_uart_tx_fifo_consume <= 4'd0;
        main_soclinux_uart_rx_fifo_readable <= 1'd0;
        main_soclinux_uart_rx_fifo_level0 <= 5'd0;
        main_soclinux_uart_rx_fifo_produce <= 4'd0;
        main_soclinux_uart_rx_fifo_consume <= 4'd0;
        main_soclinux_timer_load_storage <= 32'd0;
        main_soclinux_timer_load_re <= 1'd0;
        main_soclinux_timer_reload_storage <= 32'd0;
        main_soclinux_timer_reload_re <= 1'd0;
        main_soclinux_timer_en_storage <= 1'd0;
        main_soclinux_timer_en_re <= 1'd0;
        main_soclinux_timer_update_value_storage <= 1'd0;
        main_soclinux_timer_update_value_re <= 1'd0;
        main_soclinux_timer_value_status <= 32'd0;
        main_soclinux_timer_value_re <= 1'd0;
        main_soclinux_timer_zero_pending <= 1'd0;
        main_soclinux_timer_zero_trigger_d <= 1'd0;
        main_soclinux_timer_status_re <= 1'd0;
        main_soclinux_timer_pending_re <= 1'd0;
        main_soclinux_timer_pending_r <= 1'd0;
        main_soclinux_timer_enable_storage <= 1'd0;
        main_soclinux_timer_enable_re <= 1'd0;
        main_soclinux_timer_value <= 32'd0;
        main_hyperramsdrphy_phase <= 2'd0;
        main_hyperramsdrphy_rwds_i_d <= 1'd0;
        main_syncfifo0_level <= 3'd0;
        main_syncfifo0_produce <= 2'd0;
        main_syncfifo0_consume <= 2'd0;
        main_syncfifo1_level <= 3'd0;
        main_syncfifo1_produce <= 2'd0;
        main_syncfifo1_consume <= 2'd0;
        main_core_cycles <= 8'd0;
        main_core_latency_x2 <= 1'd0;
        main_core_bus_cti1 <= 3'd0;
        main_core_bus_we1 <= 1'd0;
        main_core_bus_sel1 <= 4'd0;
        main_core_bus_adr1 <= 32'd0;
        main_core_bus_dat_w1 <= 32'd0;
        main_core_burst_r_first <= 1'd0;
        main_core_cmd_tx_conv_converter_mux <= 3'd0;
        main_core_reg_tx_conv_converter_mux <= 1'd0;
        main_core_reg_rx_conv_converter_source_payload_data <= 16'd0;
        main_core_reg_rx_conv_converter_source_payload_valid_token_count <= 2'd0;
        main_core_reg_rx_conv_converter_demux <= 1'd0;
        main_core_reg_rx_conv_converter_strobe_all <= 1'd0;
        main_core_dat_tx_conv_converter_mux <= 2'd0;
        main_core_dat_rx_conv_converter_source_payload_data <= 32'd0;
        main_core_dat_rx_conv_converter_source_payload_valid_token_count <= 3'd0;
        main_core_dat_rx_conv_converter_demux <= 2'd0;
        main_core_dat_rx_conv_converter_strobe_all <= 1'd0;
        main_core_state <= 3'd0;
        main_hyperram_config_storage <= 16'd1792;
        main_hyperram_config_re <= 1'd0;
        main_hyperram_status_re <= 1'd0;
        main_hyperram_reg_control_storage <= 10'd0;
        main_hyperram_reg_control_re <= 1'd0;
        main_hyperram_reg_status_re <= 1'd0;
        main_hyperram_reg_wdata_storage <= 16'd0;
        main_hyperram_reg_wdata_re <= 1'd0;
        main_hyperram_reg_rdata_status <= 16'd0;
        main_hyperram_reg_rdata_re <= 1'd0;
        main_soclinux_spiflash_phy_storage <= 8'd0;
        main_soclinux_spiflash_phy_re <= 1'd0;
        main_soclinux_spiflash_phy_cnt <= 8'd0;
        main_soclinux_spiflash_phy_clk <= 1'd0;
        main_soclinux_spiflash_phy_posedge_reg <= 1'd0;
        main_soclinux_spiflash_phy_posedge_reg2 <= 1'd0;
        main_soclinux_spiflash_phy_count <= 4'd11;
        main_soclinux_spiflash_phy_dq_oe <= 4'd0;
        main_soclinux_spiflash_phy_sr_out <= 32'd0;
        main_soclinux_spiflash_phy_sr_in <= 32'd0;
        main_soclinux_spiflash_core_litespimmap_burst_cs <= 1'd0;
        main_soclinux_spiflash_core_litespimmap_count <= 9'd256;
        main_soclinux_spiflash_core_litespimmap_write <= 1'd0;
        main_soclinux_spiflash_core_litespimmap_write_mask <= 4'd0;
        main_soclinux_spiflash_core_litespimmap_storage <= 8'd0;
        main_soclinux_spiflash_core_litespimmap_re <= 1'd0;
        main_soclinux_spiflash_core_litespimmap_data_write <= 32'd0;
        main_storage <= 8'd0;
        main_re <= 1'd0;
        main_chaser <= 8'd0;
        main_mode <= 1'd0;
        main_count <= 21'd1500000;
        card_detect_re <= 1'd0;
        clocker_storage <= 9'd256;
        clocker_re <= 1'd0;
        clocker_clk1 <= 1'd0;
        clocker_count <= 10'd0;
        clocker_clk_d <= 1'd0;
        clocker_ce_delayed <= 1'd0;
        init_count <= 8'd0;
        cmdw_count <= 8'd0;
        cmdr_timeout <= 32'd24000000;
        cmdr_count <= 8'd0;
        cmdr_busy <= 1'd0;
        cmdr_cmdr_run <= 1'd0;
        cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        cmdr_cmdr_converter_converter_demux <= 3'd0;
        cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
        cmdr_cmdr_reset <= 1'd0;
        dataw_re <= 1'd0;
        dataw_count <= 8'd0;
        dataw_accepted1 <= 1'd0;
        dataw_crc_error1 <= 1'd0;
        dataw_write_error1 <= 1'd0;
        dataw_crc_run <= 1'd0;
        dataw_crc_converter_converter_source_payload_data <= 8'd0;
        dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        dataw_crc_converter_converter_demux <= 3'd0;
        dataw_crc_converter_converter_strobe_all <= 1'd0;
        dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_timeout <= 32'd24000000;
        datar_count <= 10'd0;
        datar_datar_run <= 1'd0;
        datar_datar_converter_converter_source_payload_data <= 8'd0;
        datar_datar_converter_converter_source_payload_valid_token_count <= 2'd0;
        datar_datar_converter_converter_demux <= 1'd0;
        datar_datar_converter_converter_strobe_all <= 1'd0;
        datar_datar_buf_pipe_valid_source_valid <= 1'd0;
        datar_datar_buf_pipe_valid_source_payload_data <= 8'd0;
        datar_datar_reset <= 1'd0;
        clk_i_d <= 1'd0;
        card_detect_irq <= 1'd0;
        card_detect_d <= 1'd0;
        sdcard_core_irq <= 1'd0;
        sdcard_core_cmd_argument_storage <= 32'd0;
        sdcard_core_cmd_argument_re <= 1'd0;
        sdcard_core_cmd_command_storage <= 14'd0;
        sdcard_core_cmd_command_re <= 1'd0;
        sdcard_core_cmd_send_storage <= 1'd0;
        sdcard_core_cmd_send_re <= 1'd0;
        sdcard_core_cmd_response_status <= 128'd0;
        sdcard_core_cmd_response_re <= 1'd0;
        sdcard_core_cmd_event_re <= 1'd0;
        sdcard_core_data_event_re <= 1'd0;
        sdcard_core_block_length_storage <= 10'd0;
        sdcard_core_block_length_re <= 1'd0;
        sdcard_core_block_count_storage <= 32'd0;
        sdcard_core_block_count_re <= 1'd0;
        sdcard_core_crc7_inserter_crc0 <= 7'd0;
        sdcard_core_crc16_inserter_count <= 3'd0;
        sdcard_core_crc16_inserter_crc00 <= 16'd0;
        sdcard_core_crc16_inserter_crc10 <= 16'd0;
        sdcard_core_crc16_inserter_crc20 <= 16'd0;
        sdcard_core_crc16_inserter_crc30 <= 16'd0;
        sdcard_core_fifo_level <= 4'd0;
        sdcard_core_fifo_produce <= 3'd0;
        sdcard_core_fifo_consume <= 3'd0;
        sdcard_core_cmd_count <= 3'd0;
        sdcard_core_cmd_done <= 1'd0;
        sdcard_core_cmd_error <= 1'd0;
        sdcard_core_cmd_timeout <= 1'd0;
        sdcard_core_data_count <= 32'd0;
        sdcard_core_data_done <= 1'd0;
        sdcard_core_data_error <= 1'd0;
        sdcard_core_data_timeout <= 1'd0;
        sdcard_core_done_d <= 1'd0;
        sdcard_block2mem_irq <= 1'd0;
        sdcard_block2mem_fifo_readable <= 1'd0;
        sdcard_block2mem_fifo_level0 <= 10'd0;
        sdcard_block2mem_fifo_produce <= 9'd0;
        sdcard_block2mem_fifo_consume <= 9'd0;
        sdcard_block2mem_converter_source_payload_data <= 32'd0;
        sdcard_block2mem_converter_source_payload_valid_token_count <= 3'd0;
        sdcard_block2mem_converter_demux <= 2'd0;
        sdcard_block2mem_converter_strobe_all <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        sdcard_block2mem_wishbonedmawriter_base_storage <= 64'd0;
        sdcard_block2mem_wishbonedmawriter_base_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_length_storage <= 32'd0;
        sdcard_block2mem_wishbonedmawriter_length_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_enable_storage <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_enable_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_done_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_loop_storage <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_loop_re <= 1'd0;
        sdcard_block2mem_wishbonedmawriter_offset_re <= 1'd0;
        sdcard_block2mem_connect <= 1'd0;
        sdcard_block2mem_done_d <= 1'd0;
        sdcard_mem2block_irq <= 1'd0;
        sdcard_mem2block_dma_fifo_level <= 5'd0;
        sdcard_mem2block_dma_fifo_produce <= 4'd0;
        sdcard_mem2block_dma_fifo_consume <= 4'd0;
        sdcard_mem2block_dma_offset1 <= 32'd0;
        sdcard_mem2block_dma_base_storage <= 64'd0;
        sdcard_mem2block_dma_base_re <= 1'd0;
        sdcard_mem2block_dma_length_storage <= 32'd0;
        sdcard_mem2block_dma_length_re <= 1'd0;
        sdcard_mem2block_dma_enable_storage <= 1'd0;
        sdcard_mem2block_dma_enable_re <= 1'd0;
        sdcard_mem2block_dma_done_re <= 1'd0;
        sdcard_mem2block_dma_loop_storage <= 1'd0;
        sdcard_mem2block_dma_loop_re <= 1'd0;
        sdcard_mem2block_dma_offset_re <= 1'd0;
        sdcard_mem2block_converter_converter_mux <= 2'd0;
        sdcard_mem2block_fifo_readable <= 1'd0;
        sdcard_mem2block_fifo_level0 <= 10'd0;
        sdcard_mem2block_fifo_produce <= 9'd0;
        sdcard_mem2block_fifo_consume <= 9'd0;
        sdcard_mem2block_count <= 9'd0;
        sdcard_mem2block_done_d <= 1'd0;
        card_detect_pending <= 1'd0;
        block2mem_dma_pending <= 1'd0;
        mem2block_dma_pending <= 1'd0;
        eventmanager_status_re <= 1'd0;
        eventmanager_pending_re <= 1'd0;
        eventmanager_pending_r <= 4'd0;
        eventmanager_enable_storage <= 4'd0;
        eventmanager_enable_re <= 1'd0;
        builder_grant <= 2'd0;
        builder_slave_sel_r <= 7'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_rs232phytx_state <= 1'd0;
        builder_rs232phyrx_state <= 1'd0;
        builder_hyperram_clockdomainsrenamer_state <= 2'd0;
        builder_hyperram_fsm_state <= 2'd0;
        builder_litespiphy_state <= 2'd0;
        builder_litespi_state <= 4'd0;
        builder_sdphyinit_state <= 1'd0;
        builder_sdphycmdw_state <= 2'd0;
        builder_sdphycmdr_state <= 3'd0;
        builder_sdphydataw_state <= 3'd0;
        builder_sdphydatar_state <= 3'd0;
        builder_sdcore_crc16inserter_state <= 1'd0;
        builder_sdcore_fsm_state <= 3'd0;
        builder_sdblock2memdma_state <= 2'd0;
        builder_sdmem2blockdma_state <= 2'd0;
        builder_wishbone2csr_state <= 1'd0;
    end
    builder_multiregimpl00 <= usb_uart_rx;
    builder_multiregimpl01 <= builder_multiregimpl00;
    builder_multiregimpl1 <= main_hyperramsdrphy_ios_cs_n;
    builder_multiregimpl2 <= main_hyperramsdrphy_ios_rst_n;
    builder_multiregimpl30 <= (main_hyperramsdrphy_ios_clk & hyperram_clk);
    builder_multiregimpl31 <= builder_multiregimpl30;
    builder_multiregimpl32 <= builder_multiregimpl31;
    builder_multiregimpl40 <= (~(main_hyperramsdrphy_ios_clk & hyperram_clk));
    builder_multiregimpl41 <= builder_multiregimpl40;
    builder_multiregimpl42 <= builder_multiregimpl41;
    builder_multiregimpl50 <= main_hyperramsdrphy_ios_dq_oe;
    builder_multiregimpl51 <= builder_multiregimpl50;
    builder_multiregimpl52 <= builder_multiregimpl51;
    builder_multiregimpl60 <= main_hyperramsdrphy_ios_dq_o[0];
    builder_multiregimpl61 <= builder_multiregimpl60;
    builder_multiregimpl62 <= builder_multiregimpl61;
    builder_multiregimpl7 <= main_hyperramsdrphy_dq_i[0];
    builder_multiregimpl80 <= main_hyperramsdrphy_ios_dq_o[1];
    builder_multiregimpl81 <= builder_multiregimpl80;
    builder_multiregimpl82 <= builder_multiregimpl81;
    builder_multiregimpl9 <= main_hyperramsdrphy_dq_i[1];
    builder_multiregimpl100 <= main_hyperramsdrphy_ios_dq_o[2];
    builder_multiregimpl101 <= builder_multiregimpl100;
    builder_multiregimpl102 <= builder_multiregimpl101;
    builder_multiregimpl11 <= main_hyperramsdrphy_dq_i[2];
    builder_multiregimpl120 <= main_hyperramsdrphy_ios_dq_o[3];
    builder_multiregimpl121 <= builder_multiregimpl120;
    builder_multiregimpl122 <= builder_multiregimpl121;
    builder_multiregimpl13 <= main_hyperramsdrphy_dq_i[3];
    builder_multiregimpl140 <= main_hyperramsdrphy_ios_dq_o[4];
    builder_multiregimpl141 <= builder_multiregimpl140;
    builder_multiregimpl142 <= builder_multiregimpl141;
    builder_multiregimpl15 <= main_hyperramsdrphy_dq_i[4];
    builder_multiregimpl160 <= main_hyperramsdrphy_ios_dq_o[5];
    builder_multiregimpl161 <= builder_multiregimpl160;
    builder_multiregimpl162 <= builder_multiregimpl161;
    builder_multiregimpl17 <= main_hyperramsdrphy_dq_i[5];
    builder_multiregimpl180 <= main_hyperramsdrphy_ios_dq_o[6];
    builder_multiregimpl181 <= builder_multiregimpl180;
    builder_multiregimpl182 <= builder_multiregimpl181;
    builder_multiregimpl19 <= main_hyperramsdrphy_dq_i[6];
    builder_multiregimpl200 <= main_hyperramsdrphy_ios_dq_o[7];
    builder_multiregimpl201 <= builder_multiregimpl200;
    builder_multiregimpl202 <= builder_multiregimpl201;
    builder_multiregimpl21 <= main_hyperramsdrphy_dq_i[7];
    builder_multiregimpl220 <= main_hyperramsdrphy_ios_rwds_oe;
    builder_multiregimpl221 <= builder_multiregimpl220;
    builder_multiregimpl222 <= builder_multiregimpl221;
    builder_multiregimpl230 <= main_hyperramsdrphy_ios_rwds_o;
    builder_multiregimpl231 <= builder_multiregimpl230;
    builder_multiregimpl232 <= builder_multiregimpl231;
    builder_multiregimpl24 <= main_hyperramsdrphy_rwds_i;
    builder_multiregimpl25 <= (~clocker_clk0);
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance CC_USR_RSTN of CC_USR_RSTN Module.
//------------------------------------------------------------------------------
CC_USR_RSTN CC_USR_RSTN(
	// Outputs.
	.USR_RSTN (main_crg_rst_n)
);

//------------------------------------------------------------------------------
// Memory rom: 9127-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:9126];
initial begin
	$readmemh("colognechip_gatemate_evb_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_soclinux_soclinux_adr];
end
assign main_soclinux_soclinux_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 1536-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:1535];
initial begin
	$readmemh("colognechip_gatemate_evb_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_soclinux_ram_we[0])
		sram[main_soclinux_ram_adr][7:0] <= main_soclinux_ram_dat_w[7:0];
	if (main_soclinux_ram_we[1])
		sram[main_soclinux_ram_adr][15:8] <= main_soclinux_ram_dat_w[15:8];
	if (main_soclinux_ram_we[2])
		sram[main_soclinux_ram_adr][23:16] <= main_soclinux_ram_dat_w[23:16];
	if (main_soclinux_ram_we[3])
		sram[main_soclinux_ram_adr][31:24] <= main_soclinux_ram_dat_w[31:24];
	sram_adr0 <= main_soclinux_ram_adr;
end
assign main_soclinux_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 26-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:25];
initial begin
	$readmemh("colognechip_gatemate_evb_mem.init", mem);
end
reg [4:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_wrport_we)
		storage[main_soclinux_uart_tx_fifo_wrport_adr] <= main_soclinux_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_soclinux_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_soclinux_uart_tx_fifo_rdport_adr];
end
assign main_soclinux_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_soclinux_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_wrport_we)
		storage_1[main_soclinux_uart_rx_fifo_wrport_adr] <= main_soclinux_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_soclinux_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_soclinux_uart_rx_fifo_rdport_adr];
end
assign main_soclinux_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_soclinux_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 4-words x 16-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 16 
// Port 1 | Read: Async | Write: ---- | 
reg [15:0] storage_2[0:3];
reg [15:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_syncfifo0_wrport_we)
		storage_2[main_syncfifo0_wrport_adr] <= main_syncfifo0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_syncfifo0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_syncfifo0_wrport_dat_r = storage_2_dat0;
assign main_syncfifo0_rdport_dat_r = storage_2[main_syncfifo0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Async | Write: ---- | 
reg [9:0] storage_3[0:3];
reg [9:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_syncfifo1_wrport_we)
		storage_3[main_syncfifo1_wrport_adr] <= main_syncfifo1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_syncfifo1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_syncfifo1_wrport_dat_r = storage_3_dat0;
assign main_syncfifo1_rdport_dat_r = storage_3[main_syncfifo1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Async | Write: ---- | 
reg [9:0] storage_4[0:7];
reg [9:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (sdcard_core_fifo_wrport_we)
		storage_4[sdcard_core_fifo_wrport_adr] <= sdcard_core_fifo_wrport_dat_w;
	storage_4_dat0 <= storage_4[sdcard_core_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdcard_core_fifo_wrport_dat_r = storage_4_dat0;
assign sdcard_core_fifo_rdport_dat_r = storage_4[sdcard_core_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_5[0:511];
reg [9:0] storage_5_dat0;
reg [9:0] storage_5_dat1;
always @(posedge sys_clk) begin
	if (sdcard_block2mem_fifo_wrport_we)
		storage_5[sdcard_block2mem_fifo_wrport_adr] <= sdcard_block2mem_fifo_wrport_dat_w;
	storage_5_dat0 <= storage_5[sdcard_block2mem_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdcard_block2mem_fifo_rdport_re)
		storage_5_dat1 <= storage_5[sdcard_block2mem_fifo_rdport_adr];
end
assign sdcard_block2mem_fifo_wrport_dat_r = storage_5_dat0;
assign sdcard_block2mem_fifo_rdport_dat_r = storage_5_dat1;


//------------------------------------------------------------------------------
// Memory storage_6: 16-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 34 
// Port 1 | Read: Async | Write: ---- | 
reg [33:0] storage_6[0:15];
reg [33:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (sdcard_mem2block_dma_fifo_wrport_we)
		storage_6[sdcard_mem2block_dma_fifo_wrport_adr] <= sdcard_mem2block_dma_fifo_wrport_dat_w;
	storage_6_dat0 <= storage_6[sdcard_mem2block_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdcard_mem2block_dma_fifo_wrport_dat_r = storage_6_dat0;
assign sdcard_mem2block_dma_fifo_rdport_dat_r = storage_6[sdcard_mem2block_dma_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_7[0:511];
reg [9:0] storage_7_dat0;
reg [9:0] storage_7_dat1;
always @(posedge sys_clk) begin
	if (sdcard_mem2block_fifo_wrport_we)
		storage_7[sdcard_mem2block_fifo_wrport_adr] <= sdcard_mem2block_fifo_wrport_dat_w;
	storage_7_dat0 <= storage_7[sdcard_mem2block_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (sdcard_mem2block_fifo_rdport_re)
		storage_7_dat1 <= storage_7[sdcard_mem2block_fifo_rdport_adr];
end
assign sdcard_mem2block_fifo_wrport_dat_r = storage_7_dat0;
assign sdcard_mem2block_fifo_rdport_dat_r = storage_7_dat1;


//------------------------------------------------------------------------------
// Instance CC_PLL of CC_PLL Module.
//------------------------------------------------------------------------------
CC_PLL #(
	// Parameters.
	.CI_FILTER_CONST (2'd2),
	.CLK180_DOUB     (1'd0),
	.CLK270_DOUB     (1'd0),
	.CP_FILTER_CONST (3'd4),
	.LOCK_REQ        (1'd1),
	.LOW_JITTER      (1'd1),
	.OUT_CLK         ("24.0"),
	.PERF_MD         ("ECONOMY"),
	.REF_CLK         (`BOARD_FREQ_STR)
) CC_PLL (
	// Inputs.
	.CLK_FEEDBACK        (1'd0),
	.CLK_REF             (main_crg_clkin),
	.USR_CLK_REF         (builder_gatematepll3),
	.USR_LOCKED_STDY_RST (1'd0),

	// Outputs.
	.CLK0                (main_crg_clkout),
	.CLK180              (builder_gatematepll1),
	.CLK270              (builder_gatematepll2),
	.CLK90               (builder_gatematepll0),
	.CLK_REF_OUT         (builder_gatematepll4),
	.USR_PLL_LOCKED      (builder_gatematepll_locked_s1),
	.USR_PLL_LOCKED_STDY (builder_gatematepll5)
);

//------------------------------------------------------------------------------
// Instance VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1 of VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1 Module.
//------------------------------------------------------------------------------
VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1(
	// Inputs.
	.clintWishbone_ADR      (main_soclinux_clintbus_adr),
	.clintWishbone_CYC      (main_soclinux_clintbus_cyc),
	.clintWishbone_DAT_MOSI (main_soclinux_clintbus_dat_w),
	.clintWishbone_STB      (main_soclinux_clintbus_stb),
	.clintWishbone_WE       (main_soclinux_clintbus_we),
	.debugCd_external_clk   (sys_clk),
	.debugCd_external_reset ((sys_rst | main_soclinux_reset)),
	.debugPort_capture      (main_soclinux_jtag_capture),
	.debugPort_enable       (main_soclinux_jtag_enable),
	.debugPort_reset        (main_soclinux_jtag_reset),
	.debugPort_shift        (main_soclinux_jtag_shift),
	.debugPort_tdi          (main_soclinux_jtag_tdi),
	.debugPort_update       (main_soclinux_jtag_update),
	.interrupts             (main_soclinux_interrupt),
	.jtag_clk               (main_soclinux_jtag_clk),
	.peripheral_ACK         (main_soclinux_pbus_ack),
	.peripheral_DAT_MISO    (main_soclinux_pbus_dat_r),
	.peripheral_ERR         (main_soclinux_pbus_err),
	.plicWishbone_ADR       (main_soclinux_plicbus_adr),
	.plicWishbone_CYC       (main_soclinux_plicbus_cyc),
	.plicWishbone_DAT_MOSI  (main_soclinux_plicbus_dat_w),
	.plicWishbone_STB       (main_soclinux_plicbus_stb),
	.plicWishbone_WE        (main_soclinux_plicbus_we),

	// Outputs.
	.clintWishbone_ACK      (main_soclinux_clintbus_ack),
	.clintWishbone_DAT_MISO (main_soclinux_clintbus_dat_r),
	.debugPort_tdo          (main_soclinux_jtag_tdo),
	.peripheral_ADR         (main_soclinux_pbus_adr),
	.peripheral_BTE         (main_soclinux_pbus_bte),
	.peripheral_CTI         (main_soclinux_pbus_cti),
	.peripheral_CYC         (main_soclinux_pbus_cyc),
	.peripheral_DAT_MOSI    (main_soclinux_pbus_dat_w),
	.peripheral_SEL         (main_soclinux_pbus_sel),
	.peripheral_STB         (main_soclinux_pbus_stb),
	.peripheral_WE          (main_soclinux_pbus_we),
	.plicWishbone_ACK       (main_soclinux_plicbus_ack),
	.plicWishbone_DAT_MISO  (main_soclinux_plicbus_dat_r)
);

//------------------------------------------------------------------------------
// Instance CC_DFF of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd1)
) CC_DFF (
	// Inputs.
	.CLK (sys_clk),
	.D   (1'd0),
	.EN  (1'd1),
	.SR  ((~main_crg_locked)),

	// Outputs.
	.Q   (builder_rst1)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_1 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd1)
) CC_DFF_1 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_rst1),
	.EN  (1'd1),
	.SR  ((~main_crg_locked)),

	// Outputs.
	.Q   (sys_rst)
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[0]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[0]),

	// InOuts.
	.IO (hyperram_dq[0])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_1 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_1(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[1]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[1]),

	// InOuts.
	.IO (hyperram_dq[1])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_2 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_2(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[2]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[2]),

	// InOuts.
	.IO (hyperram_dq[2])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_3 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_3(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[3]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[3]),

	// InOuts.
	.IO (hyperram_dq[3])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_4 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_4(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[4]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[4]),

	// InOuts.
	.IO (hyperram_dq[4])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_5 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_5(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[5]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[5]),

	// InOuts.
	.IO (hyperram_dq[5])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_6 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_6(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[6]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[6]),

	// InOuts.
	.IO (hyperram_dq[6])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_7 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_7(
	// Inputs.
	.A  (main_hyperramsdrphy_dq_o[7]),
	.T  ((~main_hyperramsdrphy_dq_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_dq_i[7]),

	// InOuts.
	.IO (hyperram_dq[7])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_8 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF CC_IOBUF_8(
	// Inputs.
	.A  (main_hyperramsdrphy_rwds_o),
	.T  ((~main_hyperramsdrphy_rwds_oe)),

	// Outputs.
	.Y  (main_hyperramsdrphy_rwds_i),

	// InOuts.
	.IO (hyperram_rwds)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_2 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_2 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_clk),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (spiflash4x_clk)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_3 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_3 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_cs_n),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (spiflash4x_cs_n)
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_9 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_9 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl0__o[0]),
	.T  (builder_colognechipsdrtristateimpl0_oe_n[0]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl0__i[0]),

	// InOuts.
	.IO (spiflash4x_dq[0])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_10 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_10 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl0__o[1]),
	.T  (builder_colognechipsdrtristateimpl0_oe_n[1]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl0__i[1]),

	// InOuts.
	.IO (spiflash4x_dq[1])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_11 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_11 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl0__o[2]),
	.T  (builder_colognechipsdrtristateimpl0_oe_n[2]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl0__i[2]),

	// InOuts.
	.IO (spiflash4x_dq[2])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_12 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_12 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl0__o[3]),
	.T  (builder_colognechipsdrtristateimpl0_oe_n[3]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl0__i[3]),

	// InOuts.
	.IO (spiflash4x_dq[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_4 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_4 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~clocker_clk0)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdcard_clk)
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_13 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_13 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl1__o),
	.T  (builder_colognechipsdrtristateimpl1_oe_n),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl1__i),

	// InOuts.
	.IO (sdcard_cmd)
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_14 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_14 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl2__o[0]),
	.T  (builder_colognechipsdrtristateimpl2_oe_n[0]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl2__i[0]),

	// InOuts.
	.IO (sdcard_data[0])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_15 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_15 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl2__o[1]),
	.T  (builder_colognechipsdrtristateimpl2_oe_n[1]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl2__i[1]),

	// InOuts.
	.IO (sdcard_data[1])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_16 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_16 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl2__o[2]),
	.T  (builder_colognechipsdrtristateimpl2_oe_n[2]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl2__i[2]),

	// InOuts.
	.IO (sdcard_data[2])
);

//------------------------------------------------------------------------------
// Instance CC_IOBUF_17 of CC_IOBUF Module.
//------------------------------------------------------------------------------
CC_IOBUF #(
	// Parameters.
	.FF_IBF (1'd1),
	.FF_OBF (1'd1)
) CC_IOBUF_17 (
	// Inputs.
	.A  (builder_colognechipsdrtristateimpl2__o[3]),
	.T  (builder_colognechipsdrtristateimpl2_oe_n[3]),

	// Outputs.
	.Y  (builder_colognechipsdrtristateimpl2__i[3]),

	// InOuts.
	.IO (sdcard_data[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_5 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_5 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_dq_o[0]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0__o[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_6 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_6 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_dq_o[1]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0__o[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_7 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_7 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_dq_o[2]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0__o[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_8 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_8 (
	// Inputs.
	.CLK (sys_clk),
	.D   (main_soclinux_spiflash_phy_dq_o[3]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0__o[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_9 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_9 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~main_soclinux_spiflash_phy_dq_oe[0])),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0_oe_n[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_10 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_10 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~main_soclinux_spiflash_phy_dq_oe[1])),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0_oe_n[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_11 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_11 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~main_soclinux_spiflash_phy_dq_oe[2])),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0_oe_n[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_12 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_12 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~main_soclinux_spiflash_phy_dq_oe[3])),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl0_oe_n[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_13 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_13 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl0__i[0]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (main_soclinux_spiflash_phy_dq_i[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_14 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_14 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl0__i[1]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (main_soclinux_spiflash_phy_dq_i[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_15 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_15 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl0__i[2]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (main_soclinux_spiflash_phy_dq_i[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_16 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_16 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl0__i[3]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (main_soclinux_spiflash_phy_dq_i[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_17 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_17 (
	// Inputs.
	.CLK (sys_clk),
	.D   (sdpads_cmd_o),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl1__o)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_18 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_18 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~sdpads_cmd_oe)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl1_oe_n)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_19 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_19 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl1__i),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdpads_cmd_i)
);

//------------------------------------------------------------------------------
// Instance CC_DFF_20 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_20 (
	// Inputs.
	.CLK (sys_clk),
	.D   (sdpads_data_o[0]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2__o[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_21 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_21 (
	// Inputs.
	.CLK (sys_clk),
	.D   (sdpads_data_o[1]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2__o[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_22 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_22 (
	// Inputs.
	.CLK (sys_clk),
	.D   (sdpads_data_o[2]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2__o[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_23 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_23 (
	// Inputs.
	.CLK (sys_clk),
	.D   (sdpads_data_o[3]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2__o[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_24 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_24 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~sdpads_data_oe)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2_oe_n[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_25 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_25 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~sdpads_data_oe)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2_oe_n[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_26 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_26 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~sdpads_data_oe)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2_oe_n[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_27 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_27 (
	// Inputs.
	.CLK (sys_clk),
	.D   ((~sdpads_data_oe)),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (builder_colognechipsdrtristateimpl2_oe_n[3])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_28 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_28 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl2__i[0]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdpads_data_i[0])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_29 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_29 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl2__i[1]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdpads_data_i[1])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_30 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_30 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl2__i[2]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdpads_data_i[2])
);

//------------------------------------------------------------------------------
// Instance CC_DFF_31 of CC_DFF Module.
//------------------------------------------------------------------------------
CC_DFF #(
	// Parameters.
	.CLK_INV (1'd0),
	.EN_INV  (1'd0),
	.SR_INV  (1'd0),
	.SR_VAL  (1'd0)
) CC_DFF_31 (
	// Inputs.
	.CLK (sys_clk),
	.D   (builder_colognechipsdrtristateimpl2__i[3]),
	.EN  (1'd1),
	.SR  (1'd0),

	// Outputs.
	.Q   (sdpads_data_i[3])
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-06-03 07:16:21.
//------------------------------------------------------------------------------
