

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Sun Nov 10 15:46:02 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |      128|      128|        17|         16|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bitcount = alloca i32 1"   --->   Operation 21 'alloca' 'bitcount' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %bitcount"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_28_2"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [bnn.cpp:26]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i_1, i4 8" [bnn.cpp:26]   --->   Operation 28 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%i_2 = add i4 %i_1, i4 1" [bnn.cpp:26]   --->   Operation 30 'add' 'i_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_28_2.split, void %for.end11.exitStub" [bnn.cpp:26]   --->   Operation 31 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln26 = store i4 %i_2, i4 %i" [bnn.cpp:26]   --->   Operation 32 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.38>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 284 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bitcount_load = load i9 %bitcount"   --->   Operation 33 'load' 'bitcount_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_21 = trunc i9 %bitcount_load"   --->   Operation 34 'trunc' 'empty_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%input_l_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %strm_in" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'input_l_V' <Predicate = (!icmp_ln26)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln714 = trunc i32 %input_l_V"   --->   Operation 36 'trunc' 'trunc_ln714' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%div_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %bitcount_load, i32 4, i32 7"   --->   Operation 37 'partselect' 'div_udiv' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv, i4 0" [bnn.cpp:29]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln29 = or i8 %tmp_s, i8 1" [bnn.cpp:29]   --->   Operation 39 'or' 'or_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i8 %or_ln29" [bnn.cpp:29]   --->   Operation 40 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_2" [bnn.cpp:29]   --->   Operation 41 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%or_ln30 = or i8 %empty_21, i8 1" [bnn.cpp:30]   --->   Operation 42 'or' 'or_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 1"   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp, i8 %input_0_addr_1" [bnn.cpp:29]   --->   Operation 44 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln30 = add i8 %or_ln30, i8 1" [bnn.cpp:30]   --->   Operation 45 'add' 'add_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 2"   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%div_udiv_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 47 'partselect' 'div_udiv_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_2, i4 0" [bnn.cpp:29]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln29_4 = or i8 %tmp_2, i8 2" [bnn.cpp:29]   --->   Operation 49 'or' 'or_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i8 %or_ln29_4" [bnn.cpp:29]   --->   Operation 50 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_6" [bnn.cpp:29]   --->   Operation 51 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_1, i8 %input_0_addr_2" [bnn.cpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 3"   --->   Operation 53 'bitselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 4"   --->   Operation 54 'bitselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 5"   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 6"   --->   Operation 56 'bitselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 7"   --->   Operation 57 'bitselect' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 8"   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 9"   --->   Operation 59 'bitselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 10"   --->   Operation 60 'bitselect' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 11"   --->   Operation 61 'bitselect' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 12"   --->   Operation 62 'bitselect' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 13"   --->   Operation 63 'bitselect' 'tmp_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 14"   --->   Operation 64 'bitselect' 'tmp_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 15"   --->   Operation 65 'bitselect' 'tmp_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 16"   --->   Operation 66 'bitselect' 'tmp_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 17"   --->   Operation 67 'bitselect' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 18"   --->   Operation 68 'bitselect' 'tmp_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 19"   --->   Operation 69 'bitselect' 'tmp_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 20"   --->   Operation 70 'bitselect' 'tmp_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 21"   --->   Operation 71 'bitselect' 'tmp_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 22"   --->   Operation 72 'bitselect' 'tmp_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 23"   --->   Operation 73 'bitselect' 'tmp_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 24"   --->   Operation 74 'bitselect' 'tmp_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 25"   --->   Operation 75 'bitselect' 'tmp_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 26"   --->   Operation 76 'bitselect' 'tmp_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 27"   --->   Operation 77 'bitselect' 'tmp_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 28"   --->   Operation 78 'bitselect' 'tmp_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 29"   --->   Operation 79 'bitselect' 'tmp_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 30"   --->   Operation 80 'bitselect' 'tmp_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_l_V, i32 31"   --->   Operation 81 'bitselect' 'tmp_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.71ns)   --->   "%add_ln28 = add i9 %bitcount_load, i9 32" [bnn.cpp:28]   --->   Operation 82 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln26 = store i9 %add_ln28, i9 %bitcount" [bnn.cpp:26]   --->   Operation 83 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i8 %tmp_s, i8 3" [bnn.cpp:29]   --->   Operation 84 'or' 'or_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i8 %or_ln29_1" [bnn.cpp:29]   --->   Operation 85 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_3" [bnn.cpp:29]   --->   Operation 86 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln30_1 = or i8 %empty_21, i8 3" [bnn.cpp:30]   --->   Operation 87 'or' 'or_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_3, i8 %input_0_addr_3" [bnn.cpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln30_1 = add i8 %or_ln30_1, i8 1" [bnn.cpp:30]   --->   Operation 89 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%div_udiv_4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_1, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 90 'partselect' 'div_udiv_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_4, i4 0" [bnn.cpp:29]   --->   Operation 91 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln29_5 = or i8 %tmp_5, i8 4" [bnn.cpp:29]   --->   Operation 92 'or' 'or_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i8 %or_ln29_5" [bnn.cpp:29]   --->   Operation 93 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_7" [bnn.cpp:29]   --->   Operation 94 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_4, i8 %input_0_addr_4" [bnn.cpp:29]   --->   Operation 95 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln30_2 = add i8 %or_ln30_1, i8 2" [bnn.cpp:30]   --->   Operation 96 'add' 'add_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%div_udiv_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_2, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 97 'partselect' 'div_udiv_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_5, i4 0" [bnn.cpp:29]   --->   Operation 98 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln29_6 = or i8 %tmp_7, i8 5" [bnn.cpp:29]   --->   Operation 99 'or' 'or_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i8 %or_ln29_6" [bnn.cpp:29]   --->   Operation 100 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_8" [bnn.cpp:29]   --->   Operation 101 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_6, i8 %input_0_addr_5" [bnn.cpp:29]   --->   Operation 102 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln30_3 = add i8 %or_ln30_1, i8 3" [bnn.cpp:30]   --->   Operation 103 'add' 'add_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%div_udiv_6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_3, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 104 'partselect' 'div_udiv_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_6, i4 0" [bnn.cpp:29]   --->   Operation 105 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln29_7 = or i8 %tmp_9, i8 6" [bnn.cpp:29]   --->   Operation 106 'or' 'or_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i8 %or_ln29_7" [bnn.cpp:29]   --->   Operation 107 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_9" [bnn.cpp:29]   --->   Operation 108 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_8, i8 %input_0_addr_6" [bnn.cpp:29]   --->   Operation 109 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i8 %tmp_s, i8 7" [bnn.cpp:29]   --->   Operation 110 'or' 'or_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i8 %or_ln29_2" [bnn.cpp:29]   --->   Operation 111 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_4" [bnn.cpp:29]   --->   Operation 112 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln30_2 = or i8 %empty_21, i8 7" [bnn.cpp:30]   --->   Operation 113 'or' 'or_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_10, i8 %input_0_addr_7" [bnn.cpp:29]   --->   Operation 114 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln30_4 = add i8 %or_ln30_2, i8 1" [bnn.cpp:30]   --->   Operation 115 'add' 'add_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%div_udiv_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_4, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 116 'partselect' 'div_udiv_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_8, i4 0" [bnn.cpp:29]   --->   Operation 117 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln29_8 = or i8 %tmp_12, i8 8" [bnn.cpp:29]   --->   Operation 118 'or' 'or_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i8 %or_ln29_8" [bnn.cpp:29]   --->   Operation 119 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_10" [bnn.cpp:29]   --->   Operation 120 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_11, i8 %input_0_addr_8" [bnn.cpp:29]   --->   Operation 121 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln30_5 = add i8 %or_ln30_2, i8 2" [bnn.cpp:30]   --->   Operation 122 'add' 'add_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%div_udiv_9 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_5, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 123 'partselect' 'div_udiv_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_9, i4 0" [bnn.cpp:29]   --->   Operation 124 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln29_9 = or i8 %tmp_14, i8 9" [bnn.cpp:29]   --->   Operation 125 'or' 'or_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i8 %or_ln29_9" [bnn.cpp:29]   --->   Operation 126 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_11" [bnn.cpp:29]   --->   Operation 127 'getelementptr' 'input_0_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_13, i8 %input_0_addr_9" [bnn.cpp:29]   --->   Operation 128 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_6 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln30_6 = add i8 %or_ln30_2, i8 3" [bnn.cpp:30]   --->   Operation 129 'add' 'add_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%div_udiv_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_6, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 130 'partselect' 'div_udiv_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_s, i4 0" [bnn.cpp:29]   --->   Operation 131 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln29_10 = or i8 %tmp_16, i8 10" [bnn.cpp:29]   --->   Operation 132 'or' 'or_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i8 %or_ln29_10" [bnn.cpp:29]   --->   Operation 133 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_12" [bnn.cpp:29]   --->   Operation 134 'getelementptr' 'input_0_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_15, i8 %input_0_addr_10" [bnn.cpp:29]   --->   Operation 135 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 136 [1/1] (0.70ns)   --->   "%add_ln30_7 = add i8 %or_ln30_2, i8 4" [bnn.cpp:30]   --->   Operation 136 'add' 'add_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%div_udiv_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_7, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 137 'partselect' 'div_udiv_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_1, i4 0" [bnn.cpp:29]   --->   Operation 138 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln29_11 = or i8 %tmp_18, i8 11" [bnn.cpp:29]   --->   Operation 139 'or' 'or_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i8 %or_ln29_11" [bnn.cpp:29]   --->   Operation 140 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_13" [bnn.cpp:29]   --->   Operation 141 'getelementptr' 'input_0_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_17, i8 %input_0_addr_11" [bnn.cpp:29]   --->   Operation 142 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_7 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln30_8 = add i8 %or_ln30_2, i8 5" [bnn.cpp:30]   --->   Operation 143 'add' 'add_ln30_8' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%div_udiv_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_8, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 144 'partselect' 'div_udiv_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_3, i4 0" [bnn.cpp:29]   --->   Operation 145 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln29_12 = or i8 %tmp_20, i8 12" [bnn.cpp:29]   --->   Operation 146 'or' 'or_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i8 %or_ln29_12" [bnn.cpp:29]   --->   Operation 147 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_14" [bnn.cpp:29]   --->   Operation 148 'getelementptr' 'input_0_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_19, i8 %input_0_addr_12" [bnn.cpp:29]   --->   Operation 149 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln30_9 = add i8 %or_ln30_2, i8 6" [bnn.cpp:30]   --->   Operation 150 'add' 'add_ln30_9' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%div_udiv_7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_9, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 151 'partselect' 'div_udiv_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_7, i4 0" [bnn.cpp:29]   --->   Operation 152 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln29_13 = or i8 %tmp_22, i8 13" [bnn.cpp:29]   --->   Operation 153 'or' 'or_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i8 %or_ln29_13" [bnn.cpp:29]   --->   Operation 154 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_15" [bnn.cpp:29]   --->   Operation 155 'getelementptr' 'input_0_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_21, i8 %input_0_addr_13" [bnn.cpp:29]   --->   Operation 156 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_8 : Operation 157 [1/1] (0.70ns)   --->   "%add_ln30_10 = add i8 %or_ln30_2, i8 7" [bnn.cpp:30]   --->   Operation 157 'add' 'add_ln30_10' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%div_udiv_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_10, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 158 'partselect' 'div_udiv_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_10, i4 0" [bnn.cpp:29]   --->   Operation 159 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln29_14 = or i8 %tmp_24, i8 14" [bnn.cpp:29]   --->   Operation 160 'or' 'or_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i8 %or_ln29_14" [bnn.cpp:29]   --->   Operation 161 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_16" [bnn.cpp:29]   --->   Operation 162 'getelementptr' 'input_0_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_23, i8 %input_0_addr_14" [bnn.cpp:29]   --->   Operation 163 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 0.59>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %tmp_s" [bnn.cpp:29]   --->   Operation 164 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i1 %input_0, i64 0, i64 %zext_ln29" [bnn.cpp:29]   --->   Operation 165 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln29_3 = or i8 %tmp_s, i8 15" [bnn.cpp:29]   --->   Operation 166 'or' 'or_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i8 %or_ln29_3" [bnn.cpp:29]   --->   Operation 167 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_5" [bnn.cpp:29]   --->   Operation 168 'getelementptr' 'input_0_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %trunc_ln714, i8 %input_0_addr" [bnn.cpp:29]   --->   Operation 169 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_9 : Operation 170 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_25, i8 %input_0_addr_15" [bnn.cpp:29]   --->   Operation 170 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln30_3 = or i8 %empty_21, i8 15" [bnn.cpp:30]   --->   Operation 171 'or' 'or_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln30_11 = add i8 %or_ln30_3, i8 1" [bnn.cpp:30]   --->   Operation 172 'add' 'add_ln30_11' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%div_udiv_11 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_11, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 173 'partselect' 'div_udiv_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_11, i4 0" [bnn.cpp:29]   --->   Operation 174 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %tmp_27" [bnn.cpp:29]   --->   Operation 175 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%input_0_addr_16 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_1" [bnn.cpp:29]   --->   Operation 176 'getelementptr' 'input_0_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_26, i8 %input_0_addr_16" [bnn.cpp:29]   --->   Operation 177 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_10 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln30_12 = add i8 %or_ln30_3, i8 2" [bnn.cpp:30]   --->   Operation 178 'add' 'add_ln30_12' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%div_udiv_12 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_12, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 179 'partselect' 'div_udiv_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_12, i4 0" [bnn.cpp:29]   --->   Operation 180 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln29_15 = or i8 %tmp_29, i8 1" [bnn.cpp:29]   --->   Operation 181 'or' 'or_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i8 %or_ln29_15" [bnn.cpp:29]   --->   Operation 182 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%input_0_addr_17 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_17" [bnn.cpp:29]   --->   Operation 183 'getelementptr' 'input_0_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_28, i8 %input_0_addr_17" [bnn.cpp:29]   --->   Operation 184 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln30_13 = add i8 %or_ln30_3, i8 3" [bnn.cpp:30]   --->   Operation 185 'add' 'add_ln30_13' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%div_udiv_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_13, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 186 'partselect' 'div_udiv_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_13, i4 0" [bnn.cpp:29]   --->   Operation 187 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln29_16 = or i8 %tmp_31, i8 2" [bnn.cpp:29]   --->   Operation 188 'or' 'or_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i8 %or_ln29_16" [bnn.cpp:29]   --->   Operation 189 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%input_0_addr_18 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_18" [bnn.cpp:29]   --->   Operation 190 'getelementptr' 'input_0_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_30, i8 %input_0_addr_18" [bnn.cpp:29]   --->   Operation 191 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_11 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln30_14 = add i8 %or_ln30_3, i8 4" [bnn.cpp:30]   --->   Operation 192 'add' 'add_ln30_14' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%div_udiv_14 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_14, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 193 'partselect' 'div_udiv_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_14, i4 0" [bnn.cpp:29]   --->   Operation 194 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln29_17 = or i8 %tmp_33, i8 3" [bnn.cpp:29]   --->   Operation 195 'or' 'or_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i8 %or_ln29_17" [bnn.cpp:29]   --->   Operation 196 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%input_0_addr_19 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_19" [bnn.cpp:29]   --->   Operation 197 'getelementptr' 'input_0_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_32, i8 %input_0_addr_19" [bnn.cpp:29]   --->   Operation 198 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 199 [1/1] (0.70ns)   --->   "%add_ln30_15 = add i8 %or_ln30_3, i8 5" [bnn.cpp:30]   --->   Operation 199 'add' 'add_ln30_15' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%div_udiv_15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_15, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 200 'partselect' 'div_udiv_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_15, i4 0" [bnn.cpp:29]   --->   Operation 201 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln29_18 = or i8 %tmp_35, i8 4" [bnn.cpp:29]   --->   Operation 202 'or' 'or_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i8 %or_ln29_18" [bnn.cpp:29]   --->   Operation 203 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%input_0_addr_20 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_20" [bnn.cpp:29]   --->   Operation 204 'getelementptr' 'input_0_addr_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_34, i8 %input_0_addr_20" [bnn.cpp:29]   --->   Operation 205 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_12 : Operation 206 [1/1] (0.70ns)   --->   "%add_ln30_16 = add i8 %or_ln30_3, i8 6" [bnn.cpp:30]   --->   Operation 206 'add' 'add_ln30_16' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%div_udiv_16 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_16, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 207 'partselect' 'div_udiv_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_16, i4 0" [bnn.cpp:29]   --->   Operation 208 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln29_19 = or i8 %tmp_37, i8 5" [bnn.cpp:29]   --->   Operation 209 'or' 'or_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i8 %or_ln29_19" [bnn.cpp:29]   --->   Operation 210 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%input_0_addr_21 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_21" [bnn.cpp:29]   --->   Operation 211 'getelementptr' 'input_0_addr_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_36, i8 %input_0_addr_21" [bnn.cpp:29]   --->   Operation 212 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln30_17 = add i8 %or_ln30_3, i8 7" [bnn.cpp:30]   --->   Operation 213 'add' 'add_ln30_17' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%div_udiv_17 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_17, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 214 'partselect' 'div_udiv_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_17, i4 0" [bnn.cpp:29]   --->   Operation 215 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln29_20 = or i8 %tmp_39, i8 6" [bnn.cpp:29]   --->   Operation 216 'or' 'or_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i8 %or_ln29_20" [bnn.cpp:29]   --->   Operation 217 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%input_0_addr_22 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_22" [bnn.cpp:29]   --->   Operation 218 'getelementptr' 'input_0_addr_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_38, i8 %input_0_addr_22" [bnn.cpp:29]   --->   Operation 219 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_13 : Operation 220 [1/1] (0.70ns)   --->   "%add_ln30_18 = add i8 %or_ln30_3, i8 8" [bnn.cpp:30]   --->   Operation 220 'add' 'add_ln30_18' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%div_udiv_18 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_18, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 221 'partselect' 'div_udiv_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_18, i4 0" [bnn.cpp:29]   --->   Operation 222 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln29_21 = or i8 %tmp_41, i8 7" [bnn.cpp:29]   --->   Operation 223 'or' 'or_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i8 %or_ln29_21" [bnn.cpp:29]   --->   Operation 224 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%input_0_addr_23 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_23" [bnn.cpp:29]   --->   Operation 225 'getelementptr' 'input_0_addr_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_40, i8 %input_0_addr_23" [bnn.cpp:29]   --->   Operation 226 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln30_19 = add i8 %or_ln30_3, i8 9" [bnn.cpp:30]   --->   Operation 227 'add' 'add_ln30_19' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%div_udiv_19 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_19, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 228 'partselect' 'div_udiv_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_19, i4 0" [bnn.cpp:29]   --->   Operation 229 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln29_22 = or i8 %tmp_43, i8 8" [bnn.cpp:29]   --->   Operation 230 'or' 'or_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i8 %or_ln29_22" [bnn.cpp:29]   --->   Operation 231 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%input_0_addr_24 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_24" [bnn.cpp:29]   --->   Operation 232 'getelementptr' 'input_0_addr_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_42, i8 %input_0_addr_24" [bnn.cpp:29]   --->   Operation 233 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_14 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln30_20 = add i8 %or_ln30_3, i8 10" [bnn.cpp:30]   --->   Operation 234 'add' 'add_ln30_20' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%div_udiv_20 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_20, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 235 'partselect' 'div_udiv_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_20, i4 0" [bnn.cpp:29]   --->   Operation 236 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln29_23 = or i8 %tmp_45, i8 9" [bnn.cpp:29]   --->   Operation 237 'or' 'or_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i8 %or_ln29_23" [bnn.cpp:29]   --->   Operation 238 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%input_0_addr_25 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_25" [bnn.cpp:29]   --->   Operation 239 'getelementptr' 'input_0_addr_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_44, i8 %input_0_addr_25" [bnn.cpp:29]   --->   Operation 240 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 241 [1/1] (0.70ns)   --->   "%add_ln30_21 = add i8 %or_ln30_3, i8 11" [bnn.cpp:30]   --->   Operation 241 'add' 'add_ln30_21' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%div_udiv_21 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_21, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 242 'partselect' 'div_udiv_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_21, i4 0" [bnn.cpp:29]   --->   Operation 243 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln29_24 = or i8 %tmp_47, i8 10" [bnn.cpp:29]   --->   Operation 244 'or' 'or_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i8 %or_ln29_24" [bnn.cpp:29]   --->   Operation 245 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%input_0_addr_26 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_26" [bnn.cpp:29]   --->   Operation 246 'getelementptr' 'input_0_addr_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_46, i8 %input_0_addr_26" [bnn.cpp:29]   --->   Operation 247 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_15 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln30_22 = add i8 %or_ln30_3, i8 12" [bnn.cpp:30]   --->   Operation 248 'add' 'add_ln30_22' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%div_udiv_22 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_22, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 249 'partselect' 'div_udiv_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_22, i4 0" [bnn.cpp:29]   --->   Operation 250 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln29_25 = or i8 %tmp_49, i8 11" [bnn.cpp:29]   --->   Operation 251 'or' 'or_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i8 %or_ln29_25" [bnn.cpp:29]   --->   Operation 252 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%input_0_addr_27 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_27" [bnn.cpp:29]   --->   Operation 253 'getelementptr' 'input_0_addr_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_48, i8 %input_0_addr_27" [bnn.cpp:29]   --->   Operation 254 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 255 [1/1] (0.70ns)   --->   "%add_ln30_23 = add i8 %or_ln30_3, i8 13" [bnn.cpp:30]   --->   Operation 255 'add' 'add_ln30_23' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%div_udiv_23 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_23, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 256 'partselect' 'div_udiv_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_23, i4 0" [bnn.cpp:29]   --->   Operation 257 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln29_26 = or i8 %tmp_51, i8 12" [bnn.cpp:29]   --->   Operation 258 'or' 'or_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i8 %or_ln29_26" [bnn.cpp:29]   --->   Operation 259 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%input_0_addr_28 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_28" [bnn.cpp:29]   --->   Operation 260 'getelementptr' 'input_0_addr_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_50, i8 %input_0_addr_28" [bnn.cpp:29]   --->   Operation 261 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_16 : Operation 262 [1/1] (0.70ns)   --->   "%add_ln30_24 = add i8 %or_ln30_3, i8 14" [bnn.cpp:30]   --->   Operation 262 'add' 'add_ln30_24' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%div_udiv_24 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_24, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 263 'partselect' 'div_udiv_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_24, i4 0" [bnn.cpp:29]   --->   Operation 264 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln29_27 = or i8 %tmp_53, i8 13" [bnn.cpp:29]   --->   Operation 265 'or' 'or_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i8 %or_ln29_27" [bnn.cpp:29]   --->   Operation 266 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%input_0_addr_29 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_29" [bnn.cpp:29]   --->   Operation 267 'getelementptr' 'input_0_addr_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_52, i8 %input_0_addr_29" [bnn.cpp:29]   --->   Operation 268 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_16 : Operation 269 [1/1] (0.70ns)   --->   "%add_ln30_25 = add i8 %or_ln30_3, i8 15" [bnn.cpp:30]   --->   Operation 269 'add' 'add_ln30_25' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%div_udiv_25 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln30_25, i32 4, i32 7" [bnn.cpp:30]   --->   Operation 270 'partselect' 'div_udiv_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.59>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bnn.cpp:26]   --->   Operation 271 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_25, i4 0" [bnn.cpp:29]   --->   Operation 272 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln29_28 = or i8 %tmp_55, i8 14" [bnn.cpp:29]   --->   Operation 273 'or' 'or_ln29_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i8 %or_ln29_28" [bnn.cpp:29]   --->   Operation 274 'zext' 'zext_ln29_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%input_0_addr_30 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_30" [bnn.cpp:29]   --->   Operation 275 'getelementptr' 'input_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_54, i8 %input_0_addr_30" [bnn.cpp:29]   --->   Operation 276 'store' 'store_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%div_udiv_31 = or i4 %div_udiv, i4 1"   --->   Operation 277 'or' 'div_udiv_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %div_udiv_31, i4 0" [bnn.cpp:29]   --->   Operation 278 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln29_29 = or i8 %tmp_57, i8 15" [bnn.cpp:29]   --->   Operation 279 'or' 'or_ln29_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i8 %or_ln29_29" [bnn.cpp:29]   --->   Operation 280 'zext' 'zext_ln29_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%input_0_addr_31 = getelementptr i1 %input_0, i64 0, i64 %zext_ln29_31" [bnn.cpp:29]   --->   Operation 281 'getelementptr' 'input_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.59ns)   --->   "%store_ln29 = store i1 %tmp_56, i8 %input_0_addr_31" [bnn.cpp:29]   --->   Operation 282 'store' 'store_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_2" [bnn.cpp:26]   --->   Operation 283 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', bnn.cpp:26) on local variable 'i' [10]  (0 ns)
	'add' operation ('i', bnn.cpp:26) [14]  (0.708 ns)
	'store' operation ('store_ln26', bnn.cpp:26) of variable 'i', bnn.cpp:26 on local variable 'i' [267]  (0.387 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	fifo read operation ('input_l.V', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'strm_in' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.43 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp' on array 'input_0' [41]  (0.594 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln30_1', bnn.cpp:30) [50]  (0 ns)
	'add' operation ('add_ln30_1', bnn.cpp:30) [53]  (0.705 ns)
	'or' operation ('or_ln29_5', bnn.cpp:29) [57]  (0 ns)
	'getelementptr' operation ('input_0_addr_4', bnn.cpp:29) [59]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_4' on array 'input_0' [60]  (0.594 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_2', bnn.cpp:30) [61]  (0.705 ns)
	'or' operation ('or_ln29_6', bnn.cpp:29) [65]  (0 ns)
	'getelementptr' operation ('input_0_addr_5', bnn.cpp:29) [67]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_6' on array 'input_0' [68]  (0.594 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln30_2', bnn.cpp:30) [77]  (0 ns)
	'add' operation ('add_ln30_4', bnn.cpp:30) [80]  (0.705 ns)
	'or' operation ('or_ln29_8', bnn.cpp:29) [84]  (0 ns)
	'getelementptr' operation ('input_0_addr_8', bnn.cpp:29) [86]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_11' on array 'input_0' [87]  (0.594 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_5', bnn.cpp:30) [88]  (0.705 ns)
	'or' operation ('or_ln29_9', bnn.cpp:29) [92]  (0 ns)
	'getelementptr' operation ('input_0_addr_9', bnn.cpp:29) [94]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_13' on array 'input_0' [95]  (0.594 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_7', bnn.cpp:30) [104]  (0.705 ns)
	'or' operation ('or_ln29_11', bnn.cpp:29) [108]  (0 ns)
	'getelementptr' operation ('input_0_addr_11', bnn.cpp:29) [110]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_17' on array 'input_0' [111]  (0.594 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_9', bnn.cpp:30) [120]  (0.705 ns)
	'or' operation ('or_ln29_13', bnn.cpp:29) [124]  (0 ns)
	'getelementptr' operation ('input_0_addr_13', bnn.cpp:29) [126]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_21' on array 'input_0' [127]  (0.594 ns)

 <State 9>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_addr', bnn.cpp:29) [25]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'trunc_ln714' on array 'input_0' [38]  (0.594 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln30_3', bnn.cpp:30) [136]  (0 ns)
	'add' operation ('add_ln30_11', bnn.cpp:30) [139]  (0.705 ns)
	'getelementptr' operation ('input_0_addr_16', bnn.cpp:29) [144]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_26' on array 'input_0' [145]  (0.594 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_13', bnn.cpp:30) [154]  (0.705 ns)
	'or' operation ('or_ln29_16', bnn.cpp:29) [158]  (0 ns)
	'getelementptr' operation ('input_0_addr_18', bnn.cpp:29) [160]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_30' on array 'input_0' [161]  (0.594 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_15', bnn.cpp:30) [170]  (0.705 ns)
	'or' operation ('or_ln29_18', bnn.cpp:29) [174]  (0 ns)
	'getelementptr' operation ('input_0_addr_20', bnn.cpp:29) [176]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_34' on array 'input_0' [177]  (0.594 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_17', bnn.cpp:30) [186]  (0.705 ns)
	'or' operation ('or_ln29_20', bnn.cpp:29) [190]  (0 ns)
	'getelementptr' operation ('input_0_addr_22', bnn.cpp:29) [192]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_38' on array 'input_0' [193]  (0.594 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_19', bnn.cpp:30) [202]  (0.705 ns)
	'or' operation ('or_ln29_22', bnn.cpp:29) [206]  (0 ns)
	'getelementptr' operation ('input_0_addr_24', bnn.cpp:29) [208]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_42' on array 'input_0' [209]  (0.594 ns)

 <State 15>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_21', bnn.cpp:30) [218]  (0.705 ns)
	'or' operation ('or_ln29_24', bnn.cpp:29) [222]  (0 ns)
	'getelementptr' operation ('input_0_addr_26', bnn.cpp:29) [224]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_46' on array 'input_0' [225]  (0.594 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln30_23', bnn.cpp:30) [234]  (0.705 ns)
	'or' operation ('or_ln29_26', bnn.cpp:29) [238]  (0 ns)
	'getelementptr' operation ('input_0_addr_28', bnn.cpp:29) [240]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_50' on array 'input_0' [241]  (0.594 ns)

 <State 17>: 0.594ns
The critical path consists of the following:
	'or' operation ('or_ln29_28', bnn.cpp:29) [254]  (0 ns)
	'getelementptr' operation ('input_0_addr_30', bnn.cpp:29) [256]  (0 ns)
	'store' operation ('store_ln29', bnn.cpp:29) of variable 'tmp_54' on array 'input_0' [257]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
