<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3604
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9532.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6717.09 --|
|-- Mem Ch  2: Reads (MB/s):   100.38 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.82 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   100.38 --||-- NODE 1 Mem Read (MB/s) :  9532.52 --|
|-- NODE 0 Mem Write(MB/s) :    44.82 --||-- NODE 1 Mem Write(MB/s) :  6717.09 --|
|-- NODE 0 P. Write (T/s):      31200 --||-- NODE 1 P. Write (T/s):     165909 --|
|-- NODE 0 Memory (MB/s):      145.20 --||-- NODE 1 Memory (MB/s):    16249.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9632.90                --|
            |--                System Write Throughput(MB/s):       6761.91                --|
            |--               System Memory Throughput(MB/s):      16394.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3739
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      31 M      2664    2482 K  2113 K     43 M     0    1668  
 1      95 M      1176      26 M   232 M     25 M     0    1223 K
-----------------------------------------------------------------------
 *     127 M      3840      29 M   235 M     69 M     0    1225 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.37        Core1: 159.03        
Core2: 38.41        Core3: 152.00        
Core4: 31.74        Core5: 154.63        
Core6: 36.17        Core7: 138.58        
Core8: 30.58        Core9: 114.31        
Core10: 30.48        Core11: 183.66        
Core12: 30.41        Core13: 186.19        
Core14: 18.87        Core15: 189.14        
Core16: 24.71        Core17: 26.39        
Core18: 28.67        Core19: 21.93        
Core20: 25.09        Core21: 138.01        
Core22: 34.46        Core23: 31.97        
Core24: 35.75        Core25: 119.77        
Core26: 35.34        Core27: 172.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.62
Socket1: 108.36
DDR read Latency(ns)
Socket0: 28735.13
Socket1: 253.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.36        Core1: 153.84        
Core2: 31.47        Core3: 147.32        
Core4: 14.40        Core5: 151.44        
Core6: 29.29        Core7: 135.03        
Core8: 30.52        Core9: 107.13        
Core10: 26.63        Core11: 181.52        
Core12: 29.93        Core13: 182.56        
Core14: 32.67        Core15: 186.59        
Core16: 28.69        Core17: 24.04        
Core18: 26.73        Core19: 26.53        
Core20: 33.71        Core21: 128.03        
Core22: 24.47        Core23: 35.45        
Core24: 28.58        Core25: 108.94        
Core26: 33.19        Core27: 170.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 107.24
DDR read Latency(ns)
Socket0: 28680.72
Socket1: 258.03
irq_total: 241426.455219958
cpu_total: 46.25
cpu_0: 2.33
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 2.33
cpu_5: 100.00
cpu_6: 2.33
cpu_7: 83.24
cpu_8: 1.33
cpu_9: 26.20
cpu_10: 0.93
cpu_11: 100.00
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 95.21
cpu_18: 0.33
cpu_19: 97.94
cpu_20: 0.40
cpu_21: 77.46
cpu_22: 0.40
cpu_23: 99.07
cpu_24: 0.86
cpu_25: 98.80
cpu_26: 1.60
cpu_27: 100.00
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 265745
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 340760
Total_rx_packets: 606505
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 265779
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 340751
Total_rx_packets_phy: 606530
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6130720285
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2143269559
Total_tx_bytes_phy: 8273989844
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6127634019
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2140277198
Total_tx_bytes: 8267911217
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1650015068
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2652180260
Total_rx_bytes_phy: 4302195328
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1638612592
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2634684179
Total_rx_bytes: 4273296771
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 700383
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 285788
Total_tx_packets_phy: 986171
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 691384
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 256099
Total_tx_packets: 947483


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 154.75        
Core2: 36.59        Core3: 149.38        
Core4: 18.62        Core5: 153.86        
Core6: 28.96        Core7: 138.18        
Core8: 23.94        Core9: 103.91        
Core10: 31.14        Core11: 182.75        
Core12: 28.13        Core13: 185.01        
Core14: 30.32        Core15: 187.17        
Core16: 25.94        Core17: 23.15        
Core18: 25.07        Core19: 22.73        
Core20: 28.60        Core21: 139.57        
Core22: 35.09        Core23: 39.88        
Core24: 13.34        Core25: 116.38        
Core26: 24.78        Core27: 171.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.22
Socket1: 108.66
DDR read Latency(ns)
Socket0: 28482.00
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.48        Core1: 157.85        
Core2: 27.58        Core3: 150.41        
Core4: 25.51        Core5: 153.48        
Core6: 24.70        Core7: 139.67        
Core8: 32.69        Core9: 104.82        
Core10: 32.01        Core11: 182.50        
Core12: 30.06        Core13: 184.42        
Core14: 31.50        Core15: 187.19        
Core16: 29.25        Core17: 25.64        
Core18: 25.53        Core19: 21.35        
Core20: 14.10        Core21: 136.19        
Core22: 28.01        Core23: 38.15        
Core24: 17.31        Core25: 118.22        
Core26: 24.59        Core27: 171.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 108.14
DDR read Latency(ns)
Socket0: 30319.79
Socket1: 257.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 159.75        
Core2: 35.79        Core3: 149.25        
Core4: 23.51        Core5: 157.34        
Core6: 26.92        Core7: 142.07        
Core8: 33.62        Core9: 111.61        
Core10: 30.98        Core11: 183.14        
Core12: 30.42        Core13: 185.25        
Core14: 30.65        Core15: 188.32        
Core16: 30.61        Core17: 26.21        
Core18: 30.65        Core19: 25.07        
Core20: 14.08        Core21: 140.51        
Core22: 26.60        Core23: 37.74        
Core24: 23.02        Core25: 118.94        
Core26: 15.85        Core27: 172.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 110.54
DDR read Latency(ns)
Socket0: 29762.18
Socket1: 256.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.22        Core1: 157.02        
Core2: 35.98        Core3: 149.74        
Core4: 41.63        Core5: 153.75        
Core6: 32.27        Core7: 131.50        
Core8: 40.12        Core9: 109.53        
Core10: 35.77        Core11: 181.61        
Core12: 30.02        Core13: 184.52        
Core14: 30.61        Core15: 186.36        
Core16: 31.32        Core17: 28.59        
Core18: 32.59        Core19: 25.55        
Core20: 14.13        Core21: 122.16        
Core22: 25.57        Core23: 36.60        
Core24: 26.55        Core25: 117.94        
Core26: 29.48        Core27: 169.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 109.07
DDR read Latency(ns)
Socket0: 28298.76
Socket1: 256.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14773
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14436785518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14436810822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7218417618; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7218417618; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7218589785; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7218589785; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015406141; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4236322; Consumed Joules: 258.56; Watts: 43.02; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705399; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14436761630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14436769214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218504475; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218504475; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218404740; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218404740; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013907191; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7501307; Consumed Joules: 457.84; Watts: 76.17; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1723549; Consumed DRAM Joules: 26.37; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3aea
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.35   0.01    0.60     121 K    913 K    0.87    0.09    0.00    0.02     1288        3        2     70
   1    1     0.07   0.06   1.20    1.20      37 M     46 M    0.20    0.28    0.05    0.06     2800     3892       15     55
   2    0     0.01   0.40   0.02    0.60     200 K   1677 K    0.88    0.07    0.00    0.02      448        1        2     69
   3    1     0.11   0.09   1.20    1.20      33 M     42 M    0.22    0.33    0.03    0.04     1008     2827        9     55
   4    0     0.00   0.39   0.01    0.60     101 K    898 K    0.89    0.08    0.00    0.02     1288        2        1     69
   5    1     0.07   0.06   1.20    1.20      37 M     46 M    0.20    0.28    0.05    0.07     2240     4560       15     55
   6    0     0.00   0.38   0.00    0.60      31 K    325 K    0.90    0.12    0.00    0.02      504        1        0     69
   7    1     0.07   0.06   1.02    1.20      27 M     35 M    0.25    0.28    0.04    0.05     1792     2261      111     54
   8    0     0.03   1.48   0.02    0.92      40 K    400 K    0.90    0.54    0.00    0.00     5824        8        1     68
   9    1     0.08   0.34   0.24    0.69    2647 K   4368 K    0.39    0.34    0.00    0.01       56       89       12     56
  10    0     0.05   1.44   0.03    1.02      58 K    622 K    0.91    0.58    0.00    0.00     6608       14        1     68
  11    1     0.07   0.06   1.20    1.20      40 M     47 M    0.16    0.24    0.06    0.07     1400     3478       15     54
  12    0     0.00   0.56   0.00    0.60      21 K    200 K    0.89    0.33    0.00    0.01      504        0        0     70
  13    1     0.04   0.03   1.20    1.20      44 M     51 M    0.15    0.21    0.11    0.13     2296     4039        1     54
  14    0     0.03   1.43   0.02    0.99      45 K    457 K    0.90    0.54    0.00    0.00     4872        7        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     51 M    0.14    0.21    0.12    0.14     2744     3594       35     54
  16    0     0.02   1.38   0.01    0.68      69 K    366 K    0.81    0.41    0.00    0.00     2128       12        0     69
  17    1     0.13   0.11   1.14    1.20      16 M     39 M    0.58    0.61    0.01    0.03     4592     2871        0     54
  18    0     0.01   0.42   0.01    0.68      30 K    243 K    0.88    0.33    0.00    0.00      448        1        0     69
  19    1     0.14   0.12   1.18    1.20      16 M     40 M    0.59    0.58    0.01    0.03     3752     2962        4     55
  20    0     0.00   0.59   0.00    0.60      30 K    226 K    0.86    0.33    0.00    0.01      784        4        1     70
  21    1     0.05   0.05   0.96    1.20      26 M     34 M    0.25    0.27    0.05    0.07     2408     2748        1     55
  22    0     0.00   0.56   0.01    0.60      71 K    612 K    0.88    0.14    0.00    0.01     1344        3        1     71
  23    1     0.12   0.10   1.19    1.20      19 M     39 M    0.52    0.55    0.02    0.03     3584     2494       10     55
  24    0     0.00   0.38   0.00    0.60      26 K    252 K    0.90    0.13    0.00    0.02      224        1        0     70
  25    1     0.13   0.11   1.20    1.20      30 M     40 M    0.26    0.37    0.02    0.03     1568     2441        1     55
  26    0     0.00   0.42   0.01    0.60      59 K    549 K    0.89    0.13    0.00    0.02      448        3        2     69
  27    1     0.07   0.06   1.20    1.20      39 M     48 M    0.18    0.28    0.06    0.07     2184     2919        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.74     908 K   7748 K    0.88    0.28    0.00    0.00    26712       60       10     61
 SKT    1     0.08   0.08   1.09    1.19     413 M    569 M    0.27    0.37    0.04    0.05    32424    41175      230     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     414 M    577 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.95 %

 C1 core residency: 7.02 %; C3 core residency: 0.23 %; C6 core residency: 45.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.22     216.71       9.00         239.47
 SKT   1    47.85    33.52     382.93      22.02         550.75
---------------------------------------------------------------------------------------------------------------
       *    48.33    33.75     599.65      31.01         550.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3cc1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9426.97 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6783.60 --|
|-- Mem Ch  2: Reads (MB/s):    97.40 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    41.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    97.40 --||-- NODE 1 Mem Read (MB/s) :  9426.97 --|
|-- NODE 0 Mem Write(MB/s) :    41.22 --||-- NODE 1 Mem Write(MB/s) :  6783.60 --|
|-- NODE 0 P. Write (T/s):      31183 --||-- NODE 1 P. Write (T/s):     163961 --|
|-- NODE 0 Memory (MB/s):      138.62 --||-- NODE 1 Memory (MB/s):    16210.56 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9524.37                --|
            |--                System Write Throughput(MB/s):       6824.82                --|
            |--               System Memory Throughput(MB/s):      16349.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3df7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      39 M      7128    1687 K  3577 K     42 M     0    1044  
 1      92 M      1308      34 M   248 M     25 M     0    1139 K
-----------------------------------------------------------------------
 *     131 M      8436      36 M   251 M     68 M     0    1140 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 154.80        
Core2: 30.91        Core3: 154.14        
Core4: 30.87        Core5: 152.76        
Core6: 29.57        Core7: 139.25        
Core8: 30.85        Core9: 80.31        
Core10: 15.04        Core11: 188.11        
Core12: 24.04        Core13: 190.28        
Core14: 26.94        Core15: 187.30        
Core16: 28.98        Core17: 20.00        
Core18: 25.68        Core19: 28.10        
Core20: 30.24        Core21: 130.89        
Core22: 32.13        Core23: 27.98        
Core24: 38.07        Core25: 129.72        
Core26: 30.20        Core27: 177.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 107.80
DDR read Latency(ns)
Socket0: 28344.74
Socket1: 255.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 151.79        
Core2: 29.69        Core3: 150.66        
Core4: 30.09        Core5: 150.46        
Core6: 30.31        Core7: 134.97        
Core8: 27.73        Core9: 80.73        
Core10: 13.98        Core11: 185.03        
Core12: 26.53        Core13: 187.32        
Core14: 25.04        Core15: 184.51        
Core16: 24.55        Core17: 19.07        
Core18: 25.49        Core19: 27.02        
Core20: 31.29        Core21: 127.08        
Core22: 26.94        Core23: 25.66        
Core24: 31.30        Core25: 123.47        
Core26: 29.72        Core27: 171.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 103.77
DDR read Latency(ns)
Socket0: 27476.41
Socket1: 255.96
irq_total: 254150.924646334
cpu_total: 45.84
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.46
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 77.26
cpu_8: 2.59
cpu_9: 4.12
cpu_10: 2.93
cpu_11: 100.00
cpu_12: 2.13
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 98.07
cpu_18: 0.53
cpu_19: 99.67
cpu_20: 0.33
cpu_21: 93.02
cpu_22: 0.93
cpu_23: 99.14
cpu_24: 0.66
cpu_25: 94.95
cpu_26: 1.46
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 712540
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 276089
Total_tx_packets_phy: 988629
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1622139210
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2716620778
Total_rx_bytes: 4338759988
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1633343736
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2733325836
Total_rx_bytes_phy: 4366669572
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 261421
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 345637
Total_rx_packets: 607058
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6240416338
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2044959323
Total_tx_bytes_phy: 8285375661
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 261455
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 345635
Total_rx_packets_phy: 607090
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6237023622
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2042032723
Total_tx_bytes: 8279056345
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 703649
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 245166
Total_tx_packets: 948815


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.52        Core1: 157.73        
Core2: 28.89        Core3: 156.57        
Core4: 30.75        Core5: 152.26        
Core6: 30.25        Core7: 141.35        
Core8: 13.40        Core9: 74.48        
Core10: 16.16        Core11: 188.68        
Core12: 23.92        Core13: 190.64        
Core14: 27.85        Core15: 187.41        
Core16: 24.43        Core17: 18.89        
Core18: 23.90        Core19: 20.88        
Core20: 27.21        Core21: 135.76        
Core22: 20.66        Core23: 35.09        
Core24: 27.68        Core25: 136.59        
Core26: 30.61        Core27: 173.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 107.15
DDR read Latency(ns)
Socket0: 27737.36
Socket1: 259.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 154.00        
Core2: 30.97        Core3: 151.25        
Core4: 29.12        Core5: 148.17        
Core6: 29.67        Core7: 130.05        
Core8: 18.60        Core9: 78.85        
Core10: 30.22        Core11: 185.73        
Core12: 27.27        Core13: 187.30        
Core14: 27.46        Core15: 184.87        
Core16: 36.54        Core17: 20.89        
Core18: 38.09        Core19: 21.13        
Core20: 37.04        Core21: 127.04        
Core22: 35.47        Core23: 29.98        
Core24: 34.63        Core25: 129.03        
Core26: 29.20        Core27: 171.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 104.38
DDR read Latency(ns)
Socket0: 27571.27
Socket1: 257.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 154.22        
Core2: 30.10        Core3: 152.61        
Core4: 25.81        Core5: 150.17        
Core6: 30.14        Core7: 134.54        
Core8: 29.63        Core9: 81.15        
Core10: 31.12        Core11: 186.59        
Core12: 29.22        Core13: 188.22        
Core14: 34.18        Core15: 185.71        
Core16: 28.71        Core17: 22.98        
Core18: 13.63        Core19: 25.07        
Core20: 25.66        Core21: 126.34        
Core22: 35.38        Core23: 29.29        
Core24: 34.28        Core25: 129.57        
Core26: 30.60        Core27: 174.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.36
Socket1: 106.62
DDR read Latency(ns)
Socket0: 28262.73
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.81        Core1: 155.49        
Core2: 29.57        Core3: 151.79        
Core4: 30.43        Core5: 148.99        
Core6: 30.24        Core7: 136.30        
Core8: 27.85        Core9: 80.13        
Core10: 24.24        Core11: 186.20        
Core12: 14.60        Core13: 187.78        
Core14: 31.80        Core15: 184.83        
Core16: 27.62        Core17: 21.63        
Core18: 18.14        Core19: 25.66        
Core20: 25.78        Core21: 128.12        
Core22: 26.92        Core23: 26.28        
Core24: 31.69        Core25: 127.56        
Core26: 28.50        Core27: 173.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 106.33
DDR read Latency(ns)
Socket0: 27279.59
Socket1: 256.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16480
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14442631426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14442648686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7221327392; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7221327392; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7221491618; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7221491618; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017812295; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4242549; Consumed Joules: 258.94; Watts: 43.09; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 709249; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14442620606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14442627566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7221416261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7221416261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7221324166; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7221324166; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011769945; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7497108; Consumed Joules: 457.59; Watts: 76.15; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1724493; Consumed DRAM Joules: 26.38; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4195
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.35   0.01    0.60     108 K    795 K    0.86    0.10    0.00    0.02     2016        5        1     70
   1    1     0.11   0.09   1.20    1.20      35 M     45 M    0.22    0.31    0.03    0.04     2184     3386       77     54
   2    0     0.00   0.42   0.01    0.60     112 K    994 K    0.89    0.08    0.00    0.02      952        2        1     69
   3    1     0.07   0.06   1.20    1.20      36 M     45 M    0.20    0.28    0.05    0.07     1736     2669        6     55
   4    0     0.02   1.05   0.02    0.87      82 K    832 K    0.90    0.34    0.00    0.00     4032        7        2     70
   5    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.29    0.05    0.06     2296     3484       14     55
   6    0     0.00   0.51   0.01    0.60      58 K    400 K    0.85    0.22    0.00    0.01     1848       15        0     69
   7    1     0.05   0.06   0.94    1.20      25 M     33 M    0.25    0.27    0.05    0.06      840     2102      166     55
   8    0     0.00   0.42   0.00    0.60      13 K    152 K    0.91    0.23    0.00    0.01       56        0        0     69
   9    1     0.02   0.29   0.06    0.60     588 K   1344 K    0.56    0.07    0.00    0.01        0       20        0     56
  10    0     0.06   1.36   0.04    0.90     142 K   1550 K    0.91    0.39    0.00    0.00     8792       13        3     68
  11    1     0.05   0.05   1.20    1.20      42 M     50 M    0.17    0.21    0.08    0.09     1456     3761        8     53
  12    0     0.01   0.50   0.01    0.60     123 K   1173 K    0.89    0.14    0.00    0.02     1400        3        1     70
  13    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.19    0.14    0.17     3360     2993        0     54
  14    0     0.01   1.24   0.01    0.68      80 K    648 K    0.88    0.22    0.00    0.00     1792        3        2     69
  15    1     0.05   0.04   1.20    1.20      43 M     51 M    0.15    0.21    0.08    0.10     1008     3218       35     53
  16    0     0.03   1.36   0.02    0.89      75 K    687 K    0.89    0.44    0.00    0.00     5096        7        1     69
  17    1     0.15   0.13   1.18    1.20      17 M     38 M    0.56    0.60    0.01    0.03     4200     2898       62     54
  18    0     0.00   0.61   0.01    0.60      32 K    285 K    0.89    0.30    0.00    0.01      616        1        0     70
  19    1     0.15   0.13   1.20    1.20      17 M     38 M    0.55    0.60    0.01    0.02     2968     2565        5     55
  20    0     0.00   0.57   0.01    0.60      23 K    230 K    0.90    0.31    0.00    0.01      280        1        0     70
  21    1     0.11   0.10   1.11    1.20      27 M     37 M    0.26    0.30    0.02    0.03     2688     2455       14     55
  22    0     0.00   0.62   0.01    0.60      43 K    362 K    0.88    0.16    0.00    0.01      728        2        0     70
  23    1     0.15   0.12   1.19    1.20      17 M     38 M    0.55    0.58    0.01    0.03     4816     2546       75     54
  24    0     0.00   0.32   0.00    0.60      11 K    117 K    0.90    0.12    0.00    0.02       56        0        0     70
  25    1     0.11   0.10   1.14    1.20      27 M     38 M    0.28    0.36    0.02    0.03     3416     2174       12     55
  26    0     0.00   0.31   0.00    0.60      14 K    168 K    0.91    0.16    0.00    0.02      504        2        0     69
  27    1     0.06   0.05   1.20    1.20      40 M     48 M    0.17    0.29    0.06    0.07     1680     3583        8     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.73     922 K   8399 K    0.89    0.26    0.00    0.01    28168       61        9     61
 SKT    1     0.09   0.08   1.09    1.20     414 M    569 M    0.27    0.37    0.03    0.05    32648    37854      481     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.19     415 M    577 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.17 %

 C1 core residency: 7.29 %; C3 core residency: 0.60 %; C6 core residency: 45.93 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     220.40       9.16         240.12
 SKT   1    48.09    34.67     390.85      22.48         557.83
---------------------------------------------------------------------------------------------------------------
       *    48.59    34.89     611.25      31.63         557.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 436e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9632.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6629.75 --|
|-- Mem Ch  2: Reads (MB/s):    97.03 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    45.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    97.03 --||-- NODE 1 Mem Read (MB/s) :  9632.69 --|
|-- NODE 0 Mem Write(MB/s) :    45.45 --||-- NODE 1 Mem Write(MB/s) :  6629.75 --|
|-- NODE 0 P. Write (T/s):      31170 --||-- NODE 1 P. Write (T/s):     169205 --|
|-- NODE 0 Memory (MB/s):      142.48 --||-- NODE 1 Memory (MB/s):    16262.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9729.72                --|
            |--                System Write Throughput(MB/s):       6675.20                --|
            |--               System Memory Throughput(MB/s):      16404.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44a5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      32 M      4476    2002 K  2428 K     40 M     0    1140  
 1      99 M      2064      26 M   247 M     27 M     0    1194 K
-----------------------------------------------------------------------
 *     131 M      6540      28 M   249 M     67 M     0    1195 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.00        Core1: 153.50        
Core2: 30.34        Core3: 156.08        
Core4: 32.00        Core5: 142.85        
Core6: 38.15        Core7: 139.78        
Core8: 36.16        Core9: 117.27        
Core10: 25.60        Core11: 183.16        
Core12: 26.23        Core13: 186.64        
Core14: 37.03        Core15: 187.13        
Core16: 28.74        Core17: 16.38        
Core18: 37.73        Core19: 94.42        
Core20: 22.32        Core21: 142.00        
Core22: 39.46        Core23: 16.82        
Core24: 36.51        Core25: 133.80        
Core26: 31.60        Core27: 180.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.05
Socket1: 110.25
DDR read Latency(ns)
Socket0: 28580.30
Socket1: 253.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.54        Core1: 155.90        
Core2: 27.44        Core3: 156.93        
Core4: 27.92        Core5: 147.90        
Core6: 28.42        Core7: 139.16        
Core8: 31.58        Core9: 130.48        
Core10: 31.56        Core11: 185.24        
Core12: 31.77        Core13: 186.70        
Core14: 14.13        Core15: 187.16        
Core16: 24.69        Core17: 16.53        
Core18: 24.86        Core19: 96.11        
Core20: 18.49        Core21: 140.10        
Core22: 27.28        Core23: 16.88        
Core24: 29.35        Core25: 131.73        
Core26: 29.53        Core27: 182.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 111.57
DDR read Latency(ns)
Socket0: 29405.89
Socket1: 259.71
irq_total: 245688.327908142
cpu_total: 45.84
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 1.26
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 80.72
cpu_8: 2.26
cpu_9: 15.29
cpu_10: 1.99
cpu_11: 100.00
cpu_12: 1.60
cpu_13: 99.73
cpu_14: 1.00
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 98.01
cpu_18: 0.80
cpu_19: 100.00
cpu_20: 0.86
cpu_21: 86.44
cpu_22: 0.80
cpu_23: 97.94
cpu_24: 0.73
cpu_25: 88.30
cpu_26: 1.46
cpu_27: 100.00
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 699844
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 249129
Total_tx_packets: 948973
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6206274506
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2087634695
Total_tx_bytes: 8293909201
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 275618
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 325155
Total_rx_packets: 600773
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1629069594
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2591063585
Total_rx_bytes_phy: 4220133179
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6209463856
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2090280498
Total_tx_bytes_phy: 8299744354
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1617897003
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2574073502
Total_rx_bytes: 4191970505
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 275626
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 325169
Total_rx_packets_phy: 600795
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 707548
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 275915
Total_tx_packets_phy: 983463


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.25        Core1: 153.35        
Core2: 29.17        Core3: 154.75        
Core4: 30.21        Core5: 144.65        
Core6: 30.01        Core7: 137.39        
Core8: 23.88        Core9: 125.59        
Core10: 24.21        Core11: 179.21        
Core12: 26.10        Core13: 185.64        
Core14: 16.94        Core15: 185.30        
Core16: 27.65        Core17: 15.89        
Core18: 13.36        Core19: 86.59        
Core20: 23.79        Core21: 137.64        
Core22: 21.38        Core23: 15.20        
Core24: 25.47        Core25: 130.84        
Core26: 25.74        Core27: 180.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 107.07
DDR read Latency(ns)
Socket0: 27423.91
Socket1: 257.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.37        Core1: 153.88        
Core2: 30.24        Core3: 156.95        
Core4: 29.69        Core5: 142.93        
Core6: 29.69        Core7: 137.78        
Core8: 29.31        Core9: 129.28        
Core10: 27.82        Core11: 183.56        
Core12: 12.47        Core13: 186.13        
Core14: 26.11        Core15: 186.44        
Core16: 29.19        Core17: 17.72        
Core18: 28.85        Core19: 97.00        
Core20: 27.83        Core21: 140.34        
Core22: 18.21        Core23: 16.04        
Core24: 24.94        Core25: 131.14        
Core26: 25.75        Core27: 179.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 110.74
DDR read Latency(ns)
Socket0: 28704.58
Socket1: 258.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.69        Core1: 153.62        
Core2: 29.16        Core3: 155.93        
Core4: 28.86        Core5: 141.81        
Core6: 30.22        Core7: 138.17        
Core8: 30.29        Core9: 126.76        
Core10: 27.66        Core11: 182.66        
Core12: 34.46        Core13: 186.18        
Core14: 27.36        Core15: 187.03        
Core16: 31.83        Core17: 16.12        
Core18: 26.31        Core19: 95.69        
Core20: 13.94        Core21: 140.29        
Core22: 18.09        Core23: 16.60        
Core24: 23.97        Core25: 132.91        
Core26: 23.37        Core27: 181.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.06
Socket1: 109.54
DDR read Latency(ns)
Socket0: 29542.12
Socket1: 257.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.29        Core1: 153.53        
Core2: 36.18        Core3: 154.81        
Core4: 29.97        Core5: 138.15        
Core6: 30.65        Core7: 139.47        
Core8: 29.94        Core9: 127.72        
Core10: 28.96        Core11: 182.60        
Core12: 36.18        Core13: 176.76        
Core14: 38.00        Core15: 186.04        
Core16: 39.97        Core17: 16.37        
Core18: 38.28        Core19: 92.98        
Core20: 17.49        Core21: 139.26        
Core22: 30.13        Core23: 16.26        
Core24: 27.13        Core25: 132.79        
Core26: 28.85        Core27: 177.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 108.50
DDR read Latency(ns)
Socket0: 28950.54
Socket1: 257.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18213
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416313102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416339002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208178769; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208178769; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208291515; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208291515; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006889200; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4220743; Consumed Joules: 257.61; Watts: 42.90; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702415; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14416376354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416384410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208326630; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208326630; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208218772; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208218772; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006049690; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7478498; Consumed Joules: 456.45; Watts: 76.01; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1724061; Consumed DRAM Joules: 26.38; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 485a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.97   0.02    0.67     138 K    884 K    0.84    0.14    0.00    0.01     2464        5        2     70
   1    1     0.08   0.06   1.20    1.20      36 M     45 M    0.20    0.30    0.05    0.06     3192     3913       16     55
   2    0     0.00   0.43   0.00    0.60      31 K    243 K    0.87    0.14    0.00    0.02      336        0        1     69
   3    1     0.09   0.07   1.20    1.20      34 M     43 M    0.21    0.32    0.04    0.05     2408     2814        7     55
   4    0     0.00   0.59   0.00    0.60      21 K    178 K    0.88    0.27    0.00    0.01      392        0        1     70
   5    1     0.06   0.05   1.20    1.20      37 M     46 M    0.21    0.30    0.06    0.08     3304     3736        8     55
   6    0     0.00   0.43   0.00    0.60      78 K    414 K    0.81    0.16    0.00    0.02     2016        7        1     69
   7    1     0.05   0.05   0.98    1.20      26 M     34 M    0.25    0.25    0.06    0.07     1176     2068      111     54
   8    0     0.03   1.47   0.02    0.97      53 K    525 K    0.90    0.49    0.00    0.00     5376        8        1     68
   9    1     0.05   0.35   0.14    0.61    1588 K   2477 K    0.36    0.25    0.00    0.01        0       34        7     56
  10    0     0.03   1.47   0.02    0.97      53 K    517 K    0.90    0.49    0.00    0.00     5152       10        3     68
  11    1     0.08   0.07   1.20    1.20      39 M     47 M    0.17    0.26    0.05    0.06     1232     3125       72     53
  12    0     0.05   1.46   0.03    1.04      60 K    658 K    0.91    0.57    0.00    0.00     6720       12        1     69
  13    1     0.05   0.04   1.20    1.20      42 M     50 M    0.16    0.23    0.09    0.11     1512     3034        6     54
  14    0     0.00   0.68   0.00    0.60      23 K    209 K    0.89    0.32    0.00    0.01      672        1        0     69
  15    1     0.05   0.04   1.20    1.20      41 M     49 M    0.15    0.24    0.08    0.10     1904     3298       55     54
  16    0     0.01   0.58   0.01    0.60      82 K    790 K    0.90    0.19    0.00    0.01      560        2        3     70
  17    1     0.17   0.14   1.18    1.20      16 M     40 M    0.59    0.62    0.01    0.02     4256     3431        6     54
  18    0     0.01   0.43   0.02    0.60     190 K   1903 K    0.90    0.06    0.00    0.03      504        8        4     70
  19    1     0.11   0.09   1.20    1.20      26 M     41 M    0.35    0.44    0.02    0.04     2352     2109       16     55
  20    0     0.00   0.50   0.01    0.60      82 K    849 K    0.90    0.13    0.00    0.02      616        3        1     70
  21    1     0.08   0.08   1.04    1.20      27 M     35 M    0.25    0.28    0.03    0.04     1960     2323        2     55
  22    0     0.00   0.53   0.01    0.60      62 K    647 K    0.90    0.13    0.00    0.02      392        1        1     70
  23    1     0.17   0.14   1.17    1.20      15 M     42 M    0.63    0.61    0.01    0.03     4200     3547        5     55
  24    0     0.00   0.50   0.00    0.60      27 K    267 K    0.90    0.19    0.00    0.01      336        2        1     70
  25    1     0.09   0.08   1.08    1.20      26 M     35 M    0.25    0.33    0.03    0.04     2632     2246       52     55
  26    0     0.00   0.72   0.00    0.60      25 K    192 K    0.87    0.26    0.00    0.01     3192        4        1     70
  27    1     0.08   0.07   1.20    1.20      37 M     45 M    0.17    0.26    0.04    0.05     1624     3091       16     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.75     930 K   8281 K    0.89    0.26    0.00    0.01    28728       63       21     61
 SKT    1     0.09   0.08   1.09    1.19     409 M    562 M    0.27    0.37    0.03    0.05    31752    38769      379     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     410 M    570 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.38 %

 C1 core residency: 7.28 %; C3 core residency: 0.40 %; C6 core residency: 45.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   13%    13%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.23     215.97       8.99         265.53
 SKT   1    48.39    33.24     383.56      22.06         571.69
---------------------------------------------------------------------------------------------------------------
       *    48.88    33.47     599.53      31.05         571.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a3b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9565.20 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6678.98 --|
|-- Mem Ch  2: Reads (MB/s):   102.57 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.82 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   102.57 --||-- NODE 1 Mem Read (MB/s) :  9565.20 --|
|-- NODE 0 Mem Write(MB/s) :    44.82 --||-- NODE 1 Mem Write(MB/s) :  6678.98 --|
|-- NODE 0 P. Write (T/s):      31204 --||-- NODE 1 P. Write (T/s):     166545 --|
|-- NODE 0 Memory (MB/s):      147.39 --||-- NODE 1 Memory (MB/s):    16244.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9667.77                --|
            |--                System Write Throughput(MB/s):       6723.80                --|
            |--               System Memory Throughput(MB/s):      16391.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b70
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      32 M      3996    2578 K  1976 K     39 M   144    1152  
 1     112 M      1272      28 M   241 M     24 M    12    1119 K
-----------------------------------------------------------------------
 *     145 M      5268      31 M   243 M     64 M   156    1120 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.69        Core1: 151.33        
Core2: 29.80        Core3: 151.92        
Core4: 30.43        Core5: 145.86        
Core6: 33.05        Core7: 145.72        
Core8: 29.04        Core9: 112.36        
Core10: 29.57        Core11: 181.01        
Core12: 19.51        Core13: 179.74        
Core14: 27.91        Core15: 175.96        
Core16: 25.10        Core17: 16.41        
Core18: 13.56        Core19: 20.81        
Core20: 23.24        Core21: 132.07        
Core22: 26.52        Core23: 35.23        
Core24: 25.68        Core25: 130.58        
Core26: 30.04        Core27: 167.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 102.50
DDR read Latency(ns)
Socket0: 26629.34
Socket1: 255.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.57        Core1: 153.42        
Core2: 30.49        Core3: 153.13        
Core4: 30.13        Core5: 145.38        
Core6: 32.23        Core7: 147.25        
Core8: 30.90        Core9: 112.62        
Core10: 28.64        Core11: 181.33        
Core12: 26.53        Core13: 180.42        
Core14: 13.08        Core15: 173.37        
Core16: 23.66        Core17: 14.73        
Core18: 18.89        Core19: 23.02        
Core20: 21.91        Core21: 137.22        
Core22: 24.91        Core23: 36.31        
Core24: 23.77        Core25: 132.08        
Core26: 23.31        Core27: 165.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.67
Socket1: 102.75
DDR read Latency(ns)
Socket0: 27638.33
Socket1: 257.46
irq_total: 263113.201386814
cpu_total: 45.41
cpu_0: 2.06
cpu_1: 100.00
cpu_2: 1.26
cpu_3: 100.00
cpu_4: 0.60
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 71.21
cpu_8: 0.86
cpu_9: 19.15
cpu_10: 1.73
cpu_11: 100.00
cpu_12: 2.93
cpu_13: 100.00
cpu_14: 1.60
cpu_15: 100.00
cpu_16: 1.13
cpu_17: 97.27
cpu_18: 1.13
cpu_19: 99.07
cpu_20: 0.53
cpu_21: 88.56
cpu_22: 0.86
cpu_23: 99.80
cpu_24: 1.06
cpu_25: 78.52
cpu_26: 1.46
cpu_27: 100.00
enp130s0f0_tx_bytes: 4
enp130s0f1_tx_bytes: 6377555824
enp4s0f0_tx_bytes: 4
enp4s0f1_tx_bytes: 2081282268
Total_tx_bytes: 8458838100
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 260979
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 330998
Total_rx_packets: 591977
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 260998
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 331009
Total_rx_packets_phy: 592007
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 718997
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 249013
Total_tx_packets: 968010
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1634387987
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2509396707
Total_rx_bytes: 4143784694
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 727376
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 275837
Total_tx_packets_phy: 1003213
enp130s0f0_tx_bytes_phy: 4
enp130s0f1_tx_bytes_phy: 6380480345
enp4s0f0_tx_bytes_phy: 4
enp4s0f1_tx_bytes_phy: 2083956907
Total_tx_bytes_phy: 8464437260
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1645601162
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2526088967
Total_rx_bytes_phy: 4171690129


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.44        Core1: 149.97        
Core2: 30.20        Core3: 156.03        
Core4: 30.46        Core5: 148.28        
Core6: 31.39        Core7: 144.59        
Core8: 40.94        Core9: 112.58        
Core10: 16.27        Core11: 183.37        
Core12: 29.30        Core13: 181.44        
Core14: 30.27        Core15: 179.12        
Core16: 23.86        Core17: 15.88        
Core18: 26.40        Core19: 20.32        
Core20: 24.88        Core21: 135.53        
Core22: 39.77        Core23: 47.44        
Core24: 38.61        Core25: 132.77        
Core26: 37.51        Core27: 169.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 105.34
DDR read Latency(ns)
Socket0: 27527.23
Socket1: 257.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.34        Core1: 151.40        
Core2: 31.35        Core3: 155.12        
Core4: 30.63        Core5: 147.55        
Core6: 29.90        Core7: 146.30        
Core8: 34.94        Core9: 113.84        
Core10: 31.89        Core11: 181.60        
Core12: 23.07        Core13: 180.42        
Core14: 32.80        Core15: 176.57        
Core16: 13.97        Core17: 16.76        
Core18: 17.94        Core19: 19.38        
Core20: 31.30        Core21: 133.64        
Core22: 27.49        Core23: 42.69        
Core24: 25.18        Core25: 132.35        
Core26: 26.37        Core27: 169.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 104.38
DDR read Latency(ns)
Socket0: 27697.62
Socket1: 254.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 154.57        
Core2: 31.03        Core3: 156.42        
Core4: 30.96        Core5: 148.84        
Core6: 31.05        Core7: 148.08        
Core8: 29.52        Core9: 115.59        
Core10: 28.16        Core11: 181.12        
Core12: 25.59        Core13: 180.48        
Core14: 26.24        Core15: 176.37        
Core16: 14.53        Core17: 15.42        
Core18: 22.81        Core19: 20.31        
Core20: 25.89        Core21: 137.89        
Core22: 24.15        Core23: 52.08        
Core24: 21.96        Core25: 132.50        
Core26: 29.03        Core27: 170.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 105.81
DDR read Latency(ns)
Socket0: 27780.40
Socket1: 254.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.36        Core1: 150.93        
Core2: 28.41        Core3: 153.53        
Core4: 31.79        Core5: 146.11        
Core6: 31.19        Core7: 143.21        
Core8: 29.71        Core9: 115.76        
Core10: 29.05        Core11: 180.61        
Core12: 30.39        Core13: 181.32        
Core14: 13.71        Core15: 176.71        
Core16: 17.52        Core17: 16.24        
Core18: 23.90        Core19: 21.33        
Core20: 27.22        Core21: 132.48        
Core22: 27.38        Core23: 42.46        
Core24: 26.41        Core25: 131.31        
Core26: 29.51        Core27: 170.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 104.41
DDR read Latency(ns)
Socket0: 28001.28
Socket1: 258.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19927
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14432350434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14432369806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216190621; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216190621; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216314477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216314477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013578728; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4221231; Consumed Joules: 257.64; Watts: 42.90; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702108; Consumed DRAM Joules: 10.74; DRAM Watts: 1.79
S1P0; QPIClocks: 14432419570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432429706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216320959; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216320959; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216227209; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216227209; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010987596; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7481274; Consumed Joules: 456.62; Watts: 76.03; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1728856; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f0d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     145 K    879 K    0.83    0.09    0.00    0.02     3080        2        2     70
   1    1     0.07   0.06   1.20    1.20      36 M     46 M    0.21    0.29    0.05    0.06     2632     4038       15     55
   2    0     0.00   0.41   0.00    0.60      39 K    215 K    0.82    0.14    0.00    0.02      560        3        0     69
   3    1     0.07   0.06   1.20    1.20      36 M     45 M    0.20    0.29    0.05    0.07     1904     3762        8     55
   4    0     0.00   0.45   0.00    0.60      14 K    139 K    0.90    0.24    0.00    0.01      784        0        1     70
   5    1     0.07   0.05   1.20    1.20      37 M     47 M    0.21    0.31    0.06    0.07     3192     4858       14     55
   6    0     0.00   0.44   0.00    0.60    7953      112 K    0.93    0.24    0.00    0.01      616        2        1     69
   7    1     0.04   0.05   0.86    1.20      24 M     31 M    0.23    0.24    0.06    0.08      616     2878      106     55
   8    0     0.04   1.41   0.03    1.02      41 K    555 K    0.92    0.58    0.00    0.00     5040        6        2     69
   9    1     0.07   0.37   0.18    0.61    1943 K   3080 K    0.37    0.31    0.00    0.00       56       77       11     56
  10    0     0.04   1.34   0.03    0.92      81 K    818 K    0.90    0.50    0.00    0.00     8960       14        2     68
  11    1     0.07   0.06   1.20    1.20      39 M     47 M    0.16    0.26    0.06    0.07     1624     3219       23     54
  12    0     0.02   1.26   0.01    0.71      76 K    693 K    0.89    0.21    0.00    0.00     3024        5        1     70
  13    1     0.06   0.05   1.20    1.20      42 M     50 M    0.15    0.25    0.07    0.08     1680     4615        4     53
  14    0     0.01   0.48   0.01    0.60     162 K   1517 K    0.89    0.13    0.00    0.02      896        4        1     69
  15    1     0.08   0.06   1.20    1.20      38 M     45 M    0.16    0.28    0.05    0.06     1512     3433       95     54
  16    0     0.01   0.89   0.01    0.65      97 K    952 K    0.90    0.17    0.00    0.01      392        2        2     69
  17    1     0.16   0.13   1.17    1.20      17 M     41 M    0.58    0.62    0.01    0.03     5712     5126        1     53
  18    0     0.01   0.44   0.01    0.60     145 K   1410 K    0.90    0.07    0.00    0.02      336        3        2     69
  19    1     0.16   0.13   1.19    1.20      16 M     42 M    0.61    0.60    0.01    0.03     4480     4358        6     55
  20    0     0.02   1.58   0.01    0.74      55 K    560 K    0.90    0.29    0.00    0.00     1848        3        2     70
  21    1     0.09   0.08   1.08    1.20      28 M     38 M    0.26    0.30    0.03    0.04     2464     3779        3     54
  22    0     0.00   0.73   0.01    0.60      26 K    249 K    0.89    0.34    0.00    0.01      616        1        0     71
  23    1     0.13   0.11   1.20    1.20      20 M     38 M    0.48    0.54    0.02    0.03     4816     3713       10     55
  24    0     0.00   0.69   0.00    0.60      22 K    184 K    0.88    0.35    0.00    0.01      112        0        0     70
  25    1     0.08   0.08   0.97    1.20      24 M     32 M    0.25    0.32    0.03    0.04     1456     3047        5     54
  26    0     0.00   0.76   0.00    0.60      22 K    183 K    0.87    0.31    0.00    0.01     2240        2        0     70
  27    1     0.09   0.07   1.20    1.20      38 M     47 M    0.18    0.30    0.04    0.05     1400     3085        3     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.73     938 K   8474 K    0.89    0.27    0.00    0.01    28504       47       15     61
 SKT    1     0.09   0.08   1.07    1.19     403 M    557 M    0.28    0.39    0.03    0.05    33544    49988      304     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.54    1.18     403 M    565 M    0.29    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.05 %

 C1 core residency: 7.56 %; C3 core residency: 0.39 %; C6 core residency: 46.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.26 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   13%    13%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     215.78       8.93         258.33
 SKT   1    47.92    33.43     383.60      22.03         564.78
---------------------------------------------------------------------------------------------------------------
       *    48.43    33.65     599.38      30.96         564.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50e4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9421.58 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6781.45 --|
|-- Mem Ch  2: Reads (MB/s):    86.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    40.01 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    86.80 --||-- NODE 1 Mem Read (MB/s) :  9421.58 --|
|-- NODE 0 Mem Write(MB/s) :    40.01 --||-- NODE 1 Mem Write(MB/s) :  6781.45 --|
|-- NODE 0 P. Write (T/s):      31165 --||-- NODE 1 P. Write (T/s):     163543 --|
|-- NODE 0 Memory (MB/s):      126.80 --||-- NODE 1 Memory (MB/s):    16203.03 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9508.38                --|
            |--                System Write Throughput(MB/s):       6821.46                --|
            |--               System Memory Throughput(MB/s):      16329.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5219
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      31 M      4428    3929 K  3537 K     43 M     0    1272  
 1      99 M      1044      30 M   255 M     25 M    12    1265 K
-----------------------------------------------------------------------
 *     131 M      5472      34 M   259 M     69 M    12    1266 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.32        Core1: 125.08        
Core2: 24.53        Core3: 151.70        
Core4: 19.10        Core5: 148.44        
Core6: 31.63        Core7: 145.06        
Core8: 29.99        Core9: 64.24        
Core10: 28.99        Core11: 177.53        
Core12: 29.80        Core13: 180.00        
Core14: 28.66        Core15: 184.57        
Core16: 32.41        Core17: 16.48        
Core18: 34.02        Core19: 17.62        
Core20: 31.44        Core21: 139.90        
Core22: 33.81        Core23: 49.74        
Core24: 15.92        Core25: 130.81        
Core26: 23.78        Core27: 169.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 102.27
DDR read Latency(ns)
Socket0: 30622.98
Socket1: 253.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.95        Core1: 128.45        
Core2: 26.48        Core3: 156.65        
Core4: 25.28        Core5: 150.92        
Core6: 31.10        Core7: 142.25        
Core8: 29.75        Core9: 65.98        
Core10: 26.11        Core11: 180.75        
Core12: 29.48        Core13: 182.66        
Core14: 23.81        Core15: 187.24        
Core16: 31.54        Core17: 16.26        
Core18: 38.70        Core19: 16.72        
Core20: 32.26        Core21: 142.22        
Core22: 29.31        Core23: 72.55        
Core24: 17.10        Core25: 127.02        
Core26: 14.29        Core27: 173.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.10
Socket1: 106.21
DDR read Latency(ns)
Socket0: 32570.52
Socket1: 258.09
irq_total: 249062.437513661
cpu_total: 44.38
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.40
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 69.61
cpu_8: 1.99
cpu_9: 5.39
cpu_10: 1.13
cpu_11: 100.00
cpu_12: 0.93
cpu_13: 100.00
cpu_14: 1.06
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 99.20
cpu_18: 1.06
cpu_19: 99.60
cpu_20: 0.66
cpu_21: 73.34
cpu_22: 1.20
cpu_23: 100.00
cpu_24: 2.26
cpu_25: 77.79
cpu_26: 2.06
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 724960
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 267091
Total_tx_packets_phy: 992051
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6355593091
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 1963565276
Total_tx_bytes_phy: 8319158367
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1629275943
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2663054302
Total_rx_bytes: 4292330245
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1640143318
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2680752665
Total_rx_bytes_phy: 4320895983
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 263762
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 336650
Total_rx_packets: 600412
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6352632768
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1960727044
Total_tx_bytes: 8313359812
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 263797
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 336666
Total_rx_packets_phy: 600463
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 716649
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 236756
Total_tx_packets: 953405


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 130.87        
Core2: 31.67        Core3: 159.12        
Core4: 22.63        Core5: 149.92        
Core6: 31.25        Core7: 140.67        
Core8: 23.32        Core9: 64.76        
Core10: 25.15        Core11: 183.29        
Core12: 27.41        Core13: 183.45        
Core14: 23.25        Core15: 188.76        
Core16: 25.25        Core17: 15.52        
Core18: 30.75        Core19: 16.82        
Core20: 27.17        Core21: 142.30        
Core22: 26.54        Core23: 82.35        
Core24: 13.54        Core25: 128.12        
Core26: 18.78        Core27: 174.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 107.12
DDR read Latency(ns)
Socket0: 32490.18
Socket1: 260.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 127.69        
Core2: 27.94        Core3: 154.62        
Core4: 23.93        Core5: 147.86        
Core6: 31.26        Core7: 141.29        
Core8: 29.37        Core9: 67.27        
Core10: 25.66        Core11: 180.68        
Core12: 29.04        Core13: 182.82        
Core14: 22.54        Core15: 187.19        
Core16: 34.10        Core17: 15.59        
Core18: 32.53        Core19: 17.65        
Core20: 22.11        Core21: 141.42        
Core22: 30.32        Core23: 65.31        
Core24: 13.49        Core25: 130.14        
Core26: 24.28        Core27: 171.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 104.53
DDR read Latency(ns)
Socket0: 33092.81
Socket1: 260.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.77        Core1: 120.80        
Core2: 31.35        Core3: 155.12        
Core4: 36.24        Core5: 150.72        
Core6: 31.34        Core7: 143.02        
Core8: 29.80        Core9: 63.86        
Core10: 38.07        Core11: 181.51        
Core12: 28.80        Core13: 182.28        
Core14: 28.48        Core15: 187.00        
Core16: 30.24        Core17: 15.86        
Core18: 36.94        Core19: 16.83        
Core20: 35.84        Core21: 137.15        
Core22: 38.08        Core23: 67.15        
Core24: 16.36        Core25: 126.58        
Core26: 35.56        Core27: 170.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 104.20
DDR read Latency(ns)
Socket0: 33303.79
Socket1: 260.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.94        Core1: 127.82        
Core2: 24.87        Core3: 158.84        
Core4: 27.17        Core5: 150.27        
Core6: 31.54        Core7: 145.52        
Core8: 33.49        Core9: 63.69        
Core10: 27.68        Core11: 185.29        
Core12: 29.80        Core13: 183.67        
Core14: 30.12        Core15: 188.49        
Core16: 27.73        Core17: 16.29        
Core18: 26.40        Core19: 16.29        
Core20: 34.49        Core21: 142.37        
Core22: 31.94        Core23: 66.35        
Core24: 14.17        Core25: 129.97        
Core26: 29.87        Core27: 172.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 105.43
DDR read Latency(ns)
Socket0: 34080.27
Socket1: 260.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21634
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14440190294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14440205746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220110433; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220110433; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220233458; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220233458; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016844210; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4230845; Consumed Joules: 258.23; Watts: 42.96; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 694946; Consumed DRAM Joules: 10.63; DRAM Watts: 1.77
S1P0; QPIClocks: 14440254314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14440269206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220280448; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220280448; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220169239; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220169239; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015472015; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7462551; Consumed Joules: 455.48; Watts: 75.77; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1724617; Consumed DRAM Joules: 26.39; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.42   0.01    0.60     141 K    952 K    0.85    0.11    0.00    0.02      896        1        3     70
   1    1     0.07   0.06   1.20    1.20      36 M     48 M    0.24    0.34    0.05    0.07     1904     3713        8     55
   2    0     0.03   1.39   0.02    0.90      69 K    581 K    0.88    0.46    0.00    0.00     4928        9        2     65
   3    1     0.11   0.09   1.20    1.20      34 M     43 M    0.22    0.31    0.03    0.04     1456     3190       19     55
   4    0     0.06   1.56   0.04    1.00      68 K    721 K    0.90    0.56    0.00    0.00     6104        8        2     70
   5    1     0.09   0.08   1.20    1.20      37 M     47 M    0.21    0.30    0.04    0.05     4032     3826       23     55
   6    0     0.00   0.72   0.01    0.60      28 K    228 K    0.87    0.31    0.00    0.01      616       22        0     69
   7    1     0.04   0.05   0.83    1.20      23 M     30 M    0.23    0.24    0.06    0.08     1344     2201       84     54
   8    0     0.00   0.74   0.01    0.60      29 K    245 K    0.88    0.34    0.00    0.01      448        1        0     68
   9    1     0.03   0.35   0.08    0.60     789 K   1975 K    0.60    0.12    0.00    0.01        0       66        5     55
  10    0     0.00   0.72   0.00    0.60      26 K    215 K    0.88    0.33    0.00    0.01      616        6        1     68
  11    1     0.08   0.06   1.20    1.20      40 M     48 M    0.16    0.25    0.05    0.06     1400     3331       23     54
  12    0     0.00   0.62   0.00    0.60      22 K    173 K    0.87    0.31    0.00    0.01      672        0        1     69
  13    1     0.05   0.04   1.20    1.20      45 M     53 M    0.15    0.22    0.09    0.11     2128     4150        8     53
  14    0     0.00   0.66   0.00    0.60      20 K    146 K    0.86    0.24    0.00    0.01     1176        2        0     69
  15    1     0.04   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.11    0.13     2576     4182       44     53
  16    0     0.00   0.31   0.00    0.60    8052       93 K    0.91    0.15    0.00    0.02      168        0        0     70
  17    1     0.19   0.16   1.19    1.20      13 M     40 M    0.66    0.64    0.01    0.02     4424     3626       24     54
  18    0     0.00   0.30   0.00    0.60      12 K    137 K    0.91    0.19    0.00    0.01      840        1        0     70
  19    1     0.19   0.16   1.20    1.20      14 M     40 M    0.64    0.63    0.01    0.02     3192     3521       13     55
  20    0     0.01   1.69   0.01    0.75      24 K    179 K    0.86    0.33    0.00    0.00     2184        4        1     70
  21    1     0.05   0.06   0.88    1.20      24 M     31 M    0.24    0.26    0.05    0.06     1064     2761        2     55
  22    0     0.01   0.42   0.02    0.60     199 K   1971 K    0.90    0.06    0.00    0.03      504        4        3     70
  23    1     0.14   0.12   1.20    1.20      23 M     40 M    0.44    0.50    0.02    0.03     3472     2508      100     55
  24    0     0.00   0.42   0.01    0.60     156 K   1155 K    0.86    0.10    0.00    0.02     2632        8        4     70
  25    1     0.08   0.08   0.96    1.20      25 M     33 M    0.25    0.33    0.03    0.04     2464     2532        2     55
  26    0     0.03   1.34   0.02    0.95      73 K    758 K    0.90    0.39    0.00    0.00     5936        9        3     70
  27    1     0.07   0.06   1.20    1.20      40 M     49 M    0.17    0.27    0.06    0.07     3080     3964        6     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.75     881 K   7559 K    0.88    0.28    0.00    0.00    27720       75       20     62
 SKT    1     0.09   0.08   1.05    1.19     405 M    564 M    0.28    0.38    0.03    0.05    32536    43571      361     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.53    1.19     406 M    571 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.80 %

 C1 core residency: 7.98 %; C3 core residency: 0.51 %; C6 core residency: 46.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.43     0.20     218.07       8.96         261.70
 SKT   1    47.63    34.45     385.89      22.26         560.24
---------------------------------------------------------------------------------------------------------------
       *    48.06    34.66     603.96      31.22         560.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5799
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9429.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6775.16 --|
|-- Mem Ch  2: Reads (MB/s):    92.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    39.35 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    92.13 --||-- NODE 1 Mem Read (MB/s) :  9429.52 --|
|-- NODE 0 Mem Write(MB/s) :    39.35 --||-- NODE 1 Mem Write(MB/s) :  6775.16 --|
|-- NODE 0 P. Write (T/s):      31213 --||-- NODE 1 P. Write (T/s):     163393 --|
|-- NODE 0 Memory (MB/s):      131.48 --||-- NODE 1 Memory (MB/s):    16204.69 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9521.65                --|
            |--                System Write Throughput(MB/s):       6814.52                --|
            |--               System Memory Throughput(MB/s):      16336.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58cf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M      6024    3043 K  2063 K     42 M     0    2664  
 1      95 M      1080      25 M   240 M     26 M    12    1169 K
-----------------------------------------------------------------------
 *     128 M      7104      28 M   242 M     68 M    12    1171 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 144.31        
Core2: 34.23        Core3: 155.28        
Core4: 42.06        Core5: 159.11        
Core6: 25.38        Core7: 141.92        
Core8: 30.77        Core9: 82.21        
Core10: 31.38        Core11: 189.22        
Core12: 24.45        Core13: 189.49        
Core14: 25.36        Core15: 181.11        
Core16: 33.60        Core17: 39.49        
Core18: 26.93        Core19: 16.88        
Core20: 32.60        Core21: 146.61        
Core22: 35.44        Core23: 20.62        
Core24: 36.18        Core25: 131.50        
Core26: 39.50        Core27: 177.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 105.26
DDR read Latency(ns)
Socket0: 29363.86
Socket1: 256.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.80        Core1: 143.14        
Core2: 14.82        Core3: 156.00        
Core4: 26.86        Core5: 157.66        
Core6: 30.82        Core7: 143.85        
Core8: 29.48        Core9: 83.33        
Core10: 29.68        Core11: 188.75        
Core12: 27.40        Core13: 189.33        
Core14: 26.66        Core15: 181.46        
Core16: 27.72        Core17: 35.12        
Core18: 35.11        Core19: 18.42        
Core20: 35.15        Core21: 149.02        
Core22: 30.86        Core23: 19.69        
Core24: 24.62        Core25: 132.82        
Core26: 26.59        Core27: 177.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 105.39
DDR read Latency(ns)
Socket0: 29156.27
Socket1: 253.42
irq_total: 247603.511580697
cpu_total: 45.71
cpu_0: 3.39
cpu_1: 100.00
cpu_2: 1.73
cpu_3: 100.00
cpu_4: 1.40
cpu_5: 100.00
cpu_6: 1.66
cpu_7: 80.05
cpu_8: 1.80
cpu_9: 32.71
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 1.00
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 100.00
cpu_18: 0.47
cpu_19: 97.07
cpu_20: 0.20
cpu_21: 71.48
cpu_22: 1.13
cpu_23: 98.14
cpu_24: 1.46
cpu_25: 83.05
cpu_26: 0.93
cpu_27: 100.00
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1600958148
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2697819358
Total_rx_bytes: 4298777506
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 257696
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 341651
Total_rx_packets_phy: 599347
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 726874
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 232371
Total_tx_packets: 959245
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 257673
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 341652
Total_rx_packets: 599325
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6458374314
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1951959897
Total_tx_bytes: 8410334211
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6461380796
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 1955047183
Total_tx_bytes_phy: 8416427979
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1611936677
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2715227459
Total_rx_bytes_phy: 4327164136
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 735031
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 266675
Total_tx_packets_phy: 1001706


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.76        Core1: 141.60        
Core2: 18.42        Core3: 152.63        
Core4: 23.67        Core5: 159.00        
Core6: 30.77        Core7: 143.95        
Core8: 31.38        Core9: 79.69        
Core10: 20.68        Core11: 189.52        
Core12: 29.94        Core13: 188.39        
Core14: 26.02        Core15: 179.83        
Core16: 25.98        Core17: 48.83        
Core18: 24.17        Core19: 17.25        
Core20: 33.93        Core21: 142.50        
Core22: 31.25        Core23: 19.53        
Core24: 25.86        Core25: 132.13        
Core26: 14.27        Core27: 177.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.18
Socket1: 106.34
DDR read Latency(ns)
Socket0: 29707.07
Socket1: 259.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.61        Core1: 144.63        
Core2: 26.63        Core3: 156.29        
Core4: 29.95        Core5: 159.13        
Core6: 15.61        Core7: 146.88        
Core8: 30.91        Core9: 83.35        
Core10: 28.09        Core11: 189.10        
Core12: 29.57        Core13: 189.13        
Core14: 28.42        Core15: 180.36        
Core16: 32.40        Core17: 52.00        
Core18: 25.81        Core19: 17.14        
Core20: 32.99        Core21: 145.32        
Core22: 33.31        Core23: 18.82        
Core24: 25.33        Core25: 132.90        
Core26: 17.61        Core27: 178.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 106.83
DDR read Latency(ns)
Socket0: 30262.10
Socket1: 259.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.07        Core1: 140.22        
Core2: 14.20        Core3: 153.10        
Core4: 22.68        Core5: 158.35        
Core6: 18.53        Core7: 144.01        
Core8: 30.95        Core9: 82.87        
Core10: 29.36        Core11: 189.51        
Core12: 30.03        Core13: 187.65        
Core14: 24.55        Core15: 181.28        
Core16: 29.60        Core17: 51.28        
Core18: 25.21        Core19: 16.92        
Core20: 34.62        Core21: 138.75        
Core22: 34.98        Core23: 20.29        
Core24: 28.78        Core25: 135.34        
Core26: 28.69        Core27: 177.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 107.12
DDR read Latency(ns)
Socket0: 29627.46
Socket1: 256.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.81        Core1: 137.96        
Core2: 19.20        Core3: 152.66        
Core4: 14.08        Core5: 156.88        
Core6: 24.14        Core7: 143.76        
Core8: 30.69        Core9: 80.86        
Core10: 29.90        Core11: 186.95        
Core12: 24.75        Core13: 186.05        
Core14: 24.55        Core15: 177.20        
Core16: 22.83        Core17: 54.69        
Core18: 29.27        Core19: 17.68        
Core20: 33.18        Core21: 141.84        
Core22: 28.73        Core23: 16.97        
Core24: 26.35        Core25: 129.77        
Core26: 26.32        Core27: 175.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 104.76
DDR read Latency(ns)
Socket0: 28509.35
Socket1: 254.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23369
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14434053086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14434080478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217049232; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217049232; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217170727; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217170727; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014302021; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4227640; Consumed Joules: 258.03; Watts: 42.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702125; Consumed DRAM Joules: 10.74; DRAM Watts: 1.79
S1P0; QPIClocks: 14434146426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434158478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217195641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217195641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217096211; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217096211; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010386724; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7496218; Consumed Joules: 457.53; Watts: 76.13; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1725690; Consumed DRAM Joules: 26.40; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c7e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.33   0.01    0.60     124 K    872 K    0.86    0.09    0.00    0.02     3640        6        1     70
   1    1     0.06   0.05   1.20    1.20      36 M     46 M    0.21    0.30    0.06    0.07     2520     4350        8     55
   2    0     0.00   0.49   0.01    0.60      71 K    457 K    0.84    0.17    0.00    0.01     2016        4        1     69
   3    1     0.10   0.08   1.20    1.20      32 M     41 M    0.22    0.32    0.03    0.04      952     3057       17     55
   4    0     0.03   1.47   0.02    0.91      42 K    437 K    0.90    0.53    0.00    0.00     7224        8        2     69
   5    1     0.09   0.07   1.20    1.20      34 M     43 M    0.21    0.30    0.04    0.05     2856     3813       22     55
   6    0     0.07   1.56   0.05    1.02      62 K    883 K    0.93    0.58    0.00    0.00     8568       17        3     69
   7    1     0.06   0.07   0.96    1.20      25 M     33 M    0.23    0.26    0.04    0.05     1288     2795       99     54
   8    0     0.01   0.81   0.01    0.60      38 K    280 K    0.86    0.37    0.00    0.01      280        1        0     68
   9    1     0.12   0.33   0.35    0.84    2956 K   5544 K    0.47    0.40    0.00    0.00       56      155        5     56
  10    0     0.00   0.61   0.00    0.60      21 K    197 K    0.89    0.32    0.00    0.01      616        5        0     68
  11    1     0.04   0.03   1.20    1.20      43 M     50 M    0.15    0.22    0.10    0.12     1568     3920       32     53
  12    0     0.00   0.70   0.00    0.60      23 K    206 K    0.89    0.32    0.00    0.01      504        1        0     70
  13    1     0.04   0.03   1.20    1.20      44 M     51 M    0.15    0.19    0.11    0.13     2408     5197        5     53
  14    0     0.01   1.41   0.01    0.70      40 K    361 K    0.89    0.28    0.00    0.00      784        1        0     69
  15    1     0.07   0.06   1.20    1.20      39 M     47 M    0.17    0.27    0.06    0.07     2128     3473       34     53
  16    0     0.00   0.45   0.00    0.60      34 K    319 K    0.89    0.17    0.00    0.02      224        0        1     69
  17    1     0.14   0.12   1.20    1.20      20 M     37 M    0.46    0.54    0.01    0.03     3752     3344        6     54
  18    0     0.00   0.66   0.00    0.60      31 K    249 K    0.88    0.21    0.00    0.01     1288        2        0     70
  19    1     0.15   0.13   1.16    1.20      16 M     41 M    0.61    0.62    0.01    0.03     4256     4403        4     55
  20    0     0.01   0.41   0.02    0.60     247 K   2254 K    0.89    0.08    0.00    0.03      280        0        7     70
  21    1     0.04   0.05   0.87    1.20      24 M     31 M    0.24    0.24    0.06    0.08     3080     3230        1     55
  22    0     0.00   0.42   0.01    0.60      97 K    947 K    0.90    0.07    0.00    0.02      392        1        1     71
  23    1     0.15   0.13   1.18    1.20      15 M     39 M    0.61    0.61    0.01    0.03     4872     4182       54     55
  24    0     0.00   0.42   0.00    0.60      36 K    366 K    0.90    0.10    0.00    0.02      784        3        0     71
  25    1     0.09   0.08   1.02    1.20      25 M     33 M    0.25    0.33    0.03    0.04     1792     2893        1     54
  26    0     0.00   0.39   0.00    0.60      27 K    212 K    0.87    0.17    0.00    0.02     1736        3        0     70
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.16    0.27    0.08    0.09     1736     3508        0     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.73     899 K   8048 K    0.89    0.26    0.00    0.01    28336       52       15     61
 SKT    1     0.09   0.08   1.08    1.19     400 M    552 M    0.28    0.38    0.03    0.05    33264    48320      288     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     401 M    560 M    0.28    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.28 %

 C1 core residency: 7.50 %; C3 core residency: 0.50 %; C6 core residency: 45.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.23 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.46     0.20     216.29       8.95         258.38
 SKT   1    47.09    33.95     383.93      22.04         565.06
---------------------------------------------------------------------------------------------------------------
       *    47.55    34.15     600.22      30.99         564.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e56
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9606.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6675.16 --|
|-- Mem Ch  2: Reads (MB/s):    92.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    37.95 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    92.19 --||-- NODE 1 Mem Read (MB/s) :  9606.66 --|
|-- NODE 0 Mem Write(MB/s) :    37.95 --||-- NODE 1 Mem Write(MB/s) :  6675.16 --|
|-- NODE 0 P. Write (T/s):      31177 --||-- NODE 1 P. Write (T/s):     170704 --|
|-- NODE 0 Memory (MB/s):      130.13 --||-- NODE 1 Memory (MB/s):    16281.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9698.84                --|
            |--                System Write Throughput(MB/s):       6713.11                --|
            |--               System Memory Throughput(MB/s):      16411.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f8b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M      7356    2660 K  4287 K     44 M     0     792  
 1      87 M      1452      29 M   226 M     25 M    12    1038 K
-----------------------------------------------------------------------
 *     121 M      8808      31 M   231 M     70 M    12    1039 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.78        Core1: 157.30        
Core2: 27.81        Core3: 161.92        
Core4: 27.49        Core5: 160.32        
Core6: 17.38        Core7: 138.67        
Core8: 30.45        Core9: 103.06        
Core10: 24.87        Core11: 196.59        
Core12: 14.26        Core13: 190.83        
Core14: 25.35        Core15: 194.95        
Core16: 26.13        Core17: 14.53        
Core18: 30.04        Core19: 101.50        
Core20: 30.11        Core21: 137.70        
Core22: 30.37        Core23: 18.03        
Core24: 31.34        Core25: 131.44        
Core26: 31.55        Core27: 184.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 114.98
DDR read Latency(ns)
Socket0: 28844.62
Socket1: 259.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 157.06        
Core2: 33.73        Core3: 161.24        
Core4: 27.54        Core5: 158.93        
Core6: 13.59        Core7: 140.33        
Core8: 26.11        Core9: 103.84        
Core10: 24.95        Core11: 197.19        
Core12: 17.05        Core13: 192.21        
Core14: 23.94        Core15: 194.70        
Core16: 25.49        Core17: 14.27        
Core18: 24.79        Core19: 94.43        
Core20: 30.26        Core21: 135.33        
Core22: 30.39        Core23: 18.20        
Core24: 28.48        Core25: 130.69        
Core26: 30.12        Core27: 185.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 113.74
DDR read Latency(ns)
Socket0: 29993.87
Socket1: 258.86
irq_total: 239182.511153835
cpu_total: 45.65
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 0.86
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 4.52
cpu_7: 74.65
cpu_8: 1.73
cpu_9: 8.72
cpu_10: 0.67
cpu_11: 100.00
cpu_12: 1.20
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 99.33
cpu_18: 0.40
cpu_19: 100.00
cpu_20: 1.06
cpu_21: 89.42
cpu_22: 1.26
cpu_23: 99.27
cpu_24: 0.80
cpu_25: 89.89
cpu_26: 1.00
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 653186
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 276875
Total_tx_packets_phy: 930061
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5712306107
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2054593202
Total_tx_bytes: 7766899309
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 645949
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 246777
Total_tx_packets: 892726
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5715183274
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2057543751
Total_tx_bytes_phy: 7772727025
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1574658447
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2805757466
Total_rx_bytes: 4380415913
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 247538
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 357884
Total_rx_packets: 605422
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 247569
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 357881
Total_rx_packets_phy: 605450
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1585697870
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2824077698
Total_rx_bytes_phy: 4409775568


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.84        Core1: 157.19        
Core2: 36.45        Core3: 161.09        
Core4: 30.12        Core5: 158.84        
Core6: 14.18        Core7: 144.68        
Core8: 29.01        Core9: 102.73        
Core10: 23.21        Core11: 196.41        
Core12: 23.55        Core13: 191.85        
Core14: 23.87        Core15: 194.71        
Core16: 23.30        Core17: 15.12        
Core18: 29.37        Core19: 103.96        
Core20: 29.52        Core21: 137.93        
Core22: 29.24        Core23: 17.98        
Core24: 29.39        Core25: 129.59        
Core26: 27.71        Core27: 184.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 115.42
DDR read Latency(ns)
Socket0: 29065.03
Socket1: 259.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.25        Core1: 154.58        
Core2: 37.08        Core3: 161.84        
Core4: 40.47        Core5: 158.85        
Core6: 27.05        Core7: 145.02        
Core8: 27.49        Core9: 101.83        
Core10: 27.66        Core11: 196.99        
Core12: 38.07        Core13: 191.68        
Core14: 37.28        Core15: 195.03        
Core16: 37.20        Core17: 15.32        
Core18: 35.06        Core19: 111.30        
Core20: 30.10        Core21: 140.61        
Core22: 30.44        Core23: 18.22        
Core24: 30.06        Core25: 130.04        
Core26: 33.26        Core27: 185.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.80
Socket1: 116.53
DDR read Latency(ns)
Socket0: 32093.07
Socket1: 262.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.84        Core1: 154.61        
Core2: 32.07        Core3: 160.90        
Core4: 32.33        Core5: 160.28        
Core6: 17.54        Core7: 143.17        
Core8: 38.63        Core9: 98.06        
Core10: 13.45        Core11: 196.72        
Core12: 24.86        Core13: 192.00        
Core14: 25.53        Core15: 194.28        
Core16: 25.61        Core17: 14.35        
Core18: 26.44        Core19: 104.46        
Core20: 29.72        Core21: 132.32        
Core22: 29.73        Core23: 20.55        
Core24: 29.88        Core25: 130.93        
Core26: 32.53        Core27: 185.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 115.36
DDR read Latency(ns)
Socket0: 30412.55
Socket1: 261.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 155.55        
Core2: 33.57        Core3: 161.94        
Core4: 29.90        Core5: 158.88        
Core6: 13.56        Core7: 145.69        
Core8: 25.57        Core9: 104.90        
Core10: 17.16        Core11: 196.55        
Core12: 25.65        Core13: 190.71        
Core14: 24.54        Core15: 193.60        
Core16: 24.34        Core17: 15.95        
Core18: 30.95        Core19: 106.59        
Core20: 29.67        Core21: 133.86        
Core22: 29.93        Core23: 18.25        
Core24: 26.52        Core25: 130.12        
Core26: 29.38        Core27: 185.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.00
Socket1: 116.29
DDR read Latency(ns)
Socket0: 29141.88
Socket1: 258.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25079
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14454632178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14454650286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227332921; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227332921; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227448311; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227448311; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022873690; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4223556; Consumed Joules: 257.79; Watts: 42.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702857; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14454752706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14454755522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227478803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227478803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227391944; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227391944; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020540401; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7473046; Consumed Joules: 456.12; Watts: 75.88; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1727733; Consumed DRAM Joules: 26.43; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 632c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.01    0.60     117 K    821 K    0.86    0.08    0.00    0.02     2128        2        1     70
   1    1     0.07   0.06   1.20    1.20      36 M     45 M    0.21    0.30    0.05    0.06     1960     3879       16     55
   2    0     0.03   1.33   0.02    0.96      89 K    652 K    0.86    0.43    0.00    0.00     5768        8        3     69
   3    1     0.08   0.07   1.20    1.20      35 M     44 M    0.21    0.29    0.04    0.05     2016     3590       12     55
   4    0     0.03   1.46   0.02    0.92      48 K    524 K    0.91    0.47    0.00    0.00     3640       10        1     70
   5    1     0.07   0.06   1.20    1.20      36 M     45 M    0.20    0.30    0.05    0.06     3080     4066        9     55
   6    0     0.02   1.12   0.02    0.84      65 K    627 K    0.90    0.42    0.00    0.00     5768       20        1     69
   7    1     0.04   0.05   0.91    1.20      24 M     31 M    0.24    0.26    0.06    0.07     2184     3111      124     54
   8    0     0.04   1.64   0.03    0.93      48 K    534 K    0.91    0.52    0.00    0.00     5992        8        3     69
   9    1     0.03   0.34   0.09    0.60     952 K   1734 K    0.45    0.18    0.00    0.01       56       43        0     55
  10    0     0.00   0.58   0.01    0.60      21 K    221 K    0.90    0.32    0.00    0.01      504        3        1     68
  11    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.19    0.13    0.16     1568     3690        6     54
  12    0     0.00   0.57   0.01    0.60      28 K    273 K    0.90    0.29    0.00    0.01      672        1        0     70
  13    1     0.04   0.04   1.20    1.20      42 M     50 M    0.15    0.22    0.10    0.12     2072     4357        9     53
  14    0     0.00   0.62   0.01    0.60      25 K    246 K    0.90    0.34    0.00    0.01      504        1        0     69
  15    1     0.04   0.03   1.20    1.20      42 M     50 M    0.15    0.20    0.11    0.13     2688     4667       36     53
  16    0     0.00   0.56   0.00    0.60      18 K    201 K    0.91    0.31    0.00    0.01      840        2        0     70
  17    1     0.18   0.15   1.19    1.20      16 M     43 M    0.63    0.65    0.01    0.02     4592     4915        8     54
  18    0     0.00   0.68   0.00    0.60      20 K    200 K    0.90    0.31    0.00    0.01     1232        2        0     70
  19    1     0.12   0.10   1.20    1.20      28 M     39 M    0.30    0.39    0.02    0.03     1400     2866       20     55
  20    0     0.01   0.42   0.01    0.60     134 K   1350 K    0.90    0.08    0.00    0.03      336        2        2     70
  21    1     0.09   0.08   1.09    1.20      27 M     37 M    0.25    0.32    0.03    0.04     3304     3552        1     55
  22    0     0.01   0.43   0.01    0.60     131 K   1347 K    0.90    0.07    0.00    0.03      392        2        2     71
  23    1     0.17   0.14   1.19    1.20      14 M     41 M    0.65    0.61    0.01    0.02     5320     4340        5     54
  24    0     0.00   0.41   0.01    0.60      75 K    795 K    0.90    0.07    0.00    0.02      280        2        1     70
  25    1     0.09   0.08   1.09    1.20      26 M     35 M    0.26    0.35    0.03    0.04     1288     3125        9     54
  26    0     0.00   0.39   0.01    0.60      53 K    442 K    0.88    0.11    0.00    0.02     1064        4        1     69
  27    1     0.07   0.06   1.20    1.20      39 M     47 M    0.17    0.26    0.06    0.07     1960     3233        8     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.73     879 K   8241 K    0.89    0.26    0.00    0.01    29120       67       16     61
 SKT    1     0.08   0.07   1.08    1.19     415 M    568 M    0.27    0.37    0.04    0.05    33488    49434      263     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.08   0.55    1.18     416 M    576 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.12 %

 C1 core residency: 7.32 %; C3 core residency: 0.47 %; C6 core residency: 46.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 2.11 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.20     218.17       9.05         279.68
 SKT   1    48.83    33.87     386.80      22.30         581.50
---------------------------------------------------------------------------------------------------------------
       *    49.30    34.07     604.97      31.35         581.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6504
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9717.06 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6621.75 --|
|-- Mem Ch  2: Reads (MB/s):    96.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    42.89 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    96.71 --||-- NODE 1 Mem Read (MB/s) :  9717.06 --|
|-- NODE 0 Mem Write(MB/s) :    42.89 --||-- NODE 1 Mem Write(MB/s) :  6621.75 --|
|-- NODE 0 P. Write (T/s):      31210 --||-- NODE 1 P. Write (T/s):     174330 --|
|-- NODE 0 Memory (MB/s):      139.60 --||-- NODE 1 Memory (MB/s):    16338.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9813.77                --|
            |--                System Write Throughput(MB/s):       6664.64                --|
            |--               System Memory Throughput(MB/s):      16478.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6639
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M      4248    3807 K  2111 K     43 M     0    1320  
 1     102 M      2436      27 M   248 M     26 M     0    1407 K
-----------------------------------------------------------------------
 *     139 M      6684      31 M   250 M     70 M     0    1408 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 147.60        
Core2: 33.04        Core3: 146.65        
Core4: 34.91        Core5: 145.52        
Core6: 27.22        Core7: 124.50        
Core8: 28.86        Core9: 72.75        
Core10: 31.70        Core11: 180.52        
Core12: 33.04        Core13: 183.94        
Core14: 32.41        Core15: 182.18        
Core16: 30.80        Core17: 17.19        
Core18: 29.94        Core19: 104.36        
Core20: 20.94        Core21: 114.47        
Core22: 30.22        Core23: 19.95        
Core24: 30.13        Core25: 117.90        
Core26: 35.06        Core27: 179.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 108.37
DDR read Latency(ns)
Socket0: 28906.01
Socket1: 253.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.28        Core1: 150.48        
Core2: 27.04        Core3: 145.54        
Core4: 13.02        Core5: 145.60        
Core6: 27.92        Core7: 128.27        
Core8: 25.45        Core9: 89.78        
Core10: 24.88        Core11: 183.63        
Core12: 25.88        Core13: 185.16        
Core14: 31.57        Core15: 184.09        
Core16: 30.17        Core17: 17.30        
Core18: 18.24        Core19: 99.18        
Core20: 18.83        Core21: 123.00        
Core22: 29.52        Core23: 18.62        
Core24: 29.08        Core25: 117.54        
Core26: 31.00        Core27: 180.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.71
Socket1: 107.81
DDR read Latency(ns)
Socket0: 30392.97
Socket1: 258.36
irq_total: 255741.555166981
cpu_total: 46.40
cpu_0: 2.73
cpu_1: 100.00
cpu_2: 1.26
cpu_3: 100.00
cpu_4: 2.26
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 94.41
cpu_8: 0.60
cpu_9: 5.12
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 1.13
cpu_15: 100.00
cpu_16: 0.86
cpu_17: 95.87
cpu_18: 0.80
cpu_19: 100.00
cpu_20: 0.86
cpu_21: 98.54
cpu_22: 0.53
cpu_23: 92.28
cpu_24: 1.13
cpu_25: 96.14
cpu_26: 1.40
cpu_27: 100.00
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6378948325
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2352183549
Total_tx_bytes: 8731131874
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 719142
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 279142
Total_tx_packets: 998284
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 726349
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 308386
Total_tx_packets_phy: 1034735
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6382439161
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2355037516
Total_tx_bytes_phy: 8737476677
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1747927983
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2800340778
Total_rx_bytes: 4548268761
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 281332
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 360654
Total_rx_packets: 641986
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 281360
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 360683
Total_rx_packets_phy: 642043
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1759881225
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2819078370
Total_rx_bytes_phy: 4578959595


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.78        Core1: 150.50        
Core2: 33.52        Core3: 148.97        
Core4: 18.14        Core5: 136.75        
Core6: 19.43        Core7: 124.11        
Core8: 13.29        Core9: 82.23        
Core10: 24.68        Core11: 181.31        
Core12: 26.94        Core13: 184.39        
Core14: 22.25        Core15: 181.27        
Core16: 23.41        Core17: 15.75        
Core18: 29.96        Core19: 105.10        
Core20: 29.59        Core21: 126.52        
Core22: 30.76        Core23: 19.34        
Core24: 30.07        Core25: 114.12        
Core26: 31.93        Core27: 180.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.25
Socket1: 107.18
DDR read Latency(ns)
Socket0: 28465.84
Socket1: 258.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 150.32        
Core2: 14.48        Core3: 144.44        
Core4: 27.54        Core5: 145.89        
Core6: 27.87        Core7: 123.41        
Core8: 16.17        Core9: 87.96        
Core10: 25.40        Core11: 178.72        
Core12: 26.45        Core13: 183.00        
Core14: 26.58        Core15: 181.24        
Core16: 23.80        Core17: 18.30        
Core18: 29.17        Core19: 98.57        
Core20: 30.85        Core21: 119.13        
Core22: 32.47        Core23: 19.42        
Core24: 30.30        Core25: 109.31        
Core26: 30.09        Core27: 177.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 107.64
DDR read Latency(ns)
Socket0: 28634.92
Socket1: 255.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 152.27        
Core2: 19.94        Core3: 149.11        
Core4: 24.03        Core5: 147.62        
Core6: 24.60        Core7: 123.09        
Core8: 25.55        Core9: 82.09        
Core10: 25.07        Core11: 182.14        
Core12: 13.10        Core13: 185.81        
Core14: 22.79        Core15: 181.95        
Core16: 27.14        Core17: 16.09        
Core18: 22.84        Core19: 104.14        
Core20: 30.72        Core21: 125.93        
Core22: 30.53        Core23: 18.73        
Core24: 29.21        Core25: 116.21        
Core26: 29.43        Core27: 180.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.21
Socket1: 107.67
DDR read Latency(ns)
Socket0: 29079.59
Socket1: 256.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.87        Core1: 149.07        
Core2: 35.42        Core3: 146.30        
Core4: 36.69        Core5: 138.83        
Core6: 34.38        Core7: 126.49        
Core8: 39.24        Core9: 80.52        
Core10: 35.33        Core11: 180.87        
Core12: 14.74        Core13: 184.65        
Core14: 27.55        Core15: 182.23        
Core16: 27.01        Core17: 15.95        
Core18: 25.40        Core19: 105.41        
Core20: 26.32        Core21: 121.93        
Core22: 35.46        Core23: 18.30        
Core24: 29.31        Core25: 115.08        
Core26: 30.09        Core27: 179.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.09
Socket1: 105.85
DDR read Latency(ns)
Socket0: 29399.77
Socket1: 255.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26805
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14448598558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14448609810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224307200; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224307200; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224431309; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224431309; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020255687; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4233080; Consumed Joules: 258.37; Watts: 43.03; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703521; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14448451678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14448454790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224325149; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224325149; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224238588; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224238588; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012027204; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7536478; Consumed Joules: 459.99; Watts: 76.60; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1724615; Consumed DRAM Joules: 26.39; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69ec
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.35   0.01    0.60     159 K   1025 K    0.84    0.08    0.00    0.02     7336        3        2     70
   1    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.30    0.05    0.07     2408     3724       16     55
   2    0     0.00   0.45   0.01    0.60      63 K    505 K    0.87    0.13    0.00    0.02     2184        4        1     69
   3    1     0.11   0.09   1.20    1.20      34 M     44 M    0.23    0.33    0.03    0.04     1624     3047        4     54
   4    0     0.00   0.46   0.00    0.60      20 K    179 K    0.88    0.23    0.00    0.01     1344        2        0     70
   5    1     0.07   0.06   1.20    1.20      38 M     48 M    0.21    0.29    0.06    0.07     3248     3779       22     54
   6    0     0.00   0.53   0.00    0.60      14 K    139 K    0.90    0.27    0.00    0.01      672        6        0     69
   7    1     0.10   0.09   1.13    1.20      28 M     38 M    0.26    0.35    0.03    0.04     2688     2359      175     54
   8    0     0.00   0.70   0.00    0.60      33 K    163 K    0.80    0.24    0.00    0.01     1400        2        1     69
   9    1     0.03   0.34   0.10    0.60    1187 K   3344 K    0.65    0.13    0.00    0.01      112       54       33     55
  10    0     0.03   1.53   0.02    0.92      37 K    386 K    0.90    0.53    0.00    0.00     5824        8        1     67
  11    1     0.06   0.05   1.20    1.20      42 M     50 M    0.16    0.23    0.07    0.08     1624     3568       26     54
  12    0     0.00   0.52   0.00    0.60      17 K    171 K    0.90    0.27    0.00    0.01      504        0        1     69
  13    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.19    0.15    0.18     2016     4365        0     53
  14    0     0.00   0.42   0.01    0.61      18 K    168 K    0.89    0.26    0.00    0.01      392        1        0     69
  15    1     0.05   0.04   1.20    1.20      42 M     50 M    0.15    0.23    0.08    0.09     1680     3806       25     53
  16    0     0.00   0.57   0.00    0.60      21 K    193 K    0.89    0.30    0.00    0.01      392        0        0     69
  17    1     0.17   0.15   1.16    1.20      15 M     46 M    0.67    0.65    0.01    0.03     4816     3437        1     54
  18    0     0.08   1.65   0.05    1.05      43 K    851 K    0.95    0.61    0.00    0.00     4816        7        2     70
  19    1     0.12   0.10   1.20    1.20      28 M     41 M    0.32    0.40    0.02    0.03     2128     2071       16     55
  20    0     0.00   0.68   0.00    0.60      27 K    221 K    0.88    0.33    0.00    0.01      952        1        1     70
  21    1     0.10   0.09   1.18    1.20      30 M     41 M    0.26    0.31    0.03    0.04     3976     2819       11     54
  22    0     0.00   0.63   0.00    0.60      26 K    231 K    0.89    0.34    0.00    0.01      728        1        1     70
  23    1     0.15   0.13   1.11    1.20      12 M     38 M    0.67    0.61    0.01    0.03     3080     3141        6     55
  24    0     0.00   0.71   0.01    0.60      48 K    307 K    0.84    0.34    0.00    0.01     1064        2        0     70
  25    1     0.12   0.10   1.15    1.20      28 M     39 M    0.28    0.38    0.02    0.03     2744     3074        2     54
  26    0     0.00   0.46   0.01    0.60      20 K    192 K    0.89    0.28    0.00    0.01      504        0        0     70
  27    1     0.05   0.04   1.20    1.20      43 M     51 M    0.16    0.24    0.09    0.11     1736     3305        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.77     551 K   4738 K    0.88    0.37    0.00    0.00    28112       37        9     61
 SKT    1     0.09   0.08   1.10    1.19     430 M    596 M    0.28    0.38    0.03    0.05    33880    42549      339     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.19     431 M    601 M    0.28    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.80 %

 C1 core residency: 5.90 %; C3 core residency: 0.22 %; C6 core residency: 47.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.23 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.21     216.15       8.97         235.75
 SKT   1    48.62    33.19     385.90      22.02         551.01
---------------------------------------------------------------------------------------------------------------
       *    49.09    33.40     602.05      30.99         550.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bc5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9461.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6746.88 --|
|-- Mem Ch  2: Reads (MB/s):    89.65 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    37.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    89.65 --||-- NODE 1 Mem Read (MB/s) :  9461.48 --|
|-- NODE 0 Mem Write(MB/s) :    37.45 --||-- NODE 1 Mem Write(MB/s) :  6746.88 --|
|-- NODE 0 P. Write (T/s):      31169 --||-- NODE 1 P. Write (T/s):     163259 --|
|-- NODE 0 Memory (MB/s):      127.11 --||-- NODE 1 Memory (MB/s):    16208.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9551.13                --|
            |--                System Write Throughput(MB/s):       6784.34                --|
            |--               System Memory Throughput(MB/s):      16335.47                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6cfc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      30 M      4104    2670 K  1563 K     42 M     0    1824  
 1      91 M      1176      25 M   238 M     25 M    12    1077 K
-----------------------------------------------------------------------
 *     122 M      5280      28 M   240 M     67 M    12    1079 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.71        Core1: 154.45        
Core2: 33.12        Core3: 149.84        
Core4: 30.76        Core5: 145.83        
Core6: 14.11        Core7: 143.32        
Core8: 31.32        Core9: 107.12        
Core10: 31.91        Core11: 190.22        
Core12: 25.75        Core13: 188.11        
Core14: 24.20        Core15: 180.16        
Core16: 29.36        Core17: 16.09        
Core18: 29.46        Core19: 39.95        
Core20: 29.15        Core21: 148.06        
Core22: 36.51        Core23: 22.34        
Core24: 31.09        Core25: 128.61        
Core26: 24.72        Core27: 179.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 106.03
DDR read Latency(ns)
Socket0: 29957.26
Socket1: 255.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.01        Core1: 156.01        
Core2: 38.59        Core3: 156.33        
Core4: 38.71        Core5: 148.91        
Core6: 17.46        Core7: 146.21        
Core8: 30.02        Core9: 104.60        
Core10: 30.75        Core11: 191.86        
Core12: 30.43        Core13: 192.60        
Core14: 29.24        Core15: 178.05        
Core16: 30.57        Core17: 16.23        
Core18: 30.16        Core19: 33.67        
Core20: 28.58        Core21: 146.06        
Core22: 34.97        Core23: 26.83        
Core24: 34.23        Core25: 132.30        
Core26: 33.08        Core27: 181.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 107.67
DDR read Latency(ns)
Socket0: 31580.31
Socket1: 259.43
irq_total: 226119.511726953
cpu_total: 44.69
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 1.66
cpu_5: 100.00
cpu_6: 1.40
cpu_7: 71.46
cpu_8: 2.20
cpu_9: 14.37
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 1.00
cpu_13: 99.80
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 99.33
cpu_18: 2.40
cpu_19: 100.00
cpu_20: 0.80
cpu_21: 71.26
cpu_22: 0.33
cpu_23: 99.20
cpu_24: 0.47
cpu_25: 79.77
cpu_26: 0.67
cpu_27: 100.00
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6083864088
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 1990209255
Total_tx_bytes: 8074073343
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 684738
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 240203
Total_tx_packets: 924941
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6087331399
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 1993113322
Total_tx_bytes_phy: 8080444721
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1590186951
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2673974754
Total_rx_bytes: 4264161705
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 258556
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 338169
Total_rx_packets_phy: 596725
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 692651
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 270148
Total_tx_packets_phy: 962799
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1600857240
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2691544217
Total_rx_bytes_phy: 4292401457
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 258546
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 338181
Total_rx_packets: 596727


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 155.77        
Core2: 32.03        Core3: 153.54        
Core4: 29.17        Core5: 148.69        
Core6: 29.29        Core7: 144.20        
Core8: 15.06        Core9: 111.37        
Core10: 30.23        Core11: 191.86        
Core12: 28.91        Core13: 192.10        
Core14: 25.60        Core15: 177.02        
Core16: 31.66        Core17: 16.67        
Core18: 31.81        Core19: 36.57        
Core20: 34.33        Core21: 142.84        
Core22: 34.49        Core23: 22.87        
Core24: 31.06        Core25: 128.45        
Core26: 23.39        Core27: 178.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 107.17
DDR read Latency(ns)
Socket0: 29331.12
Socket1: 258.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.89        Core1: 157.90        
Core2: 13.33        Core3: 155.68        
Core4: 26.15        Core5: 150.43        
Core6: 24.36        Core7: 144.13        
Core8: 16.85        Core9: 107.31        
Core10: 28.30        Core11: 192.57        
Core12: 25.83        Core13: 193.29        
Core14: 28.18        Core15: 180.97        
Core16: 31.99        Core17: 15.50        
Core18: 32.34        Core19: 55.21        
Core20: 31.31        Core21: 147.77        
Core22: 33.26        Core23: 21.16        
Core24: 29.97        Core25: 131.00        
Core26: 30.05        Core27: 184.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.62
Socket1: 108.73
DDR read Latency(ns)
Socket0: 31737.05
Socket1: 260.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 155.00        
Core2: 21.38        Core3: 155.09        
Core4: 37.81        Core5: 148.96        
Core6: 14.35        Core7: 140.97        
Core8: 26.96        Core9: 105.25        
Core10: 28.25        Core11: 191.43        
Core12: 24.91        Core13: 191.27        
Core14: 26.72        Core15: 177.57        
Core16: 30.88        Core17: 16.18        
Core18: 31.78        Core19: 51.02        
Core20: 28.79        Core21: 147.00        
Core22: 30.96        Core23: 21.51        
Core24: 33.64        Core25: 132.72        
Core26: 31.60        Core27: 181.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 108.71
DDR read Latency(ns)
Socket0: 30369.24
Socket1: 260.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.57        Core1: 154.88        
Core2: 15.60        Core3: 154.88        
Core4: 24.56        Core5: 150.20        
Core6: 19.07        Core7: 142.04        
Core8: 25.82        Core9: 106.60        
Core10: 27.30        Core11: 192.34        
Core12: 30.06        Core13: 193.17        
Core14: 28.41        Core15: 181.02        
Core16: 31.22        Core17: 15.27        
Core18: 31.36        Core19: 65.17        
Core20: 31.45        Core21: 150.05        
Core22: 32.91        Core23: 18.86        
Core24: 32.06        Core25: 129.27        
Core26: 28.78        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 109.25
DDR read Latency(ns)
Socket0: 30622.05
Socket1: 260.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28515
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461341590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461364650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230692908; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230692908; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230800010; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230800010; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025641972; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4224598; Consumed Joules: 257.85; Watts: 42.90; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 701127; Consumed DRAM Joules: 10.73; DRAM Watts: 1.78
S1P0; QPIClocks: 14461343294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461353358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230808818; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230808818; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230699492; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230699492; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011955446; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7449774; Consumed Joules: 454.70; Watts: 75.66; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1728604; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7099
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.01    0.60     112 K    794 K    0.86    0.09    0.00    0.02     3248        2        1     69
   1    1     0.08   0.07   1.20    1.20      36 M     46 M    0.21    0.30    0.04    0.06     2016     4162       91     55
   2    0     0.00   0.39   0.01    0.60      51 K    341 K    0.85    0.14    0.00    0.02     1400        2        0     69
   3    1     0.08   0.07   1.20    1.20      34 M     43 M    0.20    0.32    0.04    0.05     2072     3744       12     54
   4    0     0.00   0.42   0.00    0.60      18 K    169 K    0.89    0.22    0.00    0.01      728        1        0     70
   5    1     0.11   0.09   1.20    1.20      34 M     45 M    0.23    0.31    0.03    0.04     2408     4094       14     55
   6    0     0.07   1.68   0.04    1.04      47 K    694 K    0.93    0.58    0.00    0.00     7392        7        2     69
   7    1     0.04   0.05   0.86    1.20      24 M     31 M    0.23    0.25    0.06    0.07     1680     2929       88     55
   8    0     0.00   0.67   0.01    0.60      29 K    228 K    0.87    0.34    0.00    0.01     2464        4        0     69
   9    1     0.04   0.33   0.13    0.61    1563 K   2717 K    0.42    0.29    0.00    0.01      168       52       10     55
  10    0     0.05   1.40   0.03    0.99      65 K    709 K    0.91    0.56    0.00    0.00     6608       13        1     67
  11    1     0.03   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.13    0.15     3976     4400        6     54
  12    0     0.01   0.44   0.01    0.80      24 K    224 K    0.89    0.32    0.00    0.00      280        0        1     70
  13    1     0.03   0.02   1.20    1.20      46 M     54 M    0.15    0.17    0.16    0.19     3024     4460       39     53
  14    0     0.00   0.55   0.00    0.60      19 K    205 K    0.90    0.30    0.00    0.01      448        1        0     69
  15    1     0.08   0.07   1.20    1.20      37 M     45 M    0.17    0.28    0.04    0.05     1064     3076       98     54
  16    0     0.00   0.52   0.00    0.60      17 K    184 K    0.90    0.31    0.00    0.01      504        1        0     70
  17    1     0.17   0.14   1.19    1.20      17 M     42 M    0.58    0.65    0.01    0.02     3248     5110        0     54
  18    0     0.00   0.40   0.01    0.60      83 K    758 K    0.89    0.12    0.00    0.02      112        1        2     70
  19    1     0.14   0.12   1.20    1.20      21 M     37 M    0.42    0.48    0.01    0.03     2352     3102        8     55
  20    0     0.01   0.50   0.01    0.60     101 K    876 K    0.88    0.11    0.00    0.02     1904        4        2     70
  21    1     0.04   0.05   0.85    1.20      24 M     31 M    0.24    0.24    0.06    0.08     1680     3100        2     55
  22    0     0.01   0.39   0.01    0.60     165 K   1448 K    0.89    0.07    0.00    0.03      168        4        3     70
  23    1     0.17   0.14   1.19    1.20      15 M     40 M    0.62    0.61    0.01    0.02     4200     4088       80     55
  24    0     0.00   0.37   0.01    0.61      52 K    484 K    0.89    0.08    0.00    0.02      616        2        0     71
  25    1     0.08   0.08   0.97    1.20      25 M     33 M    0.25    0.33    0.03    0.04     1176     3282        1     55
  26    0     0.00   0.34   0.00    0.60      21 K    147 K    0.85    0.17    0.00    0.01     1008        2        0     69
  27    1     0.06   0.05   1.20    1.20      40 M     48 M    0.16    0.25    0.07    0.08     3304     5387        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.75     813 K   7269 K    0.89    0.28    0.00    0.00    26880       44       12     61
 SKT    1     0.08   0.08   1.06    1.19     407 M    558 M    0.27    0.37    0.03    0.05    32368    50986      456     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.53    1.18     408 M    565 M    0.28    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.14 %

 C1 core residency: 8.54 %; C3 core residency: 0.49 %; C6 core residency: 45.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.45     0.19     215.39       8.92         262.92
 SKT   1    47.23    33.87     380.26      22.02         581.02
---------------------------------------------------------------------------------------------------------------
       *    47.68    34.05     595.65      30.94         580.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7270
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9711.76 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6626.78 --|
|-- Mem Ch  2: Reads (MB/s):    97.50 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    44.12 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    97.50 --||-- NODE 1 Mem Read (MB/s) :  9711.76 --|
|-- NODE 0 Mem Write(MB/s) :    44.12 --||-- NODE 1 Mem Write(MB/s) :  6626.78 --|
|-- NODE 0 P. Write (T/s):      31239 --||-- NODE 1 P. Write (T/s):     173217 --|
|-- NODE 0 Memory (MB/s):      141.61 --||-- NODE 1 Memory (MB/s):    16338.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9809.25                --|
            |--                System Write Throughput(MB/s):       6670.89                --|
            |--               System Memory Throughput(MB/s):      16480.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73a5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M      3324    3094 K  2929 K     42 M     0    1188  
 1      89 M      1620      26 M   221 M     27 M     0    1112 K
-----------------------------------------------------------------------
 *     127 M      4944      29 M   224 M     69 M     0    1113 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.87        Core1: 135.83        
Core2: 29.08        Core3: 157.28        
Core4: 30.23        Core5: 149.83        
Core6: 35.39        Core7: 130.01        
Core8: 23.95        Core9: 89.75        
Core10: 30.51        Core11: 190.71        
Core12: 33.53        Core13: 190.46        
Core14: 32.70        Core15: 179.62        
Core16: 27.81        Core17: 13.11        
Core18: 30.52        Core19: 96.71        
Core20: 30.11        Core21: 134.08        
Core22: 29.59        Core23: 57.45        
Core24: 25.73        Core25: 124.90        
Core26: 36.33        Core27: 183.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 115.70
DDR read Latency(ns)
Socket0: 27279.70
Socket1: 254.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.50        Core1: 143.40        
Core2: 25.86        Core3: 158.16        
Core4: 33.12        Core5: 150.18        
Core6: 24.71        Core7: 134.36        
Core8: 31.28        Core9: 88.02        
Core10: 29.61        Core11: 191.69        
Core12: 13.37        Core13: 192.51        
Core14: 24.06        Core15: 181.28        
Core16: 22.74        Core17: 13.24        
Core18: 29.17        Core19: 89.82        
Core20: 28.77        Core21: 141.74        
Core22: 29.02        Core23: 36.59        
Core24: 30.35        Core25: 123.57        
Core26: 30.59        Core27: 185.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 113.53
DDR read Latency(ns)
Socket0: 28545.48
Socket1: 258.55
irq_total: 254771.632733663
cpu_total: 46.24
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 2.13
cpu_3: 100.00
cpu_4: 1.73
cpu_5: 100.00
cpu_6: 1.60
cpu_7: 84.96
cpu_8: 1.06
cpu_9: 21.22
cpu_10: 1.60
cpu_11: 100.00
cpu_12: 1.33
cpu_13: 100.00
cpu_14: 1.46
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 97.41
cpu_18: 1.20
cpu_19: 100.00
cpu_20: 1.20
cpu_21: 81.50
cpu_22: 0.47
cpu_23: 99.93
cpu_24: 0.33
cpu_25: 92.48
cpu_26: 0.40
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 656530
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 286665
Total_tx_packets_phy: 943195
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 1689954211
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 2739250364
Total_rx_bytes: 4429204575
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 1701438097
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 2757509667
Total_rx_bytes_phy: 4458947764
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 267971
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 349708
Total_rx_packets_phy: 617679
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5728956807
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2156348819
Total_tx_bytes_phy: 7885305626
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 647969
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 257812
Total_tx_packets: 905781
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 267973
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 349705
Total_rx_packets: 617678
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5725790802
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2153593095
Total_tx_bytes: 7879383897


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 131.91        
Core2: 34.61        Core3: 157.10        
Core4: 37.73        Core5: 152.87        
Core6: 24.75        Core7: 128.21        
Core8: 13.31        Core9: 87.63        
Core10: 17.69        Core11: 190.86        
Core12: 17.36        Core13: 191.21        
Core14: 25.37        Core15: 183.63        
Core16: 25.87        Core17: 12.64        
Core18: 28.11        Core19: 61.49        
Core20: 28.56        Core21: 126.22        
Core22: 28.40        Core23: 90.57        
Core24: 28.35        Core25: 126.84        
Core26: 30.15        Core27: 181.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 114.85
DDR read Latency(ns)
Socket0: 26785.85
Socket1: 256.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.14        Core1: 146.04        
Core2: 33.84        Core3: 159.46        
Core4: 30.20        Core5: 157.10        
Core6: 25.60        Core7: 128.34        
Core8: 16.98        Core9: 90.69        
Core10: 13.19        Core11: 193.58        
Core12: 24.51        Core13: 193.28        
Core14: 21.71        Core15: 186.37        
Core16: 36.17        Core17: 13.62        
Core18: 24.20        Core19: 79.88        
Core20: 29.25        Core21: 134.68        
Core22: 29.49        Core23: 38.78        
Core24: 29.95        Core25: 135.27        
Core26: 31.28        Core27: 184.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.92
Socket1: 114.86
DDR read Latency(ns)
Socket0: 29286.44
Socket1: 258.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 143.31        
Core2: 36.85        Core3: 157.51        
Core4: 30.44        Core5: 157.48        
Core6: 28.48        Core7: 129.22        
Core8: 30.70        Core9: 89.08        
Core10: 13.44        Core11: 191.15        
Core12: 25.37        Core13: 192.28        
Core14: 27.32        Core15: 183.93        
Core16: 25.98        Core17: 14.05        
Core18: 34.51        Core19: 102.50        
Core20: 30.18        Core21: 138.10        
Core22: 30.69        Core23: 39.56        
Core24: 29.57        Core25: 129.33        
Core26: 29.86        Core27: 185.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 116.69
DDR read Latency(ns)
Socket0: 30233.37
Socket1: 259.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.84        Core1: 138.07        
Core2: 31.06        Core3: 157.58        
Core4: 32.16        Core5: 152.37        
Core6: 36.16        Core7: 133.98        
Core8: 33.89        Core9: 89.28        
Core10: 21.13        Core11: 189.00        
Core12: 27.02        Core13: 189.14        
Core14: 28.80        Core15: 178.16        
Core16: 25.99        Core17: 13.95        
Core18: 29.38        Core19: 56.07        
Core20: 29.48        Core21: 138.04        
Core22: 24.15        Core23: 49.06        
Core24: 31.19        Core25: 119.93        
Core26: 29.80        Core27: 179.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.45
Socket1: 110.99
DDR read Latency(ns)
Socket0: 28926.92
Socket1: 258.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30230
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14429854946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14429873810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214947320; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214947320; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215049890; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215049890; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012531967; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4223497; Consumed Joules: 257.78; Watts: 42.91; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 700814; Consumed DRAM Joules: 10.72; DRAM Watts: 1.78
S1P0; QPIClocks: 14429910386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429920398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215084064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215084064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214984215; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214984215; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009900775; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7493256; Consumed Joules: 457.35; Watts: 76.12; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1723470; Consumed DRAM Joules: 26.37; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7755
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.37   0.02    0.60     215 K   1542 K    0.86    0.08    0.00    0.02     2296        6        3     70
   1    1     0.06   0.05   1.20    1.20      36 M     47 M    0.22    0.32    0.06    0.07     2800     4178        9     55
   2    0     0.01   0.45   0.02    0.60     249 K   2304 K    0.89    0.08    0.00    0.02      784        2        2     68
   3    1     0.08   0.06   1.20    1.20      35 M     45 M    0.21    0.30    0.05    0.06     1288     3371        3     54
   4    0     0.03   1.29   0.02    0.84      90 K    964 K    0.91    0.34    0.00    0.00     5264        9        2     70
   5    1     0.07   0.06   1.20    1.20      36 M     46 M    0.21    0.29    0.05    0.06     3136     3811       12     55
   6    0     0.00   0.45   0.01    0.60     118 K   1129 K    0.89    0.08    0.00    0.02      616        3        1     69
   7    1     0.07   0.07   1.03    1.20      26 M     35 M    0.26    0.29    0.04    0.05     1624     2599      126     55
   8    0     0.00   0.57   0.01    0.60      32 K    313 K    0.90    0.24    0.00    0.01     1400        5        0     69
   9    1     0.08   0.35   0.22    0.68    1933 K   3779 K    0.49    0.34    0.00    0.00       56      133        2     55
  10    0     0.00   0.54   0.00    0.60      23 K    209 K    0.89    0.26    0.00    0.01      616        7        0     68
  11    1     0.04   0.04   1.20    1.20      43 M     51 M    0.16    0.21    0.10    0.12     2296     3797       24     53
  12    0     0.03   1.44   0.02    0.97      43 K    472 K    0.91    0.51    0.00    0.00     4816        6        1     69
  13    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.19    0.14    0.17     2072     3789       66     53
  14    0     0.00   0.54   0.00    0.60      22 K    204 K    0.89    0.29    0.00    0.01     2520        4        0     69
  15    1     0.07   0.06   1.20    1.20      39 M     47 M    0.17    0.26    0.05    0.06     1848     3221       83     53
  16    0     0.07   1.54   0.05    1.05      67 K    930 K    0.93    0.58    0.00    0.00     7112       11        3     68
  17    1     0.18   0.16   1.18    1.20      15 M     42 M    0.63    0.67    0.01    0.02     4536     4660        1     54
  18    0     0.00   0.61   0.01    0.60      22 K    216 K    0.90    0.32    0.00    0.01      560        1        0     70
  19    1     0.13   0.11   1.20    1.20      24 M     38 M    0.37    0.47    0.02    0.03     2688     2634       18     55
  20    0     0.00   0.62   0.01    0.60      29 K    240 K    0.88    0.32    0.00    0.01      952        0        1     70
  21    1     0.06   0.06   0.98    1.20      25 M     34 M    0.25    0.28    0.04    0.06     2352     2862       19     55
  22    0     0.00   0.55   0.00    0.60      20 K    194 K    0.89    0.30    0.00    0.01      840        1        0     70
  23    1     0.14   0.12   1.20    1.20      22 M     38 M    0.40    0.50    0.02    0.03     2856     3176      232     55
  24    0     0.00   0.69   0.01    0.60      25 K    231 K    0.89    0.31    0.00    0.01     1288        1        1     70
  25    1     0.10   0.09   1.12    1.20      27 M     37 M    0.27    0.35    0.03    0.04     2912     2924       22     54
  26    0     0.00   0.32   0.00    0.60      14 K    164 K    0.91    0.13    0.00    0.02      952        1        0     70
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.16    0.25    0.08    0.10     2016     3439        2     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.75     976 K   9118 K    0.89    0.27    0.00    0.01    30016       57       14     61
 SKT    1     0.08   0.08   1.09    1.19     422 M    570 M    0.26    0.36    0.04    0.05    32480    44594      619     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     423 M    579 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.95 %

 C1 core residency: 6.87 %; C3 core residency: 0.31 %; C6 core residency: 45.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.18 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.22     216.70       8.96         277.99
 SKT   1    48.65    33.14     383.50      22.01         574.52
---------------------------------------------------------------------------------------------------------------
       *    49.14    33.36     600.19      30.97         573.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
