module dataMem
	( input wire clk, WE,
	  input wire [31:0] adress, writeData,
	  output wire [31:0] ReadData);
	  
	 reg [7:0] RAM [255:0]; //256 byte memory
	 
	 assign ReadData = RAM[adress[31:0]];
	 
	 initial begin
		$readmemh("datamemory.txt", RAM);
		#100;
	 end
	 
	 always @(posedge clk)
	 begin
		if(WE == 1'b1)
			RAM[adress[31:0]] <= writeData;
	 end
endmodule 