#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26d9930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d9ac0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x26e5ee0 .functor NOT 1, L_0x27114b0, C4<0>, C4<0>, C4<0>;
L_0x2711240 .functor XOR 1, L_0x27110e0, L_0x27111a0, C4<0>, C4<0>;
L_0x27113a0 .functor XOR 1, L_0x2711240, L_0x2711300, C4<0>, C4<0>;
v0x270d270_0 .net *"_ivl_10", 0 0, L_0x2711300;  1 drivers
v0x270d370_0 .net *"_ivl_12", 0 0, L_0x27113a0;  1 drivers
v0x270d450_0 .net *"_ivl_2", 0 0, L_0x270ff50;  1 drivers
v0x270d510_0 .net *"_ivl_4", 0 0, L_0x27110e0;  1 drivers
v0x270d5f0_0 .net *"_ivl_6", 0 0, L_0x27111a0;  1 drivers
v0x270d720_0 .net *"_ivl_8", 0 0, L_0x2711240;  1 drivers
v0x270d800_0 .net "a", 0 0, v0x270a450_0;  1 drivers
v0x270d8a0_0 .net "b", 0 0, v0x270a4f0_0;  1 drivers
v0x270d940_0 .net "c", 0 0, v0x270a590_0;  1 drivers
v0x270d9e0_0 .var "clk", 0 0;
v0x270da80_0 .net "d", 0 0, v0x270a700_0;  1 drivers
v0x270db20_0 .net "out_dut", 0 0, L_0x2710e70;  1 drivers
v0x270dbc0_0 .net "out_ref", 0 0, L_0x270ea80;  1 drivers
v0x270dc60_0 .var/2u "stats1", 159 0;
v0x270dd00_0 .var/2u "strobe", 0 0;
v0x270dda0_0 .net "tb_match", 0 0, L_0x27114b0;  1 drivers
v0x270de60_0 .net "tb_mismatch", 0 0, L_0x26e5ee0;  1 drivers
v0x270df20_0 .net "wavedrom_enable", 0 0, v0x270a7f0_0;  1 drivers
v0x270dfc0_0 .net "wavedrom_title", 511 0, v0x270a890_0;  1 drivers
L_0x270ff50 .concat [ 1 0 0 0], L_0x270ea80;
L_0x27110e0 .concat [ 1 0 0 0], L_0x270ea80;
L_0x27111a0 .concat [ 1 0 0 0], L_0x2710e70;
L_0x2711300 .concat [ 1 0 0 0], L_0x270ea80;
L_0x27114b0 .cmp/eeq 1, L_0x270ff50, L_0x27113a0;
S_0x26d9c50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x26d9ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26da3d0 .functor NOT 1, v0x270a590_0, C4<0>, C4<0>, C4<0>;
L_0x26e67a0 .functor NOT 1, v0x270a4f0_0, C4<0>, C4<0>, C4<0>;
L_0x270e1d0 .functor AND 1, L_0x26da3d0, L_0x26e67a0, C4<1>, C4<1>;
L_0x270e270 .functor NOT 1, v0x270a700_0, C4<0>, C4<0>, C4<0>;
L_0x270e3a0 .functor NOT 1, v0x270a450_0, C4<0>, C4<0>, C4<0>;
L_0x270e4a0 .functor AND 1, L_0x270e270, L_0x270e3a0, C4<1>, C4<1>;
L_0x270e580 .functor OR 1, L_0x270e1d0, L_0x270e4a0, C4<0>, C4<0>;
L_0x270e640 .functor AND 1, v0x270a450_0, v0x270a590_0, C4<1>, C4<1>;
L_0x270e700 .functor AND 1, L_0x270e640, v0x270a700_0, C4<1>, C4<1>;
L_0x270e7c0 .functor OR 1, L_0x270e580, L_0x270e700, C4<0>, C4<0>;
L_0x270e930 .functor AND 1, v0x270a4f0_0, v0x270a590_0, C4<1>, C4<1>;
L_0x270e9a0 .functor AND 1, L_0x270e930, v0x270a700_0, C4<1>, C4<1>;
L_0x270ea80 .functor OR 1, L_0x270e7c0, L_0x270e9a0, C4<0>, C4<0>;
v0x26e6150_0 .net *"_ivl_0", 0 0, L_0x26da3d0;  1 drivers
v0x26e61f0_0 .net *"_ivl_10", 0 0, L_0x270e4a0;  1 drivers
v0x2708c40_0 .net *"_ivl_12", 0 0, L_0x270e580;  1 drivers
v0x2708d00_0 .net *"_ivl_14", 0 0, L_0x270e640;  1 drivers
v0x2708de0_0 .net *"_ivl_16", 0 0, L_0x270e700;  1 drivers
v0x2708f10_0 .net *"_ivl_18", 0 0, L_0x270e7c0;  1 drivers
v0x2708ff0_0 .net *"_ivl_2", 0 0, L_0x26e67a0;  1 drivers
v0x27090d0_0 .net *"_ivl_20", 0 0, L_0x270e930;  1 drivers
v0x27091b0_0 .net *"_ivl_22", 0 0, L_0x270e9a0;  1 drivers
v0x2709290_0 .net *"_ivl_4", 0 0, L_0x270e1d0;  1 drivers
v0x2709370_0 .net *"_ivl_6", 0 0, L_0x270e270;  1 drivers
v0x2709450_0 .net *"_ivl_8", 0 0, L_0x270e3a0;  1 drivers
v0x2709530_0 .net "a", 0 0, v0x270a450_0;  alias, 1 drivers
v0x27095f0_0 .net "b", 0 0, v0x270a4f0_0;  alias, 1 drivers
v0x27096b0_0 .net "c", 0 0, v0x270a590_0;  alias, 1 drivers
v0x2709770_0 .net "d", 0 0, v0x270a700_0;  alias, 1 drivers
v0x2709830_0 .net "out", 0 0, L_0x270ea80;  alias, 1 drivers
S_0x2709990 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x26d9ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x270a450_0 .var "a", 0 0;
v0x270a4f0_0 .var "b", 0 0;
v0x270a590_0 .var "c", 0 0;
v0x270a660_0 .net "clk", 0 0, v0x270d9e0_0;  1 drivers
v0x270a700_0 .var "d", 0 0;
v0x270a7f0_0 .var "wavedrom_enable", 0 0;
v0x270a890_0 .var "wavedrom_title", 511 0;
S_0x2709c30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2709990;
 .timescale -12 -12;
v0x2709e90_0 .var/2s "count", 31 0;
E_0x26d4880/0 .event negedge, v0x270a660_0;
E_0x26d4880/1 .event posedge, v0x270a660_0;
E_0x26d4880 .event/or E_0x26d4880/0, E_0x26d4880/1;
E_0x26d4ad0 .event negedge, v0x270a660_0;
E_0x26be9f0 .event posedge, v0x270a660_0;
S_0x2709f90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2709990;
 .timescale -12 -12;
v0x270a190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x270a270 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2709990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x270a9f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x26d9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x270ebe0 .functor NOT 1, v0x270a450_0, C4<0>, C4<0>, C4<0>;
L_0x270ec50 .functor NOT 1, v0x270a4f0_0, C4<0>, C4<0>, C4<0>;
L_0x270ece0 .functor AND 1, L_0x270ebe0, L_0x270ec50, C4<1>, C4<1>;
L_0x270edf0 .functor AND 1, L_0x270ece0, v0x270a590_0, C4<1>, C4<1>;
L_0x270eee0 .functor NOT 1, v0x270a700_0, C4<0>, C4<0>, C4<0>;
L_0x270ef50 .functor AND 1, L_0x270edf0, L_0x270eee0, C4<1>, C4<1>;
L_0x270f0a0 .functor NOT 1, v0x270a450_0, C4<0>, C4<0>, C4<0>;
L_0x270f110 .functor AND 1, L_0x270f0a0, v0x270a4f0_0, C4<1>, C4<1>;
L_0x270f220 .functor NOT 1, v0x270a590_0, C4<0>, C4<0>, C4<0>;
L_0x270f3a0 .functor AND 1, L_0x270f110, L_0x270f220, C4<1>, C4<1>;
L_0x270f510 .functor NOT 1, v0x270a700_0, C4<0>, C4<0>, C4<0>;
L_0x270f690 .functor AND 1, L_0x270f3a0, L_0x270f510, C4<1>, C4<1>;
L_0x270f7c0 .functor OR 1, L_0x270ef50, L_0x270f690, C4<0>, C4<0>;
L_0x270f8d0 .functor AND 1, v0x270a450_0, v0x270a4f0_0, C4<1>, C4<1>;
L_0x270f750 .functor AND 1, L_0x270f8d0, v0x270a590_0, C4<1>, C4<1>;
L_0x270fc30 .functor NOT 1, v0x270a700_0, C4<0>, C4<0>, C4<0>;
L_0x270fd30 .functor AND 1, L_0x270f750, L_0x270fc30, C4<1>, C4<1>;
L_0x270fe40 .functor OR 1, L_0x270f7c0, L_0x270fd30, C4<0>, C4<0>;
L_0x270fff0 .functor NOT 1, v0x270a4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2710060 .functor AND 1, v0x270a450_0, L_0x270fff0, C4<1>, C4<1>;
L_0x27101d0 .functor AND 1, L_0x2710060, v0x270a590_0, C4<1>, C4<1>;
L_0x2710290 .functor AND 1, L_0x27101d0, v0x270a700_0, C4<1>, C4<1>;
L_0x2710410 .functor OR 1, L_0x270fe40, L_0x2710290, C4<0>, C4<0>;
L_0x2710520 .functor AND 1, v0x270a450_0, v0x270a4f0_0, C4<1>, C4<1>;
L_0x2710660 .functor NOT 1, v0x270a590_0, C4<0>, C4<0>, C4<0>;
L_0x27106d0 .functor AND 1, L_0x2710520, L_0x2710660, C4<1>, C4<1>;
L_0x27108c0 .functor AND 1, L_0x27106d0, v0x270a700_0, C4<1>, C4<1>;
L_0x2710980 .functor OR 1, L_0x2710410, L_0x27108c0, C4<0>, C4<0>;
L_0x2710b80 .functor AND 1, v0x270a450_0, v0x270a4f0_0, C4<1>, C4<1>;
L_0x2710bf0 .functor AND 1, L_0x2710b80, v0x270a590_0, C4<1>, C4<1>;
L_0x2710db0 .functor AND 1, L_0x2710bf0, v0x270a700_0, C4<1>, C4<1>;
L_0x2710e70 .functor OR 1, L_0x2710980, L_0x2710db0, C4<0>, C4<0>;
v0x270ace0_0 .net *"_ivl_0", 0 0, L_0x270ebe0;  1 drivers
v0x270adc0_0 .net *"_ivl_10", 0 0, L_0x270ef50;  1 drivers
v0x270aea0_0 .net *"_ivl_12", 0 0, L_0x270f0a0;  1 drivers
v0x270af90_0 .net *"_ivl_14", 0 0, L_0x270f110;  1 drivers
v0x270b070_0 .net *"_ivl_16", 0 0, L_0x270f220;  1 drivers
v0x270b1a0_0 .net *"_ivl_18", 0 0, L_0x270f3a0;  1 drivers
v0x270b280_0 .net *"_ivl_2", 0 0, L_0x270ec50;  1 drivers
v0x270b360_0 .net *"_ivl_20", 0 0, L_0x270f510;  1 drivers
v0x270b440_0 .net *"_ivl_22", 0 0, L_0x270f690;  1 drivers
v0x270b520_0 .net *"_ivl_24", 0 0, L_0x270f7c0;  1 drivers
v0x270b600_0 .net *"_ivl_26", 0 0, L_0x270f8d0;  1 drivers
v0x270b6e0_0 .net *"_ivl_28", 0 0, L_0x270f750;  1 drivers
v0x270b7c0_0 .net *"_ivl_30", 0 0, L_0x270fc30;  1 drivers
v0x270b8a0_0 .net *"_ivl_32", 0 0, L_0x270fd30;  1 drivers
v0x270b980_0 .net *"_ivl_34", 0 0, L_0x270fe40;  1 drivers
v0x270ba60_0 .net *"_ivl_36", 0 0, L_0x270fff0;  1 drivers
v0x270bb40_0 .net *"_ivl_38", 0 0, L_0x2710060;  1 drivers
v0x270bd30_0 .net *"_ivl_4", 0 0, L_0x270ece0;  1 drivers
v0x270be10_0 .net *"_ivl_40", 0 0, L_0x27101d0;  1 drivers
v0x270bef0_0 .net *"_ivl_42", 0 0, L_0x2710290;  1 drivers
v0x270bfd0_0 .net *"_ivl_44", 0 0, L_0x2710410;  1 drivers
v0x270c0b0_0 .net *"_ivl_46", 0 0, L_0x2710520;  1 drivers
v0x270c190_0 .net *"_ivl_48", 0 0, L_0x2710660;  1 drivers
v0x270c270_0 .net *"_ivl_50", 0 0, L_0x27106d0;  1 drivers
v0x270c350_0 .net *"_ivl_52", 0 0, L_0x27108c0;  1 drivers
v0x270c430_0 .net *"_ivl_54", 0 0, L_0x2710980;  1 drivers
v0x270c510_0 .net *"_ivl_56", 0 0, L_0x2710b80;  1 drivers
v0x270c5f0_0 .net *"_ivl_58", 0 0, L_0x2710bf0;  1 drivers
v0x270c6d0_0 .net *"_ivl_6", 0 0, L_0x270edf0;  1 drivers
v0x270c7b0_0 .net *"_ivl_60", 0 0, L_0x2710db0;  1 drivers
v0x270c890_0 .net *"_ivl_8", 0 0, L_0x270eee0;  1 drivers
v0x270c970_0 .net "a", 0 0, v0x270a450_0;  alias, 1 drivers
v0x270ca10_0 .net "b", 0 0, v0x270a4f0_0;  alias, 1 drivers
v0x270cd10_0 .net "c", 0 0, v0x270a590_0;  alias, 1 drivers
v0x270ce00_0 .net "d", 0 0, v0x270a700_0;  alias, 1 drivers
v0x270cef0_0 .net "out", 0 0, L_0x2710e70;  alias, 1 drivers
S_0x270d050 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x26d9ac0;
 .timescale -12 -12;
E_0x26d4620 .event anyedge, v0x270dd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x270dd00_0;
    %nor/r;
    %assign/vec4 v0x270dd00_0, 0;
    %wait E_0x26d4620;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2709990;
T_3 ;
    %fork t_1, S_0x2709c30;
    %jmp t_0;
    .scope S_0x2709c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2709e90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x270a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a4f0_0, 0;
    %assign/vec4 v0x270a450_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26be9f0;
    %load/vec4 v0x2709e90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2709e90_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x270a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a4f0_0, 0;
    %assign/vec4 v0x270a450_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x26d4ad0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x270a270;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d4880;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x270a450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270a590_0, 0;
    %assign/vec4 v0x270a700_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2709990;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x26d9ac0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270dd00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26d9ac0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x270d9e0_0;
    %inv;
    %store/vec4 v0x270d9e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26d9ac0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x270a660_0, v0x270de60_0, v0x270d800_0, v0x270d8a0_0, v0x270d940_0, v0x270da80_0, v0x270dbc0_0, v0x270db20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26d9ac0;
T_7 ;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26d9ac0;
T_8 ;
    %wait E_0x26d4880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270dc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270dc60_0, 4, 32;
    %load/vec4 v0x270dda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270dc60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270dc60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270dc60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x270dbc0_0;
    %load/vec4 v0x270dbc0_0;
    %load/vec4 v0x270db20_0;
    %xor;
    %load/vec4 v0x270dbc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270dc60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x270dc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270dc60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response40/top_module.sv";
