Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: chess_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chess_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chess_module"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : chess_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Shared/VHDL_CHESS_Project/ipcore_dir/clock_generator.v" into library work
Parsing module <clock_generator>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/VGAsync_controller.vhd" into library work
Parsing entity <VGAsync_controller>.
Parsing architecture <Behavioral> of entity <vgasync_controller>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/piece_artwork.vhd" into library work
Parsing entity <piece_artwork>.
Parsing architecture <Behavioral> of entity <piece_artwork>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/path_check.vhd" into library work
Parsing entity <path_check>.
Parsing architecture <Behavioral> of entity <path_check>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/board_position_calculator.vhd" into library work
Parsing entity <board_position_calculator>.
Parsing architecture <Behavioral> of entity <board_position_calculator>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" into library work
Parsing entity <chess_logic_module>.
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 10. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 11. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 19. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 22. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 26. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <chess_logic_module>.
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 141. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 142. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 198: Formal port cursor_addr of mode out cannot be associated with actual port cursor_addr of mode buffer
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 214: Formal port move_is_legal of mode out cannot be associated with actual port move_is_legal of mode buffer
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/chess_display_controller.vhd" into library work
Parsing entity <chess_display_controller>.
Parsing architecture <Behavioral> of entity <chess_display_controller>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/button_debounce.vhd" into library work
Parsing entity <button_debounce>.
Parsing architecture <Behavioral> of entity <button_debounce>.
Parsing VHDL file "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" into library work
Parsing entity <chess_module>.
Parsing architecture <Behavioral> of entity <chess_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <chess_module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 115: <bufg> remains a black-box since it has no binding entity.
Going to verilog side to elaborate module clock_generator

Elaborating module <clock_generator>.

Elaborating module <BUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=5,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=50.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ise/Shared/VHDL_CHESS_Project/ipcore_dir/clock_generator.v" Line 130: Assignment to status_int ignored, since the identifier is never used
Back to vhdl to continue elaboration

Elaborating entity <button_debounce> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 127: Formal port board_out_addr of mode buffer cannot be associated with actual port board_out_addr of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 10. board_out_addr is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 128: Formal port board_out_piece of mode buffer cannot be associated with actual port board_out_piece of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 11. board_out_piece is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 129: Formal port board_change_en_wire of mode buffer cannot be associated with actual port board_change_en_wire of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 12. board_change_en_wire is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 135: Formal port cursor_addr of mode buffer cannot be associated with actual port cursor_addr of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 18. cursor_addr is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 136: Formal port selected_addr of mode buffer cannot be associated with actual port selected_addr of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 19. selected_addr is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 139: Formal port move_is_legal of mode buffer cannot be associated with actual port move_is_legal of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 22. move_is_legal is declared here
WARNING:HDLCompiler:439 - "/home/ise/Shared/VHDL_CHESS_Project/chess_module.vhd" Line 143: Formal port promotion_piece of mode buffer cannot be associated with actual port promotion_piece of mode out
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 26. promotion_piece is declared here

Elaborating entity <chess_logic_module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 68: <cursor_controller> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 81: <move_validator> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 99: <castling_controller> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 116: <chess_state_machine> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 129: <board_manager> remains a black-box since it has no binding entity.

Elaborating entity <path_check> (architecture <Behavioral>) from library <work>.
ERROR:HDLCompiler:1401 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 309: Signal hilite_selected_square in unit chess_logic_module is connected to following multiple drivers:
Driver 0: output signal hilite_selected_square of instance OR Gate (GND_10_o_GND_10_o_OR_243).
Driver 1: output signal hilite_selected_square of instance Equal (GND_10_o_current_state[2]_equal_153).
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 10. board_out_addr is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 11. board_out_piece is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 12. board_change_en_wire is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 18. cursor_addr is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 19. selected_addr is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 22. move_is_legal is declared here
INFO:HDLCompiler:1408 - "/home/ise/Shared/VHDL_CHESS_Project/chess_logic_module.vhd" Line 26. promotion_piece is declared here
Netlist chess_module(Behavioral) remains a blackbox, due to errors in its contents
--> 


Total memory usage is 423800 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    0 (   0 filtered)

