%%  ************    LibreSilicon's 1st TestWafer    *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           PearlRiver/Documents/LaTeX/schematic_4terminal.tex
%%
%%  Purpose:        Schematic File for Four-terminal Sensing
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Four-terminal Sensing with instrument, probes and device-under-test
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{42}{25}
            % current source with ground
            \ground{3}{0}{D}
            \wire{3}{1}{3}{8}
            \othersrc[\modify{RU}]{oo}{3}{11}{V}{}{}
            \wire{3}{14}{3}{21}
            % vertical flow, ampere meter
            \wire{3}{21}{12}{21}
            \measdev[\measunit{A}]{15}{21}{H}{$I_{drive}$}{}
            \wire{18}{21}{24}{21}
            \currarrow{20}{21}{R}{I}
            % pin contact
            \pin[\female]{25}{21}{R}{}
            \pin[\male]{25}{21}{L}{}
            %
            \pin[\female]{25}{1}{R}{}
            \pin[\male]{25}{1}{L}{}
            \ground{24}{0}{D}
            %
            \pin[\female]{25}{6}{R}{}
            \pin[\male]{25}{6}{L}{}
            %
            \pin[\female]{25}{16}{R}{}
            \pin[\male]{25}{16}{L}{}
            % voltage measurement
            \wire{15}{14}{15}{16}
            \wire{15}{16}{24}{16}
            \measdev[\measunit{V}]{15}{11}{V}{$V_{meas}$}{}
            \wire{15}{6}{15}{8}
            \wire{15}{6}{24}{6}
            \Voltarrow{25}{16}{25}{6}{r}{U}
            % device under test
            \resis{40}{11}{V}{DUT}{}
            \wire{26}{1}{35.5}{1}
            \pin{40}{1}{Dr}{}
            \power{35}{1}{R}{I-}
            \wire{26}{6}{35.5}{6}
            \pin{40}{6}{UD}{}
            \power{35}{6}{R}{U-}
            \wire{26}{16}{35.5}{16}
            \pin{40}{16}{UD}{}
            \power{35}{16}{R}{U+}
            \wire{26}{21}{35.5}{21}
            \pin{40}{21}{Ur}{}
            \power{35}{21}{R}{I+}
            %
            \wire{40}{2}{40}{5}
            \wire{40}{7}{40}{8}
            \wire{40}{14}{40}{15}
            \wire{40}{17}{40}{20}
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
