// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv2d_conv2d,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=912528,HLS_SYN_TPT=none,HLS_SYN_MEM=34,HLS_SYN_DSP=0,HLS_SYN_FF=9321,HLS_SYN_LUT=10228,HLS_VERSION=2025_2}" *)

(* DowngradeIPIdentifiedWarnings="yes" *)
module conv2d (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 47'd1;
parameter    ap_ST_fsm_state2 = 47'd2;
parameter    ap_ST_fsm_state3 = 47'd4;
parameter    ap_ST_fsm_state4 = 47'd8;
parameter    ap_ST_fsm_state5 = 47'd16;
parameter    ap_ST_fsm_state6 = 47'd32;
parameter    ap_ST_fsm_state7 = 47'd64;
parameter    ap_ST_fsm_state8 = 47'd128;
parameter    ap_ST_fsm_state9 = 47'd256;
parameter    ap_ST_fsm_state10 = 47'd512;
parameter    ap_ST_fsm_state11 = 47'd1024;
parameter    ap_ST_fsm_state12 = 47'd2048;
parameter    ap_ST_fsm_state13 = 47'd4096;
parameter    ap_ST_fsm_state14 = 47'd8192;
parameter    ap_ST_fsm_state15 = 47'd16384;
parameter    ap_ST_fsm_state16 = 47'd32768;
parameter    ap_ST_fsm_state17 = 47'd65536;
parameter    ap_ST_fsm_state18 = 47'd131072;
parameter    ap_ST_fsm_state19 = 47'd262144;
parameter    ap_ST_fsm_state20 = 47'd524288;
parameter    ap_ST_fsm_state21 = 47'd1048576;
parameter    ap_ST_fsm_state22 = 47'd2097152;
parameter    ap_ST_fsm_state23 = 47'd4194304;
parameter    ap_ST_fsm_state24 = 47'd8388608;
parameter    ap_ST_fsm_state25 = 47'd16777216;
parameter    ap_ST_fsm_state26 = 47'd33554432;
parameter    ap_ST_fsm_state27 = 47'd67108864;
parameter    ap_ST_fsm_state28 = 47'd134217728;
parameter    ap_ST_fsm_state29 = 47'd268435456;
parameter    ap_ST_fsm_state30 = 47'd536870912;
parameter    ap_ST_fsm_state31 = 47'd1073741824;
parameter    ap_ST_fsm_state32 = 47'd2147483648;
parameter    ap_ST_fsm_state33 = 47'd4294967296;
parameter    ap_ST_fsm_state34 = 47'd8589934592;
parameter    ap_ST_fsm_state35 = 47'd17179869184;
parameter    ap_ST_fsm_state36 = 47'd34359738368;
parameter    ap_ST_fsm_state37 = 47'd68719476736;
parameter    ap_ST_fsm_state38 = 47'd137438953472;
parameter    ap_ST_fsm_state39 = 47'd274877906944;
parameter    ap_ST_fsm_state40 = 47'd549755813888;
parameter    ap_ST_fsm_state41 = 47'd1099511627776;
parameter    ap_ST_fsm_state42 = 47'd2199023255552;
parameter    ap_ST_fsm_state43 = 47'd4398046511104;
parameter    ap_ST_fsm_state44 = 47'd8796093022208;
parameter    ap_ST_fsm_state45 = 47'd17592186044416;
parameter    ap_ST_fsm_state46 = 47'd35184372088832;
parameter    ap_ST_fsm_state47 = 47'd70368744177664;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
wire   [63:0] weights;
wire   [63:0] bias;
wire   [63:0] output_r;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem1_blk_n_R;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state39;
reg    gmem2_blk_n_AW;
wire    ap_CS_fsm_state27;
reg    gmem2_blk_n_W;
wire    ap_CS_fsm_state42;
reg    gmem2_blk_n_B;
wire    ap_CS_fsm_state47;
reg   [31:0] reg_351;
reg   [63:0] output_r_read_reg_817;
reg   [63:0] bias_read_reg_822;
reg   [63:0] weights_read_reg_828;
reg   [63:0] input_r_read_reg_835;
wire  signed [62:0] sext_ln37_fu_365_p1;
reg  signed [62:0] sext_ln37_reg_846;
reg   [7:0] phi_mul_load_reg_851;
wire    ap_CS_fsm_state2;
reg   [3:0] oc_2_reg_856;
reg   [63:0] gmem1_addr_reg_865;
wire   [8:0] add_ln41_2_fu_460_p2;
reg   [8:0] add_ln41_2_reg_885;
wire   [31:0] bitcast_ln41_fu_474_p1;
reg   [31:0] bitcast_ln41_reg_890;
wire    ap_CS_fsm_state12;
wire  signed [61:0] trunc_ln1_fu_479_p4;
reg   [61:0] trunc_ln1_reg_895;
wire   [62:0] add_ln46_fu_494_p2;
reg   [62:0] add_ln46_reg_900;
wire   [62:0] add_ln46_1_fu_501_p2;
reg   [62:0] add_ln46_1_reg_905;
wire   [62:0] add_ln46_2_fu_508_p2;
reg   [62:0] add_ln46_2_reg_910;
wire   [62:0] add_ln46_3_fu_515_p2;
reg   [62:0] add_ln46_3_reg_915;
wire   [62:0] add_ln46_4_fu_522_p2;
reg   [62:0] add_ln46_4_reg_920;
wire   [62:0] add_ln46_5_fu_529_p2;
reg   [62:0] add_ln46_5_reg_925;
wire   [62:0] add_ln46_6_fu_536_p2;
reg   [62:0] add_ln46_6_reg_930;
wire   [62:0] add_ln46_7_fu_543_p2;
reg   [62:0] add_ln46_7_reg_935;
wire  signed [62:0] sext_ln85_fu_565_p1;
reg  signed [62:0] sext_ln85_reg_940;
wire    ap_CS_fsm_state14;
reg   [7:0] phi_mul182_load_reg_945;
wire    ap_CS_fsm_state15;
reg   [4:0] oc_3_reg_950;
reg   [63:0] gmem1_addr_9_reg_959;
reg   [61:0] trunc_ln151_1_reg_979;
reg   [63:0] gmem2_addr_reg_984;
wire   [12:0] add_ln89_fu_690_p2;
reg   [12:0] add_ln89_reg_991;
wire    ap_CS_fsm_state22;
reg   [61:0] trunc_ln7_reg_996;
wire    ap_CS_fsm_state23;
wire   [31:0] bitcast_ln89_fu_714_p1;
reg   [31:0] bitcast_ln89_reg_1001;
wire    ap_CS_fsm_state25;
reg   [61:0] trunc_ln3_reg_1006;
wire    ap_CS_fsm_state29;
wire  signed [62:0] sext_ln151_fu_734_p1;
reg  signed [62:0] sext_ln151_reg_1011;
reg   [11:0] phi_mul199_load_reg_1016;
wire    ap_CS_fsm_state30;
reg   [63:0] gmem1_addr_10_reg_1024;
wire   [31:0] sum_fu_790_p1;
reg   [31:0] sum_reg_1030;
wire    ap_CS_fsm_state40;
reg   [11:0] conv1_out_address0;
reg    conv1_out_ce0;
reg    conv1_out_we0;
wire   [31:0] conv1_out_q0;
reg    conv1_out_ce1;
wire   [31:0] conv1_out_q1;
reg   [11:0] conv1_out_1_address0;
reg    conv1_out_1_ce0;
reg    conv1_out_1_we0;
wire   [31:0] conv1_out_1_q0;
reg    conv1_out_1_ce1;
wire   [31:0] conv1_out_1_q1;
reg   [10:0] pool1_out_address0;
reg    pool1_out_ce0;
reg    pool1_out_we0;
wire   [31:0] pool1_out_q0;
reg   [10:0] conv2_out_address0;
reg    conv2_out_ce0;
reg    conv2_out_we0;
wire   [31:0] conv2_out_q0;
reg    conv2_out_ce1;
wire   [31:0] conv2_out_q1;
reg   [10:0] conv2_out_1_address0;
reg    conv2_out_1_ce0;
reg    conv2_out_1_we0;
wire   [31:0] conv2_out_1_q0;
reg    conv2_out_1_ce1;
wire   [31:0] conv2_out_1_q1;
reg   [8:0] pool2_out_address0;
reg    pool2_out_ce0;
reg    pool2_out_we0;
wire   [31:0] pool2_out_q0;
reg   [8:0] fc_in_address0;
reg    fc_in_ce0;
reg    fc_in_we0;
wire   [31:0] fc_in_q0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WSTRB;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WID;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_BREADY;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WSTRB;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WID;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_BREADY;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0;
wire   [11:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1;
wire   [8:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WSTRB;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WID;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_BREADY;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0;
wire   [10:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1;
wire   [4:0] grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready;
wire   [8:0] grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0;
wire   [8:0] grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_idle;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WSTRB;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WID;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARID;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARUSER;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_BREADY;
wire   [8:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out_ap_vld;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1;
wire   [1:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_opcode;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0;
wire   [31:0] grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1;
wire    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
reg    gmem1_0_ARVALID;
wire    gmem1_0_ARREADY;
reg   [63:0] gmem1_0_ARADDR;
reg   [31:0] gmem1_0_ARLEN;
wire    gmem1_0_RVALID;
reg    gmem1_0_RREADY;
wire   [31:0] gmem1_0_RDATA;
wire   [8:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    gmem2_0_AWVALID;
wire    gmem2_0_AWREADY;
wire   [31:0] gmem2_0_AWLEN;
reg    gmem2_0_WVALID;
wire    gmem2_0_WREADY;
wire   [31:0] gmem2_0_WDATA;
wire    gmem2_0_ARREADY;
wire    gmem2_0_RVALID;
wire   [31:0] gmem2_0_RDATA;
wire   [8:0] gmem2_0_RFIFONUM;
wire    gmem2_0_BVALID;
reg    gmem2_0_BREADY;
reg    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg;
wire   [0:0] icmp_ln37_fu_391_p2;
reg    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg;
wire   [0:0] icmp_ln85_fu_581_p2;
reg    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg;
wire    ap_CS_fsm_state41;
wire  signed [63:0] sext_ln41_fu_412_p1;
wire  signed [63:0] sext_ln89_fu_602_p1;
wire  signed [63:0] sext_ln151_1_fu_646_p1;
wire  signed [63:0] sext_ln153_fu_770_p1;
wire   [0:0] icmp_ln151_fu_749_p2;
reg   [7:0] phi_mul_fu_174;
wire   [7:0] add_ln37_1_fu_385_p2;
reg   [3:0] oc_fu_178;
wire   [3:0] add_ln37_fu_397_p2;
reg   [7:0] phi_mul182_fu_214;
wire   [7:0] add_ln85_2_fu_575_p2;
reg   [4:0] oc_1_fu_218;
wire   [4:0] add_ln85_1_fu_587_p2;
reg   [11:0] phi_mul199_fu_222;
wire   [11:0] add_ln151_3_fu_743_p2;
reg   [3:0] o_fu_226;
wire   [3:0] add_ln151_2_fu_755_p2;
wire   [61:0] trunc_ln_fu_355_p4;
wire   [62:0] zext_ln37_fu_403_p1;
wire   [62:0] add_ln41_1_fu_407_p2;
wire   [5:0] tmp_fu_449_p3;
wire   [8:0] p_shl3_fu_442_p3;
wire   [8:0] zext_ln41_1_fu_456_p1;
wire   [63:0] zext_ln41_fu_466_p1;
wire   [63:0] add_ln41_fu_469_p2;
wire  signed [62:0] sext_ln46_fu_490_p1;
wire   [63:0] add_ln85_fu_550_p2;
wire   [61:0] trunc_ln2_fu_555_p4;
wire   [62:0] zext_ln85_fu_593_p1;
wire   [62:0] add_ln89_2_fu_597_p2;
wire   [63:0] add_ln151_1_fu_622_p2;
wire   [61:0] trunc_ln151_2_fu_637_p4;
wire   [9:0] tmp_7_fu_673_p3;
wire   [12:0] p_shl_fu_666_p3;
wire   [12:0] zext_ln89_fu_680_p1;
wire   [12:0] add_ln89_3_fu_684_p2;
wire   [63:0] zext_ln89_1_fu_696_p1;
wire   [63:0] add_ln89_1_fu_699_p2;
wire   [63:0] add_ln151_fu_719_p2;
wire   [62:0] zext_ln151_fu_761_p1;
wire   [62:0] add_ln153_fu_765_p2;
wire   [31:0] grp_fu_1035_p2;
reg   [31:0] grp_fu_1035_p0;
reg   [31:0] grp_fu_1035_p1;
reg    grp_fu_1035_ce;
wire   [31:0] grp_fu_1039_p2;
reg   [31:0] grp_fu_1039_p0;
reg   [31:0] grp_fu_1039_p1;
reg    grp_fu_1039_ce;
wire   [0:0] grp_fu_1043_p2;
reg   [31:0] grp_fu_1043_p0;
reg   [31:0] grp_fu_1043_p1;
reg    grp_fu_1043_ce;
reg   [4:0] grp_fu_1043_opcode;
wire   [0:0] grp_fu_1047_p2;
reg   [31:0] grp_fu_1047_p0;
reg   [31:0] grp_fu_1047_p1;
reg    grp_fu_1047_ce;
reg   [4:0] grp_fu_1047_opcode;
wire   [0:0] grp_fu_1051_p2;
reg   [31:0] grp_fu_1051_p0;
reg   [31:0] grp_fu_1051_p1;
reg    grp_fu_1051_ce;
reg   [4:0] grp_fu_1051_opcode;
reg   [46:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'd1;
#0 grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg = 1'b0;
#0 grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg = 1'b0;
#0 grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg = 1'b0;
#0 grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg = 1'b0;
#0 grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg = 1'b0;
#0 grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg = 1'b0;
#0 phi_mul_fu_174 = 8'd0;
#0 oc_fu_178 = 4'd0;
#0 phi_mul182_fu_214 = 8'd0;
#0 oc_1_fu_218 = 5'd0;
#0 phi_mul199_fu_222 = 12'd0;
#0 o_fu_226 = 4'd0;
end

conv2d_conv1_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2704 ),
    .AddressWidth( 12 ))
conv1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv1_out_address0),
    .ce0(conv1_out_ce0),
    .we0(conv1_out_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0),
    .q0(conv1_out_q0),
    .address1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1),
    .ce1(conv1_out_ce1),
    .q1(conv1_out_q1)
);

conv2d_conv1_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2704 ),
    .AddressWidth( 12 ))
conv1_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv1_out_1_address0),
    .ce0(conv1_out_1_ce0),
    .we0(conv1_out_1_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0),
    .q0(conv1_out_1_q0),
    .address1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1),
    .ce1(conv1_out_1_ce1),
    .q1(conv1_out_1_q1)
);

conv2d_pool1_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1352 ),
    .AddressWidth( 11 ))
pool1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_address0),
    .ce0(pool1_out_ce0),
    .we0(pool1_out_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0),
    .q0(pool1_out_q0)
);

conv2d_conv2_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1056 ),
    .AddressWidth( 11 ))
conv2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_address0),
    .ce0(conv2_out_ce0),
    .we0(conv2_out_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0),
    .q0(conv2_out_q0),
    .address1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1),
    .ce1(conv2_out_ce1),
    .q1(conv2_out_q1)
);

conv2d_conv2_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1056 ),
    .AddressWidth( 11 ))
conv2_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_1_address0),
    .ce0(conv2_out_1_ce0),
    .we0(conv2_out_1_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0),
    .q0(conv2_out_1_q0),
    .address1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1),
    .ce1(conv2_out_1_ce1),
    .q1(conv2_out_1_q1)
);

conv2d_pool2_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
pool2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool2_out_address0),
    .ce0(pool2_out_ce0),
    .we0(pool2_out_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0),
    .q0(pool2_out_q0)
);

conv2d_pool2_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
fc_in_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fc_in_address0),
    .ce0(fc_in_ce0),
    .we0(fc_in_we0),
    .d0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0),
    .q0(fc_in_q0)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8 grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready),
    .conv1_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0),
    .conv1_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0),
    .conv1_out_q0(conv1_out_q0),
    .conv1_out_address1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1),
    .conv1_out_ce1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1),
    .conv1_out_q1(conv1_out_q1),
    .conv1_out_1_address0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0),
    .conv1_out_1_ce0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0),
    .conv1_out_1_q0(conv1_out_1_q0),
    .conv1_out_1_address1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1),
    .conv1_out_1_ce1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1),
    .conv1_out_1_q1(conv1_out_1_q1),
    .pool1_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0),
    .pool1_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0),
    .pool1_out_we0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0),
    .pool1_out_d0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0),
    .grp_fu_1043_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0),
    .grp_fu_1043_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1),
    .grp_fu_1043_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode),
    .grp_fu_1043_p_dout0(grp_fu_1043_p2),
    .grp_fu_1043_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce),
    .grp_fu_1047_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0),
    .grp_fu_1047_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1),
    .grp_fu_1047_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode),
    .grp_fu_1047_p_dout0(grp_fu_1047_p2),
    .grp_fu_1047_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce),
    .grp_fu_1051_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0),
    .grp_fu_1051_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1),
    .grp_fu_1051_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode),
    .grp_fu_1051_p_dout0(grp_fu_1051_p2),
    .grp_fu_1051_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3 grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready),
    .m_axi_gmem1_0_AWVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .m_axi_gmem0_0_AWVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln43(trunc_ln1_reg_895),
    .sext_ln46_1(add_ln46_reg_900),
    .sext_ln46_2(add_ln46_1_reg_905),
    .sext_ln46_3(add_ln46_2_reg_910),
    .sext_ln46_4(add_ln46_3_reg_915),
    .sext_ln46_5(add_ln46_4_reg_920),
    .sext_ln46_6(add_ln46_5_reg_925),
    .sext_ln46_7(add_ln46_6_reg_930),
    .sext_ln46_8(add_ln46_7_reg_935),
    .phi_mul(phi_mul_load_reg_851),
    .conv1_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0),
    .conv1_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0),
    .conv1_out_we0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0),
    .conv1_out_d0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0),
    .conv1_out_1_address0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0),
    .conv1_out_1_ce0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0),
    .conv1_out_1_we0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0),
    .conv1_out_1_d0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0),
    .input_r(input_r_read_reg_835),
    .sum(bitcast_ln41_reg_890),
    .grp_fu_1035_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0),
    .grp_fu_1035_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1),
    .grp_fu_1035_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_opcode),
    .grp_fu_1035_p_dout0(grp_fu_1035_p2),
    .grp_fu_1035_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce),
    .grp_fu_1039_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0),
    .grp_fu_1039_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1),
    .grp_fu_1039_p_dout0(grp_fu_1039_p2),
    .grp_fu_1039_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce),
    .grp_fu_1043_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0),
    .grp_fu_1043_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1),
    .grp_fu_1043_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode),
    .grp_fu_1043_p_dout0(grp_fu_1043_p2),
    .grp_fu_1043_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19 grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready),
    .conv2_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0),
    .conv2_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0),
    .conv2_out_q0(conv2_out_q0),
    .conv2_out_address1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1),
    .conv2_out_ce1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1),
    .conv2_out_q1(conv2_out_q1),
    .conv2_out_1_address0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0),
    .conv2_out_1_ce0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0),
    .conv2_out_1_q0(conv2_out_1_q0),
    .conv2_out_1_address1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1),
    .conv2_out_1_ce1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1),
    .conv2_out_1_q1(conv2_out_1_q1),
    .pool2_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0),
    .pool2_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0),
    .pool2_out_we0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0),
    .pool2_out_d0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0),
    .grp_fu_1043_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0),
    .grp_fu_1043_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1),
    .grp_fu_1043_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode),
    .grp_fu_1043_p_dout0(grp_fu_1043_p2),
    .grp_fu_1043_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce),
    .grp_fu_1047_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0),
    .grp_fu_1047_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1),
    .grp_fu_1047_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode),
    .grp_fu_1047_p_dout0(grp_fu_1047_p2),
    .grp_fu_1047_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce),
    .grp_fu_1051_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0),
    .grp_fu_1051_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1),
    .grp_fu_1051_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode),
    .grp_fu_1051_p_dout0(grp_fu_1051_p2),
    .grp_fu_1051_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready),
    .sum_11(bitcast_ln89_reg_1001),
    .m_axi_gmem1_0_AWVALID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .phi_mul182(phi_mul182_load_reg_945),
    .pool1_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0),
    .pool1_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0),
    .pool1_out_q0(pool1_out_q0),
    .sext_ln86(trunc_ln7_reg_996),
    .conv2_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0),
    .conv2_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0),
    .conv2_out_we0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0),
    .conv2_out_d0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0),
    .conv2_out_1_address0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0),
    .conv2_out_1_ce0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0),
    .conv2_out_1_we0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0),
    .conv2_out_1_d0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0),
    .grp_fu_1035_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0),
    .grp_fu_1035_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1),
    .grp_fu_1035_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_opcode),
    .grp_fu_1035_p_dout0(grp_fu_1035_p2),
    .grp_fu_1035_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce),
    .grp_fu_1039_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0),
    .grp_fu_1039_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1),
    .grp_fu_1039_p_dout0(grp_fu_1039_p2),
    .grp_fu_1039_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce),
    .grp_fu_1043_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0),
    .grp_fu_1043_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1),
    .grp_fu_1043_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode),
    .grp_fu_1043_p_dout0(grp_fu_1043_p2),
    .grp_fu_1043_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24 grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready),
    .pool2_out_address0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0),
    .pool2_out_ce0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0),
    .pool2_out_q0(pool2_out_q0),
    .fc_in_address0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0),
    .fc_in_ce0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0),
    .fc_in_we0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0),
    .fc_in_d0(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0)
);

conv2d_conv2d_Pipeline_VITIS_LOOP_155_26 grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start),
    .ap_done(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done),
    .ap_idle(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_idle),
    .ap_ready(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready),
    .sum_19(sum_reg_1030),
    .m_axi_gmem1_0_AWVALID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .fc_in_address0(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0),
    .fc_in_ce0(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0),
    .fc_in_q0(fc_in_q0),
    .sext_ln151(trunc_ln3_reg_1006),
    .zext_ln153(phi_mul199_load_reg_1016),
    .sum_15_out(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out),
    .sum_15_out_ap_vld(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out_ap_vld),
    .grp_fu_1035_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0),
    .grp_fu_1035_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1),
    .grp_fu_1035_p_opcode(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_opcode),
    .grp_fu_1035_p_dout0(grp_fu_1035_p2),
    .grp_fu_1035_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce),
    .grp_fu_1039_p_din0(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0),
    .grp_fu_1039_p_din1(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1),
    .grp_fu_1039_p_dout0(grp_fu_1039_p2),
    .grp_fu_1039_p_ce(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce)
);

conv2d_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .weights(weights),
    .bias(bias),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conv2d_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

conv2d_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(gmem1_0_ARADDR),
    .I_CH0_ARLEN(gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

conv2d_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem2_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem2_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem2_0_RDATA),
    .I_CH0_RFIFONUM(gmem2_0_RFIFONUM),
    .I_CH0_AWVALID(gmem2_0_AWVALID),
    .I_CH0_AWREADY(gmem2_0_AWREADY),
    .I_CH0_AWADDR(gmem2_addr_reg_984),
    .I_CH0_AWLEN(gmem2_0_AWLEN),
    .I_CH0_WVALID(gmem2_0_WVALID),
    .I_CH0_WREADY(gmem2_0_WREADY),
    .I_CH0_WDATA(gmem2_0_WDATA),
    .I_CH0_WSTRB(4'd15),
    .I_CH0_BVALID(gmem2_0_BVALID),
    .I_CH0_BREADY(gmem2_0_BREADY)
);

conv2d_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1035_p0),
    .din1(grp_fu_1035_p1),
    .ce(grp_fu_1035_ce),
    .dout(grp_fu_1035_p2)
);

conv2d_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1039_p0),
    .din1(grp_fu_1039_p1),
    .ce(grp_fu_1039_ce),
    .dout(grp_fu_1039_p2)
);

conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1043_p0),
    .din1(grp_fu_1043_p1),
    .ce(grp_fu_1043_ce),
    .opcode(grp_fu_1043_opcode),
    .dout(grp_fu_1043_p2)
);

conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1047_p0),
    .din1(grp_fu_1047_p1),
    .ce(grp_fu_1047_ce),
    .opcode(grp_fu_1047_opcode),
    .dout(grp_fu_1047_p2)
);

conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1051_p0),
    .din1(grp_fu_1051_p1),
    .ce(grp_fu_1051_ce),
    .opcode(grp_fu_1051_opcode),
    .dout(grp_fu_1051_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd1))) begin
            grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd1))) begin
            grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready == 1'b1)) begin
            grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd1))) begin
        o_fu_226 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln151_fu_749_p2 == 1'd0))) begin
        o_fu_226 <= add_ln151_2_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd1))) begin
        oc_1_fu_218 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd0))) begin
        oc_1_fu_218 <= add_ln85_1_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        oc_fu_178 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd0))) begin
        oc_fu_178 <= add_ln37_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd1))) begin
        phi_mul182_fu_214 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd0))) begin
        phi_mul182_fu_214 <= add_ln85_2_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd1))) begin
        phi_mul199_fu_222 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln151_fu_749_p2 == 1'd0))) begin
        phi_mul199_fu_222 <= add_ln151_3_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_174 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd0))) begin
        phi_mul_fu_174 <= add_ln37_1_fu_385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln41_2_reg_885[8 : 2] <= add_ln41_2_fu_460_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln46_1_reg_905 <= add_ln46_1_fu_501_p2;
        add_ln46_2_reg_910 <= add_ln46_2_fu_508_p2;
        add_ln46_3_reg_915 <= add_ln46_3_fu_515_p2;
        add_ln46_4_reg_920 <= add_ln46_4_fu_522_p2;
        add_ln46_5_reg_925 <= add_ln46_5_fu_529_p2;
        add_ln46_6_reg_930 <= add_ln46_6_fu_536_p2;
        add_ln46_7_reg_935 <= add_ln46_7_fu_543_p2;
        add_ln46_reg_900 <= add_ln46_fu_494_p2;
        bitcast_ln41_reg_890 <= bitcast_ln41_fu_474_p1;
        trunc_ln1_reg_895 <= {{add_ln41_fu_469_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln89_reg_991[12 : 5] <= add_ln89_fu_690_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bias_read_reg_822 <= bias;
        input_r_read_reg_835 <= input_r;
        output_r_read_reg_817 <= output_r;
        sext_ln37_reg_846 <= sext_ln37_fu_365_p1;
        weights_read_reg_828 <= weights;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        bitcast_ln89_reg_1001 <= bitcast_ln89_fu_714_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        gmem1_addr_10_reg_1024 <= sext_ln153_fu_770_p1;
        phi_mul199_load_reg_1016 <= phi_mul199_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        gmem1_addr_9_reg_959 <= sext_ln89_fu_602_p1;
        gmem2_addr_reg_984 <= sext_ln151_1_fu_646_p1;
        oc_3_reg_950 <= oc_1_fu_218;
        phi_mul182_load_reg_945 <= phi_mul182_fu_214;
        trunc_ln151_1_reg_979 <= {{add_ln151_1_fu_622_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem1_addr_reg_865 <= sext_ln41_fu_412_p1;
        oc_2_reg_856 <= oc_fu_178;
        phi_mul_load_reg_851 <= phi_mul_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_351 <= gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        sext_ln151_reg_1011 <= sext_ln151_fu_734_p1;
        trunc_ln3_reg_1006 <= {{add_ln151_fu_719_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sext_ln85_reg_940 <= sext_ln85_fu_565_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        sum_reg_1030 <= sum_fu_790_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln7_reg_996 <= {{add_ln89_1_fu_699_p2[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done == 1'b0) | (gmem2_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem2_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (gmem2_0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (gmem2_0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_1_address0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_1_address0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0;
    end else begin
        conv1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_1_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_1_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0;
    end else begin
        conv1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_1_ce1 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1;
    end else begin
        conv1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_1_we0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0;
    end else begin
        conv1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0;
    end else begin
        conv1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0;
    end else begin
        conv1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_out_ce1 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1;
    end else begin
        conv1_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_out_we0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0;
    end else begin
        conv1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_1_address0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_1_address0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0;
    end else begin
        conv2_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_1_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_1_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0;
    end else begin
        conv2_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_1_ce1 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1;
    end else begin
        conv2_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_1_we0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0;
    end else begin
        conv2_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0;
    end else begin
        conv2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0;
    end else begin
        conv2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_out_ce1 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1;
    end else begin
        conv2_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv2_out_we0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0;
    end else begin
        conv2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        fc_in_address0 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fc_in_address0 = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0;
    end else begin
        fc_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        fc_in_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fc_in_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0;
    end else begin
        fc_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        fc_in_we0 = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0;
    end else begin
        fc_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_ARVALID = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_RREADY = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (gmem1_0_ARREADY == 1'b1))) begin
        gmem1_0_ARADDR = gmem1_addr_10_reg_1024;
    end else if (((1'b1 == ap_CS_fsm_state16) & (gmem1_0_ARREADY == 1'b1))) begin
        gmem1_0_ARADDR = gmem1_addr_9_reg_959;
    end else if (((1'b1 == ap_CS_fsm_state3) & (gmem1_0_ARREADY == 1'b1))) begin
        gmem1_0_ARADDR = gmem1_addr_reg_865;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_0_ARADDR = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_0_ARADDR = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem1_0_ARADDR = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR;
    end else begin
        gmem1_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state16) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (gmem1_0_ARREADY == 1'b1)))) begin
        gmem1_0_ARLEN = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_0_ARLEN = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_0_ARLEN = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem1_0_ARLEN = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN;
    end else begin
        gmem1_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state31) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state16) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (gmem1_0_ARREADY == 1'b1)))) begin
        gmem1_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_0_ARVALID = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_0_ARVALID = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem1_0_ARVALID = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID;
    end else begin
        gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (gmem1_0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state24) & (gmem1_0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem1_0_RVALID == 1'b1)))) begin
        gmem1_0_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_0_RREADY = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        gmem1_0_RREADY = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem1_0_RREADY = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY;
    end else begin
        gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done == 1'b0) | (gmem2_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
        gmem2_0_AWVALID = 1'b1;
    end else begin
        gmem2_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (gmem2_0_BVALID == 1'b1))) begin
        gmem2_0_BREADY = 1'b1;
    end else begin
        gmem2_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (gmem2_0_WREADY == 1'b1))) begin
        gmem2_0_WVALID = 1'b1;
    end else begin
        gmem2_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        gmem2_blk_n_AW = m_axi_gmem2_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem2_blk_n_B = m_axi_gmem2_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        gmem2_blk_n_W = m_axi_gmem2_WREADY;
    end else begin
        gmem2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1035_ce = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1035_ce = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1035_ce = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce;
    end else begin
        grp_fu_1035_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1035_p0 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1035_p0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1035_p0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0;
    end else begin
        grp_fu_1035_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1035_p1 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1035_p1 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1035_p1 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1;
    end else begin
        grp_fu_1035_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1039_ce = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1039_ce = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1039_ce = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce;
    end else begin
        grp_fu_1039_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1039_p0 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1039_p0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1039_p0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0;
    end else begin
        grp_fu_1039_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1039_p1 = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1039_p1 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1039_p1 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1;
    end else begin
        grp_fu_1039_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1043_ce = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1043_ce = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1043_ce = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1043_ce = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce;
    end else begin
        grp_fu_1043_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1043_opcode = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1043_opcode = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1043_opcode = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1043_opcode = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode;
    end else begin
        grp_fu_1043_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1043_p0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1043_p0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1043_p0 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1043_p0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0;
    end else begin
        grp_fu_1043_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1043_p1 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1043_p1 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1043_p1 = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1043_p1 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1;
    end else begin
        grp_fu_1043_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1047_ce = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1047_ce = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce;
    end else begin
        grp_fu_1047_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1047_opcode = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1047_opcode = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode;
    end else begin
        grp_fu_1047_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1047_p0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1047_p0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0;
    end else begin
        grp_fu_1047_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1047_p1 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1047_p1 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1;
    end else begin
        grp_fu_1047_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1051_ce = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1051_ce = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce;
    end else begin
        grp_fu_1051_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1051_opcode = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1051_opcode = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode;
    end else begin
        grp_fu_1051_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1051_p0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1051_p0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0;
    end else begin
        grp_fu_1051_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1051_p1 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1051_p1 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1;
    end else begin
        grp_fu_1051_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        pool1_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pool1_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0;
    end else begin
        pool1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        pool1_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pool1_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0;
    end else begin
        pool1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        pool1_out_we0 = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0;
    end else begin
        pool1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        pool2_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pool2_out_address0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0;
    end else begin
        pool2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        pool2_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pool2_out_ce0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0;
    end else begin
        pool2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        pool2_out_we0 = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0;
    end else begin
        pool2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln37_fu_391_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (gmem1_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem1_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln85_fu_581_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (gmem1_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (gmem1_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done == 1'b0) | (gmem2_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln151_fu_749_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (gmem1_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (gmem1_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (gmem2_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln151_1_fu_622_p2 = (bias_read_reg_822 + 64'd96);

assign add_ln151_2_fu_755_p2 = (o_fu_226 + 4'd1);

assign add_ln151_3_fu_743_p2 = (phi_mul199_fu_222 + 12'd400);

assign add_ln151_fu_719_p2 = (weights_read_reg_828 + 64'd4896);

assign add_ln153_fu_765_p2 = ($signed(zext_ln151_fu_761_p1) + $signed(sext_ln151_reg_1011));

assign add_ln37_1_fu_385_p2 = (phi_mul_fu_174 + 8'd26);

assign add_ln37_fu_397_p2 = (oc_fu_178 + 4'd1);

assign add_ln41_1_fu_407_p2 = ($signed(zext_ln37_fu_403_p1) + $signed(sext_ln37_reg_846));

assign add_ln41_2_fu_460_p2 = (p_shl3_fu_442_p3 + zext_ln41_1_fu_456_p1);

assign add_ln41_fu_469_p2 = (zext_ln41_fu_466_p1 + weights_read_reg_828);

assign add_ln46_1_fu_501_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd2));

assign add_ln46_2_fu_508_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd3));

assign add_ln46_3_fu_515_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd4));

assign add_ln46_4_fu_522_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd5));

assign add_ln46_5_fu_529_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd6));

assign add_ln46_6_fu_536_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd7));

assign add_ln46_7_fu_543_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd8));

assign add_ln46_fu_494_p2 = ($signed(sext_ln46_fu_490_p1) + $signed(63'd1));

assign add_ln85_1_fu_587_p2 = (oc_1_fu_218 + 5'd1);

assign add_ln85_2_fu_575_p2 = (phi_mul182_fu_214 + 8'd11);

assign add_ln85_fu_550_p2 = (bias_read_reg_822 + 64'd32);

assign add_ln89_1_fu_699_p2 = (zext_ln89_1_fu_696_p1 + weights_read_reg_828);

assign add_ln89_2_fu_597_p2 = ($signed(zext_ln85_fu_593_p1) + $signed(sext_ln85_reg_940));

assign add_ln89_3_fu_684_p2 = (p_shl_fu_666_p3 + zext_ln89_fu_680_p1);

assign add_ln89_fu_690_p2 = (add_ln89_3_fu_684_p2 + 13'd288);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln41_fu_474_p1 = reg_351;

assign bitcast_ln89_fu_714_p1 = reg_351;

assign gmem2_0_AWLEN = 64'd10;

assign gmem2_0_WDATA = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out;

assign grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg;

assign grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg;

assign grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg;

assign grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg;

assign grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg;

assign grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start = grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg;

assign icmp_ln151_fu_749_p2 = ((o_fu_226 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_391_p2 = ((oc_fu_178 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_581_p2 = ((oc_1_fu_218 == 5'd16) ? 1'b1 : 1'b0);

assign p_shl3_fu_442_p3 = {{oc_2_reg_856}, {5'd0}};

assign p_shl_fu_666_p3 = {{oc_3_reg_950}, {8'd0}};

assign sext_ln151_1_fu_646_p1 = $signed(trunc_ln151_2_fu_637_p4);

assign sext_ln151_fu_734_p1 = $signed(trunc_ln151_1_reg_979);

assign sext_ln153_fu_770_p1 = $signed(add_ln153_fu_765_p2);

assign sext_ln37_fu_365_p1 = $signed(trunc_ln_fu_355_p4);

assign sext_ln41_fu_412_p1 = $signed(add_ln41_1_fu_407_p2);

assign sext_ln46_fu_490_p1 = trunc_ln1_fu_479_p4;

assign sext_ln85_fu_565_p1 = $signed(trunc_ln2_fu_555_p4);

assign sext_ln89_fu_602_p1 = $signed(add_ln89_2_fu_597_p2);

assign sum_fu_790_p1 = reg_351;

assign tmp_7_fu_673_p3 = {{oc_3_reg_950}, {5'd0}};

assign tmp_fu_449_p3 = {{oc_2_reg_856}, {2'd0}};

assign trunc_ln151_2_fu_637_p4 = {{output_r_read_reg_817[63:2]}};

assign trunc_ln1_fu_479_p4 = {{add_ln41_fu_469_p2[63:2]}};

assign trunc_ln2_fu_555_p4 = {{add_ln85_fu_550_p2[63:2]}};

assign trunc_ln_fu_355_p4 = {{bias[63:2]}};

assign zext_ln151_fu_761_p1 = o_fu_226;

assign zext_ln37_fu_403_p1 = oc_fu_178;

assign zext_ln41_1_fu_456_p1 = tmp_fu_449_p3;

assign zext_ln41_fu_466_p1 = add_ln41_2_reg_885;

assign zext_ln85_fu_593_p1 = oc_1_fu_218;

assign zext_ln89_1_fu_696_p1 = add_ln89_reg_991;

assign zext_ln89_fu_680_p1 = tmp_7_fu_673_p3;

always @ (posedge ap_clk) begin
    add_ln41_2_reg_885[1:0] <= 2'b00;
    add_ln89_reg_991[4:0] <= 5'b00000;
end

endmodule //conv2d
