# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Secret_PSW_DEF_Base.srcs/sources_1/new/CLK_CONTROL.vhd" \
"../../../../Secret_PSW_DEF_Base.srcs/sim_1/new/CLK_CONTROL_tb.vhd" \

# Do not sort compile order
nosort
