A FIR filter cascade design with optional latency insensitive implementation.

This is the main design evaluated in:

    K. E. Murray and V. Betz, "Quantifying the Cost and Benefit of Latency 
        Insensitive Communication on FPGAs", In Proceedings of the 2014 
        ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
        (FPGA '14), 2014, 223-232.

