Running: xsim.dir/fpga_design_wrapper_func_synth/xsimk.exe -simmode gui -wdb fpga_design_wrapper_func_synth.wdb -simrunnum 0 -socket 64969
Design successfully loaded
Design Loading Memory Usage: 5452 KB (Peak: 5452 KB)
Design Loading CPU Usage: 46 ms
Simulation completed
Simulation Memory Usage: 6656 KB (Peak: 6656 KB)
Simulation CPU Usage: 124 ms
