{
  "module_name": "rohm-bd71815.h",
  "hash_id": "a697400880ab18b4e7df81d8855a1a62c3c0b10a64195b58c74f88d394ba7f07",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rohm-bd71815.h",
  "human_readable_source": " \n \n\n#ifndef _MFD_BD71815_H\n#define _MFD_BD71815_H\n\n#include <linux/regmap.h>\n\nenum {\n\tBD71815_BUCK1\t=\t0,\n\tBD71815_BUCK2,\n\tBD71815_BUCK3,\n\tBD71815_BUCK4,\n\tBD71815_BUCK5,\n\t \n\tBD71815_LDO1,\n\tBD71815_LDO2,\n\tBD71815_LDO3,\n\t \n\tBD71815_LDO4,\n\tBD71815_LDO5,\n\t \n\tBD71815_LDODVREF,\n\t \n\tBD71815_LDOLPSR,\n\tBD71815_WLED,\n\tBD71815_REGULATOR_CNT,\n};\n\n#define BD71815_SUPPLY_STATE_ENABLED    0x1\n\nenum {\n\tBD71815_REG_DEVICE\t\t= 0,\n\tBD71815_REG_PWRCTRL,\n\tBD71815_REG_BUCK1_MODE,\n\tBD71815_REG_BUCK2_MODE,\n\tBD71815_REG_BUCK3_MODE,\n\tBD71815_REG_BUCK4_MODE,\n\tBD71815_REG_BUCK5_MODE,\n\tBD71815_REG_BUCK1_VOLT_H,\n\tBD71815_REG_BUCK1_VOLT_L,\n\tBD71815_REG_BUCK2_VOLT_H,\n\tBD71815_REG_BUCK2_VOLT_L,\n\tBD71815_REG_BUCK3_VOLT,\n\tBD71815_REG_BUCK4_VOLT,\n\tBD71815_REG_BUCK5_VOLT,\n\tBD71815_REG_LED_CTRL,\n\tBD71815_REG_LED_DIMM,\n\tBD71815_REG_LDO_MODE1,\n\tBD71815_REG_LDO_MODE2,\n\tBD71815_REG_LDO_MODE3,\n\tBD71815_REG_LDO_MODE4,\n\tBD71815_REG_LDO1_VOLT,\n\tBD71815_REG_LDO2_VOLT,\n\tBD71815_REG_LDO3_VOLT,\n\tBD71815_REG_LDO4_VOLT,\n\tBD71815_REG_LDO5_VOLT_H,\n\tBD71815_REG_LDO5_VOLT_L,\n\tBD71815_REG_BUCK_PD_DIS,\n\tBD71815_REG_LDO_PD_DIS,\n\tBD71815_REG_GPO,\n\tBD71815_REG_OUT32K,\n\tBD71815_REG_SEC,\n\tBD71815_REG_MIN,\n\tBD71815_REG_HOUR,\n\tBD71815_REG_WEEK,\n\tBD71815_REG_DAY,\n\tBD71815_REG_MONTH,\n\tBD71815_REG_YEAR,\n\tBD71815_REG_ALM0_SEC,\n\n\tBD71815_REG_ALM1_SEC\t\t= 0x2C,\n\n\tBD71815_REG_ALM0_MASK\t\t= 0x33,\n\tBD71815_REG_ALM1_MASK,\n\tBD71815_REG_ALM2,\n\tBD71815_REG_TRIM,\n\tBD71815_REG_CONF,\n\tBD71815_REG_SYS_INIT,\n\tBD71815_REG_CHG_STATE,\n\tBD71815_REG_CHG_LAST_STATE,\n\tBD71815_REG_BAT_STAT,\n\tBD71815_REG_DCIN_STAT,\n\tBD71815_REG_VSYS_STAT,\n\tBD71815_REG_CHG_STAT,\n\tBD71815_REG_CHG_WDT_STAT,\n\tBD71815_REG_BAT_TEMP,\n\tBD71815_REG_IGNORE_0,\n\tBD71815_REG_INHIBIT_0,\n\tBD71815_REG_DCIN_CLPS,\n\tBD71815_REG_VSYS_REG,\n\tBD71815_REG_VSYS_MAX,\n\tBD71815_REG_VSYS_MIN,\n\tBD71815_REG_CHG_SET1,\n\tBD71815_REG_CHG_SET2,\n\tBD71815_REG_CHG_WDT_PRE,\n\tBD71815_REG_CHG_WDT_FST,\n\tBD71815_REG_CHG_IPRE,\n\tBD71815_REG_CHG_IFST,\n\tBD71815_REG_CHG_IFST_TERM,\n\tBD71815_REG_CHG_VPRE,\n\tBD71815_REG_CHG_VBAT_1,\n\tBD71815_REG_CHG_VBAT_2,\n\tBD71815_REG_CHG_VBAT_3,\n\tBD71815_REG_CHG_LED_1,\n\tBD71815_REG_VF_TH,\n\tBD71815_REG_BAT_SET_1,\n\tBD71815_REG_BAT_SET_2,\n\tBD71815_REG_BAT_SET_3,\n\tBD71815_REG_ALM_VBAT_TH_U,\n\tBD71815_REG_ALM_VBAT_TH_L,\n\tBD71815_REG_ALM_DCIN_TH,\n\tBD71815_REG_ALM_VSYS_TH,\n\tBD71815_REG_VM_IBAT_U,\n\tBD71815_REG_VM_IBAT_L,\n\tBD71815_REG_VM_VBAT_U,\n\tBD71815_REG_VM_VBAT_L,\n\tBD71815_REG_VM_BTMP,\n\tBD71815_REG_VM_VTH,\n\tBD71815_REG_VM_DCIN_U,\n\tBD71815_REG_VM_DCIN_L,\n\tBD71815_REG_VM_VSYS,\n\tBD71815_REG_VM_VF,\n\tBD71815_REG_VM_OCI_PRE_U,\n\tBD71815_REG_VM_OCI_PRE_L,\n\tBD71815_REG_VM_OCV_PRE_U,\n\tBD71815_REG_VM_OCV_PRE_L,\n\tBD71815_REG_VM_OCI_PST_U,\n\tBD71815_REG_VM_OCI_PST_L,\n\tBD71815_REG_VM_OCV_PST_U,\n\tBD71815_REG_VM_OCV_PST_L,\n\tBD71815_REG_VM_SA_VBAT_U,\n\tBD71815_REG_VM_SA_VBAT_L,\n\tBD71815_REG_VM_SA_IBAT_U,\n\tBD71815_REG_VM_SA_IBAT_L,\n\tBD71815_REG_CC_CTRL,\n\tBD71815_REG_CC_BATCAP1_TH_U,\n\tBD71815_REG_CC_BATCAP1_TH_L,\n\tBD71815_REG_CC_BATCAP2_TH_U,\n\tBD71815_REG_CC_BATCAP2_TH_L,\n\tBD71815_REG_CC_BATCAP3_TH_U,\n\tBD71815_REG_CC_BATCAP3_TH_L,\n\tBD71815_REG_CC_STAT,\n\tBD71815_REG_CC_CCNTD_3,\n\tBD71815_REG_CC_CCNTD_2,\n\tBD71815_REG_CC_CCNTD_1,\n\tBD71815_REG_CC_CCNTD_0,\n\tBD71815_REG_CC_CURCD_U,\n\tBD71815_REG_CC_CURCD_L,\n\tBD71815_REG_VM_OCUR_THR_1,\n\tBD71815_REG_VM_OCUR_DUR_1,\n\tBD71815_REG_VM_OCUR_THR_2,\n\tBD71815_REG_VM_OCUR_DUR_2,\n\tBD71815_REG_VM_OCUR_THR_3,\n\tBD71815_REG_VM_OCUR_DUR_3,\n\tBD71815_REG_VM_OCUR_MON,\n\tBD71815_REG_VM_BTMP_OV_THR,\n\tBD71815_REG_VM_BTMP_OV_DUR,\n\tBD71815_REG_VM_BTMP_LO_THR,\n\tBD71815_REG_VM_BTMP_LO_DUR,\n\tBD71815_REG_VM_BTMP_MON,\n\tBD71815_REG_INT_EN_01,\n\n\tBD71815_REG_INT_EN_11\t\t= 0x95,\n\tBD71815_REG_INT_EN_12,\n\tBD71815_REG_INT_STAT,\n\tBD71815_REG_INT_STAT_01,\n\tBD71815_REG_INT_STAT_02,\n\tBD71815_REG_INT_STAT_03,\n\tBD71815_REG_INT_STAT_04,\n\tBD71815_REG_INT_STAT_05,\n\tBD71815_REG_INT_STAT_06,\n\tBD71815_REG_INT_STAT_07,\n\tBD71815_REG_INT_STAT_08,\n\tBD71815_REG_INT_STAT_09,\n\tBD71815_REG_INT_STAT_10,\n\tBD71815_REG_INT_STAT_11,\n\tBD71815_REG_INT_STAT_12,\n\tBD71815_REG_INT_UPDATE,\n\n\tBD71815_REG_VM_VSYS_U\t\t= 0xC0,\n\tBD71815_REG_VM_VSYS_L,\n\tBD71815_REG_VM_SA_VSYS_U,\n\tBD71815_REG_VM_SA_VSYS_L,\n\n\tBD71815_REG_VM_SA_IBAT_MIN_U\t= 0xD0,\n\tBD71815_REG_VM_SA_IBAT_MIN_L,\n\tBD71815_REG_VM_SA_IBAT_MAX_U,\n\tBD71815_REG_VM_SA_IBAT_MAX_L,\n\tBD71815_REG_VM_SA_VBAT_MIN_U,\n\tBD71815_REG_VM_SA_VBAT_MIN_L,\n\tBD71815_REG_VM_SA_VBAT_MAX_U,\n\tBD71815_REG_VM_SA_VBAT_MAX_L,\n\tBD71815_REG_VM_SA_VSYS_MIN_U,\n\tBD71815_REG_VM_SA_VSYS_MIN_L,\n\tBD71815_REG_VM_SA_VSYS_MAX_U,\n\tBD71815_REG_VM_SA_VSYS_MAX_L,\n\tBD71815_REG_VM_SA_MINMAX_CLR,\n\n\tBD71815_REG_REX_CCNTD_3\t\t= 0xE0,\n\tBD71815_REG_REX_CCNTD_2,\n\tBD71815_REG_REX_CCNTD_1,\n\tBD71815_REG_REX_CCNTD_0,\n\tBD71815_REG_REX_SA_VBAT_U,\n\tBD71815_REG_REX_SA_VBAT_L,\n\tBD71815_REG_REX_CTRL_1,\n\tBD71815_REG_REX_CTRL_2,\n\tBD71815_REG_FULL_CCNTD_3,\n\tBD71815_REG_FULL_CCNTD_2,\n\tBD71815_REG_FULL_CCNTD_1,\n\tBD71815_REG_FULL_CCNTD_0,\n\tBD71815_REG_FULL_CTRL,\n\n\tBD71815_REG_CCNTD_CHG_3\t\t= 0xF0,\n\tBD71815_REG_CCNTD_CHG_2,\n\n\tBD71815_REG_TEST_MODE\t\t= 0xFE,\n\tBD71815_MAX_REGISTER,\n};\n\n \n#define BD71815_BUCK_RAMPRATE_MASK\t\t0xC0\n#define BD71815_BUCK_RAMPRATE_10P00MV\t\t0x0\n#define BD71815_BUCK_RAMPRATE_5P00MV\t\t0x01\n#define BD71815_BUCK_RAMPRATE_2P50MV\t\t0x02\n#define BD71815_BUCK_RAMPRATE_1P25MV\t\t0x03\n\n#define BD71815_BUCK_PWM_FIXED\t\t\tBIT(4)\n#define BD71815_BUCK_SNVS_ON\t\t\tBIT(3)\n#define BD71815_BUCK_RUN_ON\t\t\tBIT(2)\n#define BD71815_BUCK_LPSR_ON\t\t\tBIT(1)\n#define BD71815_BUCK_SUSP_ON\t\t\tBIT(0)\n\n \n#define BD71815_BUCK_DVSSEL\t\t\tBIT(7)\n#define BD71815_BUCK_STBY_DVS\t\t\tBIT(6)\n#define BD71815_VOLT_MASK\t\t\t0x3F\n#define BD71815_BUCK1_H_DEFAULT\t\t\t0x14\n#define BD71815_BUCK1_L_DEFAULT\t\t\t0x14\n\n \n#define BD71815_BUCK2_H_DEFAULT\t\t\t0x14\n#define BD71815_BUCK2_L_DEFAULT\t\t\t0x14\n\n \n \n#define LED_DIMM_MASK\t\t\t\t0x3f\n \n#define LED_CHGDONE_EN\t\t\t\tBIT(4)\n#define LED_RUN_ON\t\t\t\tBIT(2)\n#define LED_LPSR_ON\t\t\t\tBIT(1)\n#define LED_SUSP_ON\t\t\t\tBIT(0)\n\n \n#define LDO1_EN\t\t\t\t\tBIT(0)\n#define LDO2_EN\t\t\t\t\tBIT(1)\n#define LDO3_EN\t\t\t\t\tBIT(2)\n#define DVREF_EN\t\t\t\tBIT(3)\n#define VOSNVS_SW_EN\t\t\t\tBIT(4)\n\n \n#define LDO1_SNVS_ON\t\t\t\tBIT(7)\n#define LDO1_RUN_ON\t\t\t\tBIT(6)\n#define LDO1_LPSR_ON\t\t\t\tBIT(5)\n#define LDO1_SUSP_ON\t\t\t\tBIT(4)\n \n#define LDO4_MODE_MASK\t\t\t\tBIT(3)\n#define LDO4_MODE_I2C\t\t\t\tBIT(3)\n#define LDO4_MODE_GPIO\t\t\t\t0\n \n#define LDO3_MODE_MASK\t\t\t\tBIT(2)\n#define LDO3_MODE_I2C\t\t\t\tBIT(2)\n#define LDO3_MODE_DCIN\t\t\t\t0\n\n \n#define LDO3_SNVS_ON\t\t\t\tBIT(7)\n#define LDO3_RUN_ON\t\t\t\tBIT(6)\n#define LDO3_LPSR_ON\t\t\t\tBIT(5)\n#define LDO3_SUSP_ON\t\t\t\tBIT(4)\n#define LDO2_SNVS_ON\t\t\t\tBIT(3)\n#define LDO2_RUN_ON\t\t\t\tBIT(2)\n#define LDO2_LPSR_ON\t\t\t\tBIT(1)\n#define LDO2_SUSP_ON\t\t\t\tBIT(0)\n\n\n \n#define LDO5_SNVS_ON\t\t\t\tBIT(7)\n#define LDO5_RUN_ON\t\t\t\tBIT(6)\n#define LDO5_LPSR_ON\t\t\t\tBIT(5)\n#define LDO5_SUSP_ON\t\t\t\tBIT(4)\n#define LDO4_SNVS_ON\t\t\t\tBIT(3)\n#define LDO4_RUN_ON\t\t\t\tBIT(2)\n#define LDO4_LPSR_ON\t\t\t\tBIT(1)\n#define LDO4_SUSP_ON\t\t\t\tBIT(0)\n\n \n#define DVREF_SNVS_ON\t\t\t\tBIT(7)\n#define DVREF_RUN_ON\t\t\t\tBIT(6)\n#define DVREF_LPSR_ON\t\t\t\tBIT(5)\n#define DVREF_SUSP_ON\t\t\t\tBIT(4)\n#define LDO_LPSR_SNVS_ON\t\t\tBIT(3)\n#define LDO_LPSR_RUN_ON\t\t\t\tBIT(2)\n#define LDO_LPSR_LPSR_ON\t\t\tBIT(1)\n#define LDO_LPSR_SUSP_ON\t\t\tBIT(0)\n\n \n#define OUT32K_EN\t\t\t\tBIT(0)\n#define OUT32K_MODE\t\t\t\tBIT(1)\n#define OUT32K_MODE_CMOS\t\t\tBIT(1)\n#define OUT32K_MODE_OPEN_DRAIN\t\t\t0\n\n \n#define BAT_DET\t\t\t\t\tBIT(5)\n#define BAT_DET_OFFSET\t\t\t\t5\n#define BAT_DET_DONE\t\t\t\tBIT(4)\n#define VBAT_OV\t\t\t\t\tBIT(3)\n#define DBAT_DET\t\t\t\tBIT(0)\n\n \n#define VBUS_DET\t\t\t\tBIT(0)\n\n#define BD71815_REG_RTC_START\t\t\tBD71815_REG_SEC\n#define BD71815_REG_RTC_ALM_START\t\tBD71815_REG_ALM0_SEC\n\n \n#define A0_ONESEC\t\t\t\tBIT(7)\n\n \n#define ALMALE\t\t\t\t\tBIT(0)\n\n \n#define DCIN_MON_DET\t\t\t\tBIT(1)\n#define DCIN_MON_RES\t\t\t\tBIT(0)\n#define POWERON_LONG\t\t\t\tBIT(2)\n#define POWERON_MID\t\t\t\tBIT(3)\n#define POWERON_SHORT\t\t\t\tBIT(4)\n#define POWERON_PRESS\t\t\t\tBIT(5)\n\n \n#define VBAT_MON_DET\t\t\t\tBIT(1)\n#define VBAT_MON_RES\t\t\t\tBIT(0)\n\n \n#define\tINT_STAT_11_VF_DET\t\t\tBIT(7)\n#define\tINT_STAT_11_VF_RES\t\t\tBIT(6)\n#define\tINT_STAT_11_VF125_DET\t\t\tBIT(5)\n#define\tINT_STAT_11_VF125_RES\t\t\tBIT(4)\n#define\tINT_STAT_11_OVTMP_DET\t\t\tBIT(3)\n#define\tINT_STAT_11_OVTMP_RES\t\t\tBIT(2)\n#define\tINT_STAT_11_LOTMP_DET\t\t\tBIT(1)\n#define\tINT_STAT_11_LOTMP_RES\t\t\tBIT(0)\n\n#define VBAT_MON_DET\t\t\t\tBIT(1)\n#define VBAT_MON_RES\t\t\t\tBIT(0)\n\n \n#define RESTARTEN\t\t\t\tBIT(0)\n\n \n#define READY_FORCE_LOW\t\t\t\tBIT(2)\n#define BD71815_GPIO_DRIVE_MASK\t\t\tBIT(4)\n#define BD71815_GPIO_OPEN_DRAIN\t\t\t0\n#define BD71815_GPIO_CMOS\t\t\tBIT(4)\n\n \nenum {\n\tBD71815_INT_EN_01_BUCKAST_MASK\t=\t0x0F,\n\tBD71815_INT_EN_02_DCINAST_MASK\t=\t0x3E,\n\tBD71815_INT_EN_03_DCINAST_MASK\t=\t0x3F,\n\tBD71815_INT_EN_04_VSYSAST_MASK\t=\t0xCF,\n\tBD71815_INT_EN_05_CHGAST_MASK\t=\t0xFC,\n\tBD71815_INT_EN_06_BATAST_MASK\t=\t0xF3,\n\tBD71815_INT_EN_07_BMONAST_MASK\t=\t0xFE,\n\tBD71815_INT_EN_08_BMONAST_MASK\t=\t0x03,\n\tBD71815_INT_EN_09_BMONAST_MASK\t=\t0x07,\n\tBD71815_INT_EN_10_BMONAST_MASK\t=\t0x3F,\n\tBD71815_INT_EN_11_TMPAST_MASK\t=\t0xFF,\n\tBD71815_INT_EN_12_ALMAST_MASK\t=\t0x07,\n};\n \nenum {\n\t \n\tBD71815_INT_BUCK1_OCP,\n\tBD71815_INT_BUCK2_OCP,\n\tBD71815_INT_BUCK3_OCP,\n\tBD71815_INT_BUCK4_OCP,\n\tBD71815_INT_BUCK5_OCP,\n\tBD71815_INT_LED_OVP,\n\tBD71815_INT_LED_OCP,\n\tBD71815_INT_LED_SCP,\n\t \n\tBD71815_INT_DCIN_RMV,\n\tBD71815_INT_CLPS_OUT,\n\tBD71815_INT_CLPS_IN,\n\tBD71815_INT_DCIN_OVP_RES,\n\tBD71815_INT_DCIN_OVP_DET,\n\t \n\tBD71815_INT_DCIN_MON_RES,\n\tBD71815_INT_DCIN_MON_DET,\n\tBD71815_INT_WDOG,\n\t \n\tBD71815_INT_VSYS_UV_RES,\n\tBD71815_INT_VSYS_UV_DET,\n\tBD71815_INT_VSYS_LOW_RES,\n\tBD71815_INT_VSYS_LOW_DET,\n\tBD71815_INT_VSYS_MON_RES,\n\tBD71815_INT_VSYS_MON_DET,\n\t \n\tBD71815_INT_CHG_WDG_TEMP,\n\tBD71815_INT_CHG_WDG_TIME,\n\tBD71815_INT_CHG_RECHARGE_RES,\n\tBD71815_INT_CHG_RECHARGE_DET,\n\tBD71815_INT_CHG_RANGED_TEMP_TRANSITION,\n\tBD71815_INT_CHG_STATE_TRANSITION,\n\t \n\tBD71815_INT_BAT_TEMP_NORMAL,\n\tBD71815_INT_BAT_TEMP_ERANGE,\n\tBD71815_INT_BAT_REMOVED,\n\tBD71815_INT_BAT_DETECTED,\n\tBD71815_INT_THERM_REMOVED,\n\tBD71815_INT_THERM_DETECTED,\n\t \n\tBD71815_INT_BAT_DEAD,\n\tBD71815_INT_BAT_SHORTC_RES,\n\tBD71815_INT_BAT_SHORTC_DET,\n\tBD71815_INT_BAT_LOW_VOLT_RES,\n\tBD71815_INT_BAT_LOW_VOLT_DET,\n\tBD71815_INT_BAT_OVER_VOLT_RES,\n\tBD71815_INT_BAT_OVER_VOLT_DET,\n\t \n\tBD71815_INT_BAT_MON_RES,\n\tBD71815_INT_BAT_MON_DET,\n\t \n\tBD71815_INT_BAT_CC_MON1,\n\tBD71815_INT_BAT_CC_MON2,\n\tBD71815_INT_BAT_CC_MON3,\n\t \n\tBD71815_INT_BAT_OVER_CURR_1_RES,\n\tBD71815_INT_BAT_OVER_CURR_1_DET,\n\tBD71815_INT_BAT_OVER_CURR_2_RES,\n\tBD71815_INT_BAT_OVER_CURR_2_DET,\n\tBD71815_INT_BAT_OVER_CURR_3_RES,\n\tBD71815_INT_BAT_OVER_CURR_3_DET,\n\t \n\tBD71815_INT_TEMP_BAT_LOW_RES,\n\tBD71815_INT_TEMP_BAT_LOW_DET,\n\tBD71815_INT_TEMP_BAT_HI_RES,\n\tBD71815_INT_TEMP_BAT_HI_DET,\n\tBD71815_INT_TEMP_CHIP_OVER_125_RES,\n\tBD71815_INT_TEMP_CHIP_OVER_125_DET,\n\tBD71815_INT_TEMP_CHIP_OVER_VF_RES,\n\tBD71815_INT_TEMP_CHIP_OVER_VF_DET,\n\t \n\tBD71815_INT_RTC0,\n\tBD71815_INT_RTC1,\n\tBD71815_INT_RTC2,\n};\n\n#define BD71815_INT_BUCK1_OCP_MASK\t\t\tBIT(0)\n#define BD71815_INT_BUCK2_OCP_MASK\t\t\tBIT(1)\n#define BD71815_INT_BUCK3_OCP_MASK\t\t\tBIT(2)\n#define BD71815_INT_BUCK4_OCP_MASK\t\t\tBIT(3)\n#define BD71815_INT_BUCK5_OCP_MASK\t\t\tBIT(4)\n#define BD71815_INT_LED_OVP_MASK\t\t\tBIT(5)\n#define BD71815_INT_LED_OCP_MASK\t\t\tBIT(6)\n#define BD71815_INT_LED_SCP_MASK\t\t\tBIT(7)\n\n#define BD71815_INT_DCIN_RMV_MASK\t\t\tBIT(1)\n#define BD71815_INT_CLPS_OUT_MASK\t\t\tBIT(2)\n#define BD71815_INT_CLPS_IN_MASK\t\t\tBIT(3)\n#define BD71815_INT_DCIN_OVP_RES_MASK\t\t\tBIT(4)\n#define BD71815_INT_DCIN_OVP_DET_MASK\t\t\tBIT(5)\n\n#define BD71815_INT_DCIN_MON_RES_MASK\t\t\tBIT(0)\n#define BD71815_INT_DCIN_MON_DET_MASK\t\t\tBIT(1)\n#define BD71815_INT_WDOG_MASK\t\t\t\tBIT(6)\n\n#define BD71815_INT_VSYS_UV_RES_MASK\t\t\tBIT(0)\n#define BD71815_INT_VSYS_UV_DET_MASK\t\t\tBIT(1)\n#define BD71815_INT_VSYS_LOW_RES_MASK\t\t\tBIT(2)\n#define BD71815_INT_VSYS_LOW_DET_MASK\t\t\tBIT(3)\n#define BD71815_INT_VSYS_MON_RES_MASK\t\t\tBIT(6)\n#define BD71815_INT_VSYS_MON_DET_MASK\t\t\tBIT(7)\n\n#define BD71815_INT_CHG_WDG_TEMP_MASK\t\t\tBIT(2)\n#define BD71815_INT_CHG_WDG_TIME_MASK\t\t\tBIT(3)\n#define BD71815_INT_CHG_RECHARGE_RES_MASK\t\tBIT(4)\n#define BD71815_INT_CHG_RECHARGE_DET_MASK\t\tBIT(5)\n#define BD71815_INT_CHG_RANGED_TEMP_TRANSITION_MASK\tBIT(6)\n#define BD71815_INT_CHG_STATE_TRANSITION_MASK\t\tBIT(7)\n\n#define BD71815_INT_BAT_TEMP_NORMAL_MASK\t\tBIT(0)\n#define BD71815_INT_BAT_TEMP_ERANGE_MASK\t\tBIT(1)\n#define BD71815_INT_BAT_REMOVED_MASK\t\t\tBIT(4)\n#define BD71815_INT_BAT_DETECTED_MASK\t\t\tBIT(5)\n#define BD71815_INT_THERM_REMOVED_MASK\t\t\tBIT(6)\n#define BD71815_INT_THERM_DETECTED_MASK\t\t\tBIT(7)\n\n#define BD71815_INT_BAT_DEAD_MASK\t\t\tBIT(1)\n#define BD71815_INT_BAT_SHORTC_RES_MASK\t\t\tBIT(2)\n#define BD71815_INT_BAT_SHORTC_DET_MASK\t\t\tBIT(3)\n#define BD71815_INT_BAT_LOW_VOLT_RES_MASK\t\tBIT(4)\n#define BD71815_INT_BAT_LOW_VOLT_DET_MASK\t\tBIT(5)\n#define BD71815_INT_BAT_OVER_VOLT_RES_MASK\t\tBIT(6)\n#define BD71815_INT_BAT_OVER_VOLT_DET_MASK\t\tBIT(7)\n\n#define BD71815_INT_BAT_MON_RES_MASK\t\t\tBIT(0)\n#define BD71815_INT_BAT_MON_DET_MASK\t\t\tBIT(1)\n\n#define BD71815_INT_BAT_CC_MON1_MASK\t\t\tBIT(0)\n#define BD71815_INT_BAT_CC_MON2_MASK\t\t\tBIT(1)\n#define BD71815_INT_BAT_CC_MON3_MASK\t\t\tBIT(2)\n\n#define BD71815_INT_BAT_OVER_CURR_1_RES_MASK\t\tBIT(0)\n#define BD71815_INT_BAT_OVER_CURR_1_DET_MASK\t\tBIT(1)\n#define BD71815_INT_BAT_OVER_CURR_2_RES_MASK\t\tBIT(2)\n#define BD71815_INT_BAT_OVER_CURR_2_DET_MASK\t\tBIT(3)\n#define BD71815_INT_BAT_OVER_CURR_3_RES_MASK\t\tBIT(4)\n#define BD71815_INT_BAT_OVER_CURR_3_DET_MASK\t\tBIT(5)\n\n#define BD71815_INT_TEMP_BAT_LOW_RES_MASK\t\tBIT(0)\n#define BD71815_INT_TEMP_BAT_LOW_DET_MASK\t\tBIT(1)\n#define BD71815_INT_TEMP_BAT_HI_RES_MASK\t\tBIT(2)\n#define BD71815_INT_TEMP_BAT_HI_DET_MASK\t\tBIT(3)\n#define BD71815_INT_TEMP_CHIP_OVER_125_RES_MASK\t\tBIT(4)\n#define BD71815_INT_TEMP_CHIP_OVER_125_DET_MASK\t\tBIT(5)\n#define BD71815_INT_TEMP_CHIP_OVER_VF_RES_MASK\t\tBIT(6)\n#define BD71815_INT_TEMP_CHIP_OVER_VF_DET_MASK\t\tBIT(7)\n\n#define BD71815_INT_RTC0_MASK\t\t\t\tBIT(0)\n#define BD71815_INT_RTC1_MASK\t\t\t\tBIT(1)\n#define BD71815_INT_RTC2_MASK\t\t\t\tBIT(2)\n\n \n#define CCNTRST\t\t\t\t\t\t0x80\n#define CCNTENB\t\t\t\t\t\t0x40\n#define CCCALIB\t\t\t\t\t\t0x20\n\n \n#define CURDIR_Discharging\t\t\t\t0x8000\n\n \n#define IBAT_SA_DIR_Discharging\t\t\t\t0x8000\n\n \n#define REX_CLR\t\t\t\t\t\tBIT(4)\n\n \n#define REX_PMU_STATE_MASK\t\t\t\tBIT(2)\n\n \n#define CHGDONE_LED_EN\t\t\t\t\tBIT(4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}