#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Dec 23 19:59:55 2017
# Process ID: 5168
# Current directory: E:/vivado project/myY-86/myY-86.runs/contructure_setRegIO_0_0_synth_1
# Command line: vivado.exe -log contructure_setRegIO_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source contructure_setRegIO_0_0.tcl
# Log file: E:/vivado project/myY-86/myY-86.runs/contructure_setRegIO_0_0_synth_1/contructure_setRegIO_0_0.vds
# Journal file: E:/vivado project/myY-86/myY-86.runs/contructure_setRegIO_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source contructure_setRegIO_0_0.tcl -notrace
Command: synth_design -top contructure_setRegIO_0_0 -part xc7a15tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9328 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 314.332 ; gain = 78.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contructure_setRegIO_0_0' [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_setRegIO_0_0/synth/contructure_setRegIO_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'setRegIO' [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:24]
WARNING: [Synth 8-151] case item 32'b01000000001000000110000010100000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:35]
WARNING: [Synth 8-151] case item 32'b00000000000000001011000010010000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:39]
WARNING: [Synth 8-151] case item 16'b0011000001100000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:54]
WARNING: [Synth 8-151] case item 32'b00000000001000000011000001100000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:69]
WARNING: [Synth 8-151] case item 32'b10100000101100001000000010010000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:73]
WARNING: [Synth 8-151] case item 16'b0101000010110000 is unreachable [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:88]
INFO: [Synth 8-256] done synthesizing module 'setRegIO' (1#1) [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v:24]
INFO: [Synth 8-256] done synthesizing module 'contructure_setRegIO_0_0' (2#1) [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_setRegIO_0_0/synth/contructure_setRegIO_0_0.v:57]
WARNING: [Synth 8-3331] design setRegIO has unconnected port icode[3]
WARNING: [Synth 8-3331] design setRegIO has unconnected port icode[2]
WARNING: [Synth 8-3331] design setRegIO has unconnected port icode[1]
WARNING: [Synth 8-3331] design setRegIO has unconnected port icode[0]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcA[3]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcA[2]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcA[1]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcA[0]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcB[3]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcB[2]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcB[1]
WARNING: [Synth 8-3331] design setRegIO has unconnected port srcB[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 353.406 ; gain = 117.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 353.406 ; gain = 117.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 353.406 ; gain = 117.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 353.406 ; gain = 117.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-3
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design contructure_setRegIO_0_0 has an empty top module
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcA[3] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcA[2] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcA[1] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcA[0] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcB[3] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcB[2] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcB[1] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_srcB[0] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstE[3] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstE[2] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstE[1] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstE[0] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstM[3] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstM[2] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstM[1] driven by constant 1
INFO: [Synth 8-3917] design contructure_setRegIO_0_0 has port d_dstM[0] driven by constant 1
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port icode[3]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port icode[2]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port icode[1]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port icode[0]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcA[3]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcA[2]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcA[1]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcA[0]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcB[3]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcB[2]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcB[1]
WARNING: [Synth 8-3331] design contructure_setRegIO_0_0 has unconnected port srcB[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 456.773 ; gain = 220.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 456.773 ; gain = 220.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 460.250 ; gain = 224.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 547.570 ; gain = 311.473
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_setRegIO_0_0_synth_1/contructure_setRegIO_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 920.652 ; gain = 373.082
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_setRegIO_0_0_synth_1/contructure_setRegIO_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 920.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 20:00:56 2017...
