<dec f='llvm/llvm/include/llvm/IR/Instructions.h' l='713' type='4'/>
<doc f='llvm/llvm/include/llvm/IR/Instructions.h' l='712'>/// *p = ~(old &amp; v)</doc>
<use f='llvm/clang/lib/CodeGen/CGAtomic.cpp' l='659' u='r' c='_ZL12EmitAtomicOpRN5clang7CodeGen15CodeGenFunctionEPNS_10AtomicExprENS0_7AddressES5_S5_S5_PN4llvm5ValueES8_mNS6_14AtomicOrderingEh'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='2867' u='r' c='_ZN5clang7CodeGen15CodeGenFunction15EmitBuiltinExprENS_10GlobalDeclEjPKNS_8CallExprENS0_15ReturnValueSlotE'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='2919' u='r' c='_ZN5clang7CodeGen15CodeGenFunction15EmitBuiltinExprENS_10GlobalDeclEjPKNS_8CallExprENS0_15ReturnValueSlotE'/>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='7059' u='r' c='_ZN4llvm8LLParser14ParseAtomicRMWERPNS_11InstructionERNS0_16PerFunctionStateE'/>
<use f='llvm/llvm/lib/Bitcode/Reader/BitcodeReader.cpp' l='1035' u='r' c='_ZL22getDecodedRMWOperationj'/>
<use f='llvm/llvm/lib/Bitcode/Writer/BitcodeWriter.cpp' l='557' c='_ZL22getEncodedRMWOperationN4llvm13AtomicRMWInst5BinOpE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='537' c='_ZL15performAtomicOpN4llvm13AtomicRMWInst5BinOpERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES8_'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='706' c='_ZL21performMaskedAtomicOpN4llvm13AtomicRMWInst5BinOpERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES8_S8_RKN12_GLOBAL2516351'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1555' c='_ZL13GetRMWLibcallN4llvm13AtomicRMWInst5BinOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1635' c='_ZN4llvm12IRTranslator18translateAtomicRMWERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='4596' c='_ZN4llvm19SelectionDAGBuilder14visitAtomicRMWERKNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3849' u='r' c='LLVMBuildAtomicRMW'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='1537' c='_ZN4llvm13AtomicRMWInst16getOperationNameENS0_5BinOpE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11782' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4735' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25851' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/Instrumentation/ThreadSanitizer.cpp' l='248' u='r' c='_ZN12_GLOBAL__N_115ThreadSanitizer19initializeCallbacksERN4llvm6ModuleE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LowerAtomic.cpp' l='64' c='_ZL18LowerAtomicRMWInstPN4llvm13AtomicRMWInstE'/>
