# AT21CS11 EEPROM Emulation on Puya PY32F0xx

This repository contains an **AT21CS11 EEPROM emulator over SWI (Single-Wire Interface)** implemented on the **Puya PY32F0xx** Cortex-M0+ microcontroller using **LL (Low Layer)** drivers.

It uses precise timing and GPIO polling to emulate the behavior of the original IC, responding to commands like manufacturer ID query and memory access. The internal EEPROM buffer persists across resets by placing it in a dedicated flash section that isn't erased during firmware updates.

ğŸ”— [GitHub Repository](https://github.com/jjsch-dev/at21cs11-eeprom-emulator)

The project emulates basic commands like:
- EEPROM read/write
- Manufacturer ID query
- Start/stop condition detection for host communication
- ACK/NACK handling
- Bit-level timing control via polling and manual GPIO toggling

All global state transitions are handled in the main loop with precise Âµs-level timing to mimic the behavior of the original IC.

---

## ğŸ“¦ Features

- âœ… Bit-banged SWI protocol implementation
- âœ… Supports command decoding for:
  - `OPCODE_MANUFACTURER_ID`
  - `OPCODE_EEPROM_ACCESS`
- âœ… ACK/NACK handling without external hardware
- âœ… Precise Âµs-level timing control using TIM1
- âœ… Optional UART logging via `ENABLE_UART_DEBUG`
- âœ… Debug pin support via `ENABLE_DEBUG_PIN`
- âœ… EEPROM data stored in last flash page to survive firmware updates
- âœ… No HAL or RTOS dependencies â€” minimal and fast

---

## ğŸ–¼ï¸ Hardware Schematic

The following schematic illustrates the hardware connections for the AT21CS11 EEPROM emulator on the PY32F0xx microcontroller. This includes key components like the SWI interface, enable pin, debug pins, and pull-up resistors.

![AT21CS11 EEPROM Emulator Schematic](images/schematic.png)

> **Note**: The final version may adjust some details (e.g., power-on RC delay), but this provides a clear overview of the current design.

---

## ğŸ§° Hardware Requirements

| Component         | Description |
|------------------|-------------|
| MCU              | Puya PY32F002 series (tested on SOP8 package) |
| Clock Source     | Internal HSI oscillator set to 24 MHz |
| SWI Pin          | PA10 (open-drain output) |
| Enable Pin       | PA1 (active-low input) |
| Debug GPIO (opt) | PA3 (toggled during bit transitions for tracing) |
| UART TX (opt)    | PA2 (for debug logging at 115200 bps) |
| SWCLK / SWC      | PA14 (SWD clock for flashing and debugging) |
| SWDIO / SWD      | PA13 (SWD data I/O for flashing and debugging) |
| Pull-up resistor | 1 kÎ© on the SWI line |

> [!IMPORTANT]
> Last page of flash (e.g. `0x08004C00`) reserved for `eeprom_buffer`.

> âš ï¸ Important: The host must follow the expected bit timing. This code does not currently adapt dynamically to varying speeds.

---

## âš™ï¸ Software Requirements

- ARM GCC toolchain (`arm-none-eabi-gcc`)
- Makefile-based build system
- Programmer compatible with PY32 MCUs (e.g., `st-flash`, `pyOCD`, etc.)
- Linker support for section placement:
  ```bash
  -Wl,--section-start,.eeprom_data=0x08004C00

> [!NOTE]
> Ensure your startup code does NOT zero-initialize the .eeprom_data section.
> This allows you to persist EEPROM values across resets and firmware updates. 

---

## ğŸ“ File Structure

    .
    â”œâ”€â”€ build                   # Compiled files (alternatively `dist`)
    â”œâ”€â”€ docs                    # Documentation files (alternatively `doc`)
    â”œâ”€â”€ src                     # Source files (alternatively `lib` or `app`)
    â”œâ”€â”€ test                    # Automated tests (alternatively `spec` or `tests`)
    â”œâ”€â”€ tools                   # Tools and utilities
    â”œâ”€â”€ LICENSE
    â””â”€â”€ README.md
---

## âš™ï¸ Configuration Options
ENABLE_START_CONDITION_DETECT   # Enables timeout-based start condition detection
ENABLE_UART_DEBUG               # Enables UART-based logging via USART1
ENABLE_DEBUG_PIN                # Toggles a debug GPIO pin during operation

To configure pins:
// In main.c
#define SWI_PIN             LL_GPIO_PIN_10
#define SWI_GPIO_Port       GPIOA

#define ENABLE_PIN          LL_GPIO_PIN_1
#define ENABLE_GPIO_Port    GPIOA

#define DBG_PIN             LL_GPIO_PIN_14
#define DBG_GPIO_Port       GPIOA

---

### ğŸ“‘ Build & Flash Instructions

## ğŸ›  Build & Flash

1. **Clone the repository**

```bash
git clone https://github.com/jjsch-dev/at21cs11-eeprom-emulator.git
cd at21cs11-eeprom-emulator
```
2. **Build the project**

```bash
make
```
3. **Flash to the PY32F0xx device by SWD**

```bash
make flash
```

---

## ğŸ“ SWI Protocol Overview

The **AT21CS01/11 EEPROM device** operates as a slave device using a **single-wire digital serial interface (SWI)** to communicate with a host controller. The protocol is designed for simplicity and efficiency, utilizing an 8-bit data structure where power is provided via the SI/O pin.

During communication, the state of the SI/O pin during specific time intervals determines the interpretation of data. Each bit frame transmits one data bit, and after eight bits (one byte), the receiving device must respond with either an **Acknowledge (ACK)** or **No Acknowledge (NACK)** response bit during a ninth bit window.

---

### ğŸ“Š Types of Data Transmitted Over the SI/O Line

The following types of data are transmitted over the single-wire interface:

1. **Reset and Discovery Response**
   - Used by the master to reset the device and perform a general bus call to determine if any devices are present on the bus.
   - **Waveform**: ![Figure 4-1: Reset and Discovery Response Waveform](images/figure_4-1.png)

2. **Logic â€˜0â€™ or Acknowledge (ACK)**
   - Indicates a logic '0' or an ACK response.
   - **Waveform**: ![Figure 4-2: Logic â€˜0â€™ Input Condition Waveform](images/figure_4-2.png)

3. **Logic â€˜1â€™ or No Acknowledge (NACK)**
   - Indicates a logic '1' or a NACK response.
   - **Waveform**: ![Figure 4-3: Logic â€˜1â€™ Input Condition Waveform](images/figure_4-3.png)

4. **Start Condition**
   - Marks the beginning of a command sequence.
   - **Waveform**: ![Figure 4-4: Start Condition Waveform](images/figure_4-4.png)

5. **Stop Condition**
   - Marks the end of a command sequence.
   - **Waveform**: ![Figure 4-5: Stop Condition Waveform](images/figure_4-5.png)

---

## ğŸ“š Datasheet Reference

For full details on the **AT21CS11 EEPROM** and its **Single-Wire Interface (SWI)**, please refer to the official Microchip datasheet:

ğŸ“„ [AT21CS11 Datasheet](docs/Microchip-AT21CS11.pdf)

This document includes:
- Full electrical specifications
- Timing diagrams for all communication states (reset, discovery, ACK/NACK, start/stop)
- Memory map and command set
- Power-up and security register behavior

> ğŸ’¡ Tip: The timing thresholds used in this project (`THRESHOLD_RESET`, `THRESHOLD_BIT`, etc.) are derived from the timing diagrams in the datasheet. You may need to adjust them slightly depending on your host device's timing behavior.

---

### ğŸ“‘ Known Limitations

## âš ï¸ Known Limitations

- â— Polling-based design â€“ could be improved with DMA or interrupts
- â— Only one device address supported
- â— EEPROM writes do not include checksum or persistence management
- â— Host timing must be predictable and match expected thresholds

---

## ğŸš€ Future Improvements (Ideas)

- [ ] Add adaptive bit timing calibration
- [ ] Improve EEPROM persistence with CRC or wear leveling
- [ ] Support for security register access
- [ ] Implement proper USART TX FIFO for non-blocking debug prints
- [ ] Add Python script for EEPROM image generation
- [ ] Provide STM32CubeIDE project structure

---

## ğŸ“œ License

[MIT License](LICENSE) â€“ Â© jjsch-dev (2025)

You can freely use and modify this code as long as you include the original license.

## ğŸ§‘â€ğŸ’» Contributing

For contributions or improvements:
- Fork the project
- Create a new branch
- Submit a pull request

Or open issues or feature requests directly on the repository.

---

## ğŸ“¬ Contact & Credits

- **Author**: jjsch-dev  
- **Repository**: [GitHub Link](https://github.com/jjsch-dev/at21cs11-eeprom-emulator)

---
