Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Wed May 26 15:11:00 2021
| Host              : zxn running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file my_project_timing_summary_routed.rpt -pb my_project_timing_summary_routed.pb -rpx my_project_timing_summary_routed.rpx -warn_on_violation
| Design            : my_project
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (744)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1220)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (744)
--------------------------
 There are 744 register/latch pins with no clock driven by root clock pin: SYS_CLK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1220)
---------------------------------------------------
 There are 1220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.705        0.000                      0               100068        0.004        0.000                      0                99976        0.224        0.000                       0                 58164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gt_refclk_p                                                                                 {0.000 3.200}          6.400           156.250         
  qpll0clk_in[0]                                                                            {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      rx_core_clk_0                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_1                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_2                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_3                                                                         {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      tx_clk_out_0                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_1                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_2                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_3                                                                          {0.000 3.200}          6.400           156.250         
  qpll0refclk_in[0]                                                                         {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.970        0.000                      0                 1003        0.035        0.000                      0                 1003       15.832        0.000                       0                   519  
    rxoutclk_out[0]                                                                                                                                                                                                                           0.429        0.000                       0                     3  
      rx_core_clk_0                                                                               2.647        0.000                      0                 5810        0.030        0.000                      0                 5810        0.562        0.000                       0                  3256  
    rxoutclk_out[0]_1                                                                                                                                                                                                                         0.412        0.000                       0                     3  
      rx_core_clk_1                                                                               1.102        0.000                      0                11443        0.030        0.000                      0                11443        0.585        0.000                       0                  6709  
    rxoutclk_out[0]_2                                                                                                                                                                                                                         0.428        0.000                       0                     3  
      rx_core_clk_2                                                                               3.264        0.000                      0                 4878        0.030        0.000                      0                 4878        0.540        0.000                       0                  2709  
    rxoutclk_out[0]_3                                                                                                                                                                                                                         0.414        0.000                       0                     3  
      rx_core_clk_3                                                                               3.239        0.000                      0                 4184        0.031        0.000                      0                 4184        0.550        0.000                       0                  2257  
    txoutclk_out[0]                                                                                                                                                                                                                           0.227        0.000                       0                     3  
      tx_clk_out_0                                                                                2.473        0.000                      0                 8531        0.030        0.000                      0                 8530        0.317        0.000                       0                  4225  
    txoutclk_out[0]_1                                                                                                                                                                                                                         0.266        0.000                       0                     3  
      tx_clk_out_1                                                                                0.705        0.000                      0                17644        0.030        0.000                      0                17643        0.287        0.000                       0                 11908  
    txoutclk_out[0]_2                                                                                                                                                                                                                         0.245        0.000                       0                     3  
      tx_clk_out_2                                                                                2.481        0.000                      0                 8371        0.030        0.000                      0                 8370        0.320        0.000                       0                  4227  
    txoutclk_out[0]_3                                                                                                                                                                                                                         0.224        0.000                       0                     3  
      tx_clk_out_3                                                                                1.044        0.000                      0                35672        0.004        0.000                      0                35671        0.296        0.000                       0                 22330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tx_clk_out_3                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.611        0.000                      0                    8                                                                        
tx_clk_out_0                                                                                rx_core_clk_0                                                                                     5.461        0.000                      0                   22                                                                        
tx_clk_out_1                                                                                rx_core_clk_1                                                                                     4.166        0.000                      0                   60        0.031        0.000                      0                   48  
tx_clk_out_2                                                                                rx_core_clk_2                                                                                     2.871        0.000                      0                   50        0.797        0.000                      0                   48  
tx_clk_out_3                                                                                rx_core_clk_3                                                                                     5.428        0.000                      0                    2                                                                        
rx_core_clk_0                                                                               tx_clk_out_0                                                                                      5.605        0.000                      0                   21                                                                        
rx_core_clk_1                                                                               tx_clk_out_1                                                                                      5.644        0.000                      0                   11                                                                        
tx_clk_out_0                                                                                tx_clk_out_1                                                                                      4.493        0.000                      0                    1        0.541        0.000                      0                    1  
rx_core_clk_2                                                                               tx_clk_out_2                                                                                      6.139        0.000                      0                    1                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  tx_clk_out_3                                                                                     32.241        0.000                      0                    8                                                                        
rx_core_clk_3                                                                               tx_clk_out_3                                                                                      6.140        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.285        0.000                      0                  100        0.130        0.000                      0                  100  
**async_default**                                                                           rx_core_clk_0                                                                               rx_core_clk_0                                                                                     3.259        0.000                      0                  162        0.138        0.000                      0                  162  
**async_default**                                                                           rx_core_clk_1                                                                               rx_core_clk_1                                                                                     2.151        0.000                      0                  704        0.141        0.000                      0                  704  
**async_default**                                                                           rx_core_clk_2                                                                               rx_core_clk_2                                                                                     4.539        0.000                      0                  108        0.212        0.000                      0                  108  
**async_default**                                                                           rx_core_clk_3                                                                               rx_core_clk_3                                                                                     5.451        0.000                      0                   12        0.161        0.000                      0                   12  
**async_default**                                                                           tx_clk_out_0                                                                                tx_clk_out_0                                                                                      3.693        0.000                      0                  154        0.236        0.000                      0                  154  
**async_default**                                                                           tx_clk_out_1                                                                                tx_clk_out_1                                                                                      2.990        0.000                      0                  834        0.200        0.000                      0                  834  
**async_default**                                                                           tx_clk_out_2                                                                                tx_clk_out_2                                                                                      4.144        0.000                      0                  224        0.182        0.000                      0                  224  
**async_default**                                                                           tx_clk_out_3                                                                                tx_clk_out_3                                                                                      5.186        0.000                      0                  146        0.121        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 1.053ns (35.170%)  route 1.941ns (64.830%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.301     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y257        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     7.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     7.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.128    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.731    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X65Y257        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    37.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.574    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 29.970    

Slack (MET) :             29.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.107ns (37.273%)  route 1.863ns (62.727%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.232     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y257        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     7.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.026     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.128    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.731    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X65Y257        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.569    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.989    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.035ns (34.872%)  route 1.933ns (65.128%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.301     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y257        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     7.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.027     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.128    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.731    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X65Y257        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.570    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             30.030ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.991ns (34.149%)  route 1.911ns (65.851%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 36.804 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.002ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.279     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y256        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     7.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X65Y256        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.117    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y256        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.715    37.519    
                         clock uncertainty           -0.035    37.483    
    SLICE_X65Y256        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.542    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 30.030    

Slack (MET) :             30.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.040ns (36.945%)  route 1.775ns (63.055%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 36.817 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.002ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.143     7.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y257        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     7.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.130    36.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.731    37.548    
                         clock uncertainty           -0.035    37.513    
    SLICE_X64Y257        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.573    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 30.148    

Slack (MET) :             30.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.960ns (34.200%)  route 1.847ns (65.800%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 36.815 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.213     7.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y257        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     7.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.029     7.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.128    36.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.731    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X65Y257        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.570    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 30.153    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.960ns (35.178%)  route 1.769ns (64.822%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.002ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.519     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.134     7.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y257        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     7.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.030     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.132    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.788    37.607    
                         clock uncertainty           -0.035    37.572    
    SLICE_X64Y257        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    37.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.631    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.947ns (36.186%)  route 1.670ns (63.814%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.295ns (routing 0.002ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.002ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.295     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y257        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.574     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y261        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.206     5.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.512     6.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X63Y260        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     6.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X63Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.396     6.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y257        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     6.848 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.161     7.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X64Y256        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.191     7.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X64Y256        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.121    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y256        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.715    37.523    
                         clock uncertainty           -0.035    37.487    
    SLICE_X64Y256        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    37.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.546    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 30.319    

Slack (MET) :             30.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.636ns (26.847%)  route 1.733ns (73.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns = ( 36.821 - 33.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.002ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.291     4.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X74Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y249        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/Q
                         net (fo=5, routed)           0.257     4.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14]_0[0]
    SLICE_X74Y249        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.329     5.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X73Y249        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.337     5.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X74Y249        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.201     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.810     6.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X73Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.134    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X73Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.643    37.464    
                         clock uncertainty           -0.035    37.429    
    SLICE_X73Y248        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    37.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 30.404    

Slack (MET) :             30.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.636ns (26.847%)  route 1.733ns (73.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns = ( 36.821 - 33.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.002ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.291     4.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X74Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y249        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/Q
                         net (fo=5, routed)           0.257     4.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14]_0[0]
    SLICE_X74Y249        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.329     5.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X73Y249        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.337     5.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X74Y249        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.201     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.810     6.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X73Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.134    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X73Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.643    37.464    
                         clock uncertainty           -0.035    37.429    
    SLICE_X73Y248        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    37.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 30.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.002ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.570     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X73Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y249        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.067     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][4]
    SLICE_X73Y250        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     2.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1__0/O
                         net (fo=1, routed)           0.016     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X73Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.674     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X73Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.610     2.279    
    SLICE_X73Y250        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.552     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y259        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.098     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X63Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -0.607     2.258    
    SLICE_X63Y258        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.002ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.558     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X68Y252        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y252        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.071     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X68Y250        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.016     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X68Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.659     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X68Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.608     2.266    
    SLICE_X68Y250        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.002ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.557     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y258        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.650     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X71Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.570     2.295    
    SLICE_X71Y256        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X71Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.090       0.429      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.064       0.452      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.131ns (33.852%)  route 2.210ns (66.148%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.267 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.283ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.731     5.603    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.538     8.267    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/C
                         clock pessimism              0.101     8.368    
                         clock uncertainty           -0.035     8.333    
    SLICE_X87Y150        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.250    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.131ns (33.852%)  route 2.210ns (66.148%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.267 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.283ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.731     5.603    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.538     8.267    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]/C
                         clock pessimism              0.101     8.368    
                         clock uncertainty           -0.035     8.333    
    SLICE_X87Y150        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.250    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.131ns (33.852%)  route 2.210ns (66.148%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.267 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.283ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.731     5.603    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.538     8.267    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[4]/C
                         clock pessimism              0.101     8.368    
                         clock uncertainty           -0.035     8.333    
    SLICE_X87Y150        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.250    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.131ns (33.852%)  route 2.210ns (66.148%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.267 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.283ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.731     5.603    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.538     8.267    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X87Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/C
                         clock pessimism              0.101     8.368    
                         clock uncertainty           -0.035     8.333    
    SLICE_X87Y150        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.250    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.131ns (34.046%)  route 2.191ns (65.954%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.712     5.584    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.545     8.274    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/C
                         clock pessimism              0.101     8.375    
                         clock uncertainty           -0.035     8.340    
    SLICE_X86Y150        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.257    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.131ns (34.046%)  route 2.191ns (65.954%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.712     5.584    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.545     8.274    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]/C
                         clock pessimism              0.101     8.375    
                         clock uncertainty           -0.035     8.340    
    SLICE_X86Y150        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.257    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.131ns (34.046%)  route 2.191ns (65.954%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.712     5.584    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.545     8.274    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/C
                         clock pessimism              0.101     8.375    
                         clock uncertainty           -0.035     8.340    
    SLICE_X86Y150        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.257    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.131ns (34.046%)  route 2.191ns (65.954%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 8.274 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.283ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.712     5.584    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.545     8.274    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y150        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[8]/C
                         clock pessimism              0.101     8.375    
                         clock uncertainty           -0.035     8.340    
    SLICE_X86Y150        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.257    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.131ns (34.534%)  route 2.144ns (65.466%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 8.283 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.283ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.665     5.537    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y148        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.554     8.283    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y148        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/C
                         clock pessimism              0.101     8.384    
                         clock uncertainty           -0.035     8.349    
    SLICE_X86Y148        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.266    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.131ns (34.534%)  route 2.144ns (65.466%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 8.283 - 6.400 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.316ns, distribution 1.549ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.283ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.865     2.262    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.667 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=8, routed)           0.884     3.551    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]
    SLICE_X87Y161        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.682 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_26/O
                         net (fo=1, routed)           0.000     3.682    inst_Ports0/inst_RTT_Measurement/SM[0]_i_26_n_0
    SLICE_X87Y161        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.032 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.059    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X87Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.078 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.105    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X87Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.219 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.480     4.699    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X83Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     4.740 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.061     4.801    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X83Y161        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.872 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.665     5.537    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X86Y148        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.554     8.283    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y148        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/C
                         clock pessimism              0.101     8.384    
                         clock uncertainty           -0.035     8.349    
    SLICE_X86Y148        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.266    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  2.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.766ns (routing 0.163ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.190ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.766     0.884    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y183        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.932 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[18]/Q
                         net (fo=1, routed)           0.094     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg_n_0_[18]
    SLICE_X95Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.934     1.099    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[18]/C
                         clock pessimism             -0.158     0.941    
    SLICE_X95Y182        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.996    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.247%)  route 0.113ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.780ns (routing 0.163ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.190ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.780     0.898    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.947 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.113     1.060    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[2]
    SLICE_X81Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.935     1.100    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.127     0.973    
    SLICE_X81Y149        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.029    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.798ns (routing 0.163ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.190ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.798     0.916    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X86Y177        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.965 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[61]/Q
                         net (fo=1, routed)           0.106     1.071    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[61]
    RAMB36_X8Y35         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.003     1.168    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y35         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.157     1.011    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.040    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.763ns (routing 0.163ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.190ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.763     0.881    <hidden>
    SLICE_X94Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.929 r  <hidden>
                         net (fo=1, routed)           0.123     1.052    <hidden>
    RAMB36_X9Y30         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.954     1.119    <hidden>
    RAMB36_X9Y30         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.127     0.992    
    RAMB36_X9Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                      0.029     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.801ns (routing 0.163ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.190ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.801     0.919    <hidden>
    SLICE_X82Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.968 r  <hidden>
                         net (fo=1, routed)           0.139     1.107    <hidden>
    RAMB36_X8Y33         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.008     1.173    <hidden>
    RAMB36_X8Y33         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.126     1.047    
    RAMB36_X8Y33         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                      0.029     1.076    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.801ns (routing 0.163ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.190ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.801     0.919    <hidden>
    SLICE_X82Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.967 r  <hidden>
                         net (fo=1, routed)           0.138     1.105    <hidden>
    RAMB36_X8Y32         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.005     1.170    <hidden>
    RAMB36_X8Y32         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.126     1.044    
    RAMB36_X8Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                      0.029     1.073    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.794ns (routing 0.163ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.190ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.794     0.912    <hidden>
    SLICE_X82Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.961 r  <hidden>
                         net (fo=1, routed)           0.137     1.098    <hidden>
    RAMB36_X8Y31         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.997     1.162    <hidden>
    RAMB36_X8Y31         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.126     1.036    
    RAMB36_X8Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                      0.029     1.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.190ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.773     0.891    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X86Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.940 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[32]/Q
                         net (fo=1, routed)           0.096     1.036    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[32]
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.981     1.146    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y36         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.173     0.973    
    RAMB36_X8Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                      0.029     1.002    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.805ns (routing 0.163ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.190ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.805     0.923    <hidden>
    SLICE_X82Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y165        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.971 r  <hidden>
                         net (fo=1, routed)           0.139     1.110    <hidden>
    RAMB36_X8Y33         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.008     1.173    <hidden>
    RAMB36_X8Y33         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.126     1.047    
    RAMB36_X8Y33         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.076    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.761ns (routing 0.163ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.190ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.761     0.879    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X98Y183        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y183        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.927 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[40]/Q
                         net (fo=1, routed)           0.097     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2[40]
    SLICE_X98Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.925     1.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X98Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[40]/C
                         clock pessimism             -0.157     0.933    
    SLICE_X98Y182        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.988    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y32         <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y56         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y32         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y29         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y57         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y56         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y31         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y32         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y30         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y57         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.443       0.562      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.267       0.615      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y83        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y82        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.107       0.412      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.085       0.431      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.117ns (2.643%)  route 4.309ns (97.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 8.540 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.365ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          4.309     7.124    <hidden>
    RAMB18_X6Y100        RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.811     8.540    <hidden>
    RAMB18_X6Y100        RAMB18E2                                     r  <hidden>
                         clock pessimism              0.184     8.724    
                         clock uncertainty           -0.035     8.688    
    RAMB18_X6Y100        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     8.226    <hidden>
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.117ns (2.693%)  route 4.228ns (97.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns = ( 8.542 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.365ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          4.228     7.043    <hidden>
    RAMB36_X6Y49         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.813     8.542    <hidden>
    RAMB36_X6Y49         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.184     8.726    
                         clock uncertainty           -0.035     8.690    
    RAMB36_X6Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.228    <hidden>
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.117ns (2.773%)  route 4.103ns (97.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns = ( 8.542 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.365ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          4.103     6.918    <hidden>
    RAMB36_X6Y48         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.813     8.542    <hidden>
    RAMB36_X6Y48         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.184     8.726    
                         clock uncertainty           -0.035     8.690    
    RAMB36_X6Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.228    <hidden>
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.117ns (2.889%)  route 3.933ns (97.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.512 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.365ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          3.933     6.748    <hidden>
    RAMB36_X6Y47         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     8.512    <hidden>
    RAMB36_X6Y47         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.620    
                         clock uncertainty           -0.035     8.585    
    RAMB36_X6Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.123    <hidden>
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.117ns (3.027%)  route 3.748ns (96.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 8.453 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.365ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          3.748     6.563    <hidden>
    RAMB36_X7Y47         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.724     8.453    <hidden>
    RAMB36_X7Y47         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.561    
                         clock uncertainty           -0.035     8.526    
    RAMB36_X7Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.064    <hidden>
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.117ns (3.025%)  route 3.751ns (96.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 8.511 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.365ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          3.751     6.566    <hidden>
    RAMB36_X6Y46         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.782     8.511    <hidden>
    RAMB36_X6Y46         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.619    
                         clock uncertainty           -0.035     8.584    
    RAMB36_X6Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.122    <hidden>
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.117ns (3.113%)  route 3.641ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 8.452 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.365ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          3.641     6.456    <hidden>
    RAMB36_X7Y46         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.723     8.452    <hidden>
    RAMB36_X7Y46         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.560    
                         clock uncertainty           -0.035     8.525    
    RAMB36_X7Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.063    <hidden>
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.117ns (3.195%)  route 3.545ns (96.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 8.354 - 6.400 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.405ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.365ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.056     2.453    <hidden>
    SLICE_X51Y241        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y241        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.570 r  <hidden>
                         net (fo=23, routed)          3.545     6.115    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.625     8.354    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.462    
                         clock uncertainty           -0.035     8.427    
    RAMB36_X8Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429     7.998    <hidden>
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.117ns (3.448%)  route 3.276ns (96.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.405ns, distribution 1.896ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.365ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.301     2.698    <hidden>
    SLICE_X48Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.815 r  <hidden>
                         net (fo=23, routed)          3.276     6.091    <hidden>
    RAMB36_X7Y45         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.721     8.450    <hidden>
    RAMB36_X7Y45         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.558    
                         clock uncertainty           -0.035     8.523    
    RAMB36_X7Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.061    <hidden>
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.117ns (3.257%)  route 3.475ns (96.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.449 - 6.400 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.405ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.365ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.056     2.453    <hidden>
    SLICE_X51Y241        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y241        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.570 r  <hidden>
                         net (fo=23, routed)          3.475     6.045    <hidden>
    RAMB36_X7Y39         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.720     8.449    <hidden>
    RAMB36_X7Y39         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.557    
                         clock uncertainty           -0.035     8.522    
    RAMB36_X7Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429     8.093    <hidden>
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.829ns (routing 0.203ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.234ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.829     0.947    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X75Y207        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.996 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[26]/Q
                         net (fo=1, routed)           0.138     1.134    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[26]
    RAMB36_X7Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.048     1.213    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y41         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.075    
    RAMB36_X7Y41         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                      0.029     1.104    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.827ns (routing 0.203ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.234ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.827     0.945    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X75Y211        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y211        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.994 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[59]/Q
                         net (fo=1, routed)           0.142     1.136    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[59]
    RAMB36_X7Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.050     1.215    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.138     1.077    
    RAMB36_X7Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                      0.029     1.106    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cnt_receive_number_1_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.104ns (21.987%)  route 0.369ns (78.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.750ns (routing 0.365ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.405ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.750     2.079    rx_core_clk_1
    SLICE_X71Y228        FDCE                                         r  cnt_receive_number_1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y228        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     2.183 r  cnt_receive_number_1_reg[39]/Q
                         net (fo=3, routed)           0.369     2.552    <hidden>
    SLICE_X72Y224        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.994     2.391    <hidden>
    SLICE_X72Y224        SRL16E                                       r  <hidden>
                         clock pessimism             -0.174     2.217    
    SLICE_X72Y224        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.304     2.521    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.104ns (20.594%)  route 0.401ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.783ns (routing 0.365ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.405ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.783     2.112    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X57Y205        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y205        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     2.216 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]/Q
                         net (fo=4, routed)           0.401     2.617    <hidden>
    SLICE_X52Y206        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.042     2.439    <hidden>
    SLICE_X52Y206        SRL16E                                       r  <hidden>
                         clock pessimism             -0.173     2.266    
    SLICE_X52Y206        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.895ns (routing 0.203ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.234ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.895     1.013    <hidden>
    SLICE_X58Y214        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y214        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.061 r  <hidden>
                         net (fo=1, routed)           0.131     1.192    <hidden>
    RAMB36_X6Y42         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.104     1.269    <hidden>
    RAMB36_X6Y42         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.137     1.132    
    RAMB36_X6Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                      0.029     1.161    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.103ns (20.437%)  route 0.401ns (79.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.779ns (routing 0.365ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.405ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.779     2.108    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X56Y211        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y211        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.211 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]/Q
                         net (fo=4, routed)           0.401     2.612    <hidden>
    SLICE_X58Y205        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.037     2.434    <hidden>
    SLICE_X58Y205        SRL16E                                       r  <hidden>
                         clock pessimism             -0.173     2.261    
    SLICE_X58Y205        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.581    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.895ns (routing 0.203ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.234ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.895     1.013    <hidden>
    SLICE_X58Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y204        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.061 r  <hidden>
                         net (fo=1, routed)           0.129     1.190    <hidden>
    RAMB36_X6Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.101     1.266    <hidden>
    RAMB36_X6Y40         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.137     1.129    
    RAMB36_X6Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                      0.029     1.158    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.895ns (routing 0.203ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.234ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.895     1.013    <hidden>
    SLICE_X58Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.062 r  <hidden>
                         net (fo=1, routed)           0.128     1.190    <hidden>
    RAMB36_X6Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.101     1.266    <hidden>
    RAMB36_X6Y40         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.137     1.129    
    RAMB36_X6Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                      0.029     1.158    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.196ns (75.969%)  route 0.062ns (24.031%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.911ns (routing 0.203ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.234ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.911     1.029    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y236        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.078 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[11]/Q
                         net (fo=3, routed)           0.052     1.130    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[11]
    SLICE_X49Y236        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.065     1.195 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.195    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[15]_i_1_n_0
    SLICE_X49Y237        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     1.211 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.211    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[23]_i_1_n_0
    SLICE_X49Y238        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     1.227 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.227    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[31]_i_1_n_0
    SLICE_X49Y239        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     1.243 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.000     1.243    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[39]_i_1_n_0
    SLICE_X49Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     1.277 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.287    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[47]_i_1_n_15
    SLICE_X49Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.112     1.277    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X49Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[40]/C
                         clock pessimism             -0.078     1.199    
    SLICE_X49Y240        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.255    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.910ns (routing 0.203ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.234ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.910     1.028    <hidden>
    SLICE_X57Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y235        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.077 r  <hidden>
                         net (fo=1, routed)           0.212     1.289    <hidden>
    RAMB36_X6Y48         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.140     1.305    <hidden>
    RAMB36_X6Y48         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.078     1.227    
    RAMB36_X6Y48         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                      0.029     1.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y49         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y47         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y47         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y46         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y48         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y47         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y45         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y39         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y47         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y45         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y41         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y42         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y41         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y49         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y46         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y48         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y41         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.420       0.585      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.250       0.632      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y79        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y78        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.091       0.428      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.064       0.452      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.543ns (18.808%)  route 2.344ns (81.192%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.202    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[16]/C
                         clock pessimism              0.169     8.549    
                         clock uncertainty           -0.035     8.513    
    SLICE_X83Y238        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.466    cnt_receive_from_01_number_2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.543ns (18.808%)  route 2.344ns (81.192%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.202    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[17]/C
                         clock pessimism              0.169     8.549    
                         clock uncertainty           -0.035     8.513    
    SLICE_X83Y238        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.466    cnt_receive_from_01_number_2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.543ns (18.808%)  route 2.344ns (81.192%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.202    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[18]/C
                         clock pessimism              0.169     8.549    
                         clock uncertainty           -0.035     8.513    
    SLICE_X83Y238        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.466    cnt_receive_from_01_number_2_reg[18]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.543ns (18.808%)  route 2.344ns (81.192%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.202    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[19]/C
                         clock pessimism              0.169     8.549    
                         clock uncertainty           -0.035     8.513    
    SLICE_X83Y238        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.466    cnt_receive_from_01_number_2_reg[19]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.668ns (23.211%)  route 2.210ns (76.789%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.395 - 6.400 ) 
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.421ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.379ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.927     2.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.437 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.650     3.087    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X97Y224        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.280 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.301     3.581    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X95Y226        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.713 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.301     4.014    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X98Y227        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.129 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.064     4.193    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X98Y227        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.308 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.894     5.202    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X91Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.666     8.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X91Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/C
                         clock pessimism              0.168     8.563    
                         clock uncertainty           -0.035     8.528    
    SLICE_X91Y217        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.481    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.668ns (23.211%)  route 2.210ns (76.789%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.395 - 6.400 ) 
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 0.421ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.379ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.927     2.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y216        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.437 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_reg/Q
                         net (fo=11, routed)          0.650     3.087    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_start_block_d2
    SLICE_X97Y224        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.280 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.301     3.581    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X95Y226        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.713 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.301     4.014    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X98Y227        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.129 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.064     4.193    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X98Y227        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.308 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.894     5.202    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X91Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.666     8.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X91Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[51]/C
                         clock pessimism              0.168     8.563    
                         clock uncertainty           -0.035     8.528    
    SLICE_X91Y217        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.481    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[51]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.543ns (19.126%)  route 2.296ns (80.874%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.154    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[28]/C
                         clock pessimism              0.169     8.547    
                         clock uncertainty           -0.035     8.511    
    SLICE_X83Y239        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     8.464    cnt_receive_from_01_number_2_reg[28]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.543ns (19.126%)  route 2.296ns (80.874%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.154    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[29]/C
                         clock pessimism              0.169     8.547    
                         clock uncertainty           -0.035     8.511    
    SLICE_X83Y239        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     8.464    cnt_receive_from_01_number_2_reg[29]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.543ns (19.126%)  route 2.296ns (80.874%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.154    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[30]/C
                         clock pessimism              0.169     8.547    
                         clock uncertainty           -0.035     8.511    
    SLICE_X83Y239        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.464    cnt_receive_from_01_number_2_reg[30]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.543ns (19.126%)  route 2.296ns (80.874%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.421ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.918     2.315    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X91Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.431 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_axis_tdata_reg[58]/Q
                         net (fo=3, routed)           1.230     3.661    rx_axis_tdata_2[58]
    SLICE_X84Y230        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.836 r  cnt_receive_from_01_number_2[47]_i_6/O
                         net (fo=1, routed)           0.000     3.836    cnt_receive_from_01_number_2[47]_i_6_n_0
    SLICE_X84Y230        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.211     4.047 r  cnt_receive_from_01_number_2_reg[47]_i_3/CO[5]
                         net (fo=1, routed)           0.479     4.526    cnt_receive_from_01_number_2_reg10_in
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.567 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.154    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[31]/C
                         clock pessimism              0.169     8.547    
                         clock uncertainty           -0.035     8.511    
    SLICE_X83Y239        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.464    cnt_receive_from_01_number_2_reg[31]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.826ns (routing 0.217ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.251ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.826     0.944    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X89Y221        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.992 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[58]/Q
                         net (fo=1, routed)           0.150     1.142    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[58]
    RAMB36_X9Y45         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.053     1.218    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y45         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.135     1.083    
    RAMB36_X9Y45         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.112    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.809ns (routing 0.217ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.809     0.927    <hidden>
    SLICE_X82Y229        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.975 r  <hidden>
                         net (fo=1, routed)           0.141     1.116    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.055    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.808ns (routing 0.217ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.808     0.926    <hidden>
    SLICE_X82Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y230        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.974 r  <hidden>
                         net (fo=1, routed)           0.145     1.119    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.055    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                      0.029     1.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.828ns (routing 0.217ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.828     0.946    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y215        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y215        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.994 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[41]/Q
                         net (fo=1, routed)           0.100     1.094    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1[41]
    SLICE_X95Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[41]/C
                         clock pessimism             -0.170     1.003    
    SLICE_X95Y218        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.059    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.808ns (routing 0.217ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.808     0.926    <hidden>
    SLICE_X82Y229        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.975 r  <hidden>
                         net (fo=1, routed)           0.145     1.120    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    <hidden>
    RAMB36_X8Y46         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.055    
    RAMB36_X8Y46         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.808ns (routing 0.217ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.251ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.808     0.926    <hidden>
    SLICE_X78Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y230        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.974 r  <hidden>
                         net (fo=5, routed)           0.125     1.099    <hidden>
    SLICE_X76Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.978     1.143    <hidden>
    SLICE_X76Y230        FDRE                                         r  <hidden>
                         clock pessimism             -0.136     1.007    
    SLICE_X76Y230        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.063    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.833ns (routing 0.217ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.251ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/rx_serdes_clk_2
    SLICE_X100Y214       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y214       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[17]/Q
                         net (fo=2, routed)           0.134     1.133    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[17]
    SLICE_X99Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.011     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X99Y214        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[17]/C
                         clock pessimism             -0.135     1.041    
    SLICE_X99Y214        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.097    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.251ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/rx_serdes_clk_2
    SLICE_X98Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y216        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_2/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.094     1.100    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X98Y215        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.013     1.178    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X98Y215        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[48]/C
                         clock pessimism             -0.171     1.007    
    SLICE_X98Y215        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.063    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[54]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.841ns (routing 0.217ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.251ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.841     0.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y222        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[54]/Q
                         net (fo=1, routed)           0.142     1.150    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/Q[54]
    SLICE_X94Y223        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[54]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.998     1.163    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X94Y223        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[54]_srl3/CLK
                         clock pessimism             -0.170     0.993    
    SLICE_X94Y223        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120     1.113    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[54]_srl3
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.251ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/rx_serdes_clk
    SLICE_X99Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y232        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.007 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_reg[5]/Q
                         net (fo=3, routed)           0.154     1.161    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/A5
    SLICE_X100Y232       RAMS64E                                      r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.018     1.183    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/WCLK
    SLICE_X100Y232       RAMS64E                                      r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/CLK
                         clock pessimism             -0.135     1.048    
    SLICE_X100Y232       RAMS64E (Hold_H6LUT_SLICEM_CLK_ADR5)
                                                      0.075     1.123    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y48         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y47         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y46         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y46         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y47         <hidden>
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y218        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y48         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y46         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y47         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y48         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y46         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y45         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.465       0.540      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.285       0.597      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_3
  To Clock:  rxoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y75        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y74        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.105       0.414      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.078       0.438      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.732ns (24.142%)  route 2.300ns (75.858%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.390 - 6.400 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.419ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.377ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.918     2.315    <hidden>
    SLICE_X84Y262        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y262        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.433 r  <hidden>
                         net (fo=9, routed)           1.074     3.507    <hidden>
    SLICE_X94Y259        SRL16E (Prop_B5LUT_SLICEM_A0_Q)
                                                      0.204     3.711 r  <hidden>
                         net (fo=1, routed)           0.392     4.103    <hidden>
    SLICE_X94Y260        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.182     4.285 r  <hidden>
                         net (fo=1, routed)           0.094     4.379    <hidden>
    SLICE_X94Y261        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     4.452 r  <hidden>
                         net (fo=1, routed)           0.705     5.157    <hidden>
    SLICE_X82Y263        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.155     5.312 r  <hidden>
                         net (fo=1, routed)           0.035     5.347    <hidden>
    SLICE_X82Y263        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.661     8.390    <hidden>
    SLICE_X82Y263        FDRE                                         r  <hidden>
                         clock pessimism              0.171     8.561    
                         clock uncertainty           -0.035     8.526    
    SLICE_X82Y263        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.586    <hidden>
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.622ns (23.183%)  route 2.061ns (76.817%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.377ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.820     5.011    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]/C
                         clock pessimism              0.168     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X90Y238        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.622ns (23.183%)  route 2.061ns (76.817%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.377ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.820     5.011    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/C
                         clock pessimism              0.168     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X90Y238        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.622ns (23.200%)  route 2.059ns (76.800%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 8.423 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.377ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.818     5.009    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.694     8.423    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[40]/C
                         clock pessimism              0.168     8.591    
                         clock uncertainty           -0.035     8.556    
    SLICE_X89Y238        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.509    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[40]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.622ns (23.287%)  route 2.049ns (76.713%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.377ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.808     4.999    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.685     8.414    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]/C
                         clock pessimism              0.168     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X89Y237        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.500    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[49]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.622ns (23.331%)  route 2.044ns (76.669%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.377ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.803     4.994    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.688     8.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[33]/C
                         clock pessimism              0.168     8.585    
                         clock uncertainty           -0.035     8.550    
    SLICE_X89Y237        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.503    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[33]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.622ns (23.331%)  route 2.044ns (76.669%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.377ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.803     4.994    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.688     8.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X89Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/C
                         clock pessimism              0.168     8.585    
                         clock uncertainty           -0.035     8.550    
    SLICE_X89Y237        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.503    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.400ns (15.361%)  route 2.204ns (84.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 8.463 - 6.400 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.419ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.377ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.953     2.350    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.464 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/Q
                         net (fo=155, routed)         1.104     3.568    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2
    SLICE_X95Y242        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.134     3.702 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1/O
                         net (fo=1, routed)           0.431     4.133    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1_n_0
    SLICE_X93Y240        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     4.285 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1/O
                         net (fo=4, routed)           0.669     4.954    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1_n_0
    SLICE_X93Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.734     8.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[52]/C
                         clock pessimism              0.110     8.573    
                         clock uncertainty           -0.035     8.538    
    SLICE_X93Y240        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.488    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[52]
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.400ns (15.361%)  route 2.204ns (84.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 8.463 - 6.400 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.419ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.377ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.953     2.350    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.464 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg/Q
                         net (fo=155, routed)         1.104     3.568    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2
    SLICE_X95Y242        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.134     3.702 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1/O
                         net (fo=1, routed)           0.431     4.133    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1_n_0
    SLICE_X93Y240        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     4.285 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1/O
                         net (fo=4, routed)           0.669     4.954    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1_n_0
    SLICE_X93Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.734     8.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[55]/C
                         clock pessimism              0.110     8.573    
                         clock uncertainty           -0.035     8.538    
    SLICE_X93Y240        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     8.488    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[55]
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.622ns (23.740%)  route 1.998ns (76.260%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.419ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.377ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.931     2.328    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/rx_serdes_clk
    SLICE_X95Y237        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.442 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ctrl_block_reg/Q
                         net (fo=10, routed)          0.412     2.854    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d2
    SLICE_X97Y238        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     3.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10/O
                         net (fo=5, routed)           0.529     3.533    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_10_n_0
    SLICE_X92Y243        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.706 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6/O
                         net (fo=69, routed)          0.235     3.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_6_n_0
    SLICE_X95Y243        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.011 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3/O
                         net (fo=1, routed)           0.065     4.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_3_n_0
    SLICE_X95Y243        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     4.191 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.757     4.948    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X90Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]/C
                         clock pessimism              0.168     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X90Y239        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[43]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  3.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.851ns (routing 0.220ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.254ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.851     0.969    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X87Y248        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y248        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.018 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[38]/Q
                         net (fo=1, routed)           0.136     1.154    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[38]
    RAMB36_X8Y50         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.067     1.232    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X8Y50         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.138     1.094    
    RAMB36_X8Y50         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.123    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.850ns (routing 0.220ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.254ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.850     0.968    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X87Y251        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y251        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.017 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[57]/Q
                         net (fo=1, routed)           0.139     1.156    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[57]
    RAMB36_X8Y50         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.067     1.232    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X8Y50         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.138     1.094    
    RAMB36_X8Y50         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                      0.029     1.123    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.838ns (routing 0.220ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.254ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.838     0.956    <hidden>
    SLICE_X82Y255        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.004 r  <hidden>
                         net (fo=1, routed)           0.140     1.144    <hidden>
    RAMB36_X8Y51         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.055     1.220    <hidden>
    RAMB36_X8Y51         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.139     1.081    
    RAMB36_X8Y51         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.110    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.852ns (routing 0.220ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.254ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X86Y246        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y246        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.019 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[34]/Q
                         net (fo=1, routed)           0.096     1.115    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[34]
    RAMB36_X8Y49         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.069     1.234    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X8Y49         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.183     1.051    
    RAMB36_X8Y49         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.080    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.254ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X92Y244        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y244        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.048 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[63]/Q
                         net (fo=1, routed)           0.146     1.194    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/DIB1
    SLICE_X94Y245        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.069     1.234    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/WCLK
    SLICE_X94Y245        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB_D1/CLK
                         clock pessimism             -0.138     1.096    
    SLICE_X94Y245        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.062     1.158    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.086ns (33.858%)  route 0.168ns (66.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.868ns (routing 0.220ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.254ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.868     0.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X94Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y239        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.034 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d4_reg[31]/Q
                         net (fo=1, routed)           0.155     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d4_reg[63]_0[15]
    SLICE_X93Y242        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.038     1.227 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d1[31]_i_1__1/O
                         net (fo=1, routed)           0.013     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[63]_0[31]
    SLICE_X93Y242        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.064     1.229    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X93Y242        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[31]/C
                         clock pessimism             -0.081     1.148    
    SLICE_X93Y242        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.204    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_3/data_out_2d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.858ns (routing 0.220ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.254ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.858     0.976    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_3/rx_serdes_clk_3
    SLICE_X99Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_3/data_out_2d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y232        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.024 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_3/data_out_2d_reg[21]/Q
                         net (fo=2, routed)           0.076     1.100    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[21]
    SLICE_X97Y233        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.130 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout[21]_i_1/O
                         net (fo=1, routed)           0.016     1.146    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_nxt078_out
    SLICE_X97Y233        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X97Y233        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[21]/C
                         clock pessimism             -0.135     1.054    
    SLICE_X97Y233        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.110    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.080ns (48.780%)  route 0.084ns (51.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.254ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X92Y245        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y245        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.049 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1_reg[60]/Q
                         net (fo=1, routed)           0.068     1.117    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d1[60]
    SLICE_X91Y245        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.148 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2[60]_i_1/O
                         net (fo=1, routed)           0.016     1.164    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/p_0_in2_in
    SLICE_X91Y245        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.045     1.210    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X91Y245        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[60]/C
                         clock pessimism             -0.138     1.072    
    SLICE_X91Y245        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.128    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.131ns (51.779%)  route 0.122ns (48.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.849ns (routing 0.220ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.254ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.849     0.967    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y239        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.016 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[35]/Q
                         net (fo=4, routed)           0.070     1.086    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg_n_0_[35]
    SLICE_X90Y240        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.030     1.116 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[35]_i_2/O
                         net (fo=1, routed)           0.036     1.152    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[35]
    SLICE_X90Y240        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052     1.204 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[35]_i_1__0/O
                         net (fo=1, routed)           0.016     1.220    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_56
    SLICE_X90Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.043     1.208    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X90Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[35]/C
                         clock pessimism             -0.081     1.127    
    SLICE_X90Y240        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.183    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_internal_local_fault_reg/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_ctrl_block_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.078ns (36.620%)  route 0.135ns (63.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.887ns (routing 0.220ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.254ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.887     1.005    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y242        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_internal_local_fault_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y242        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.053 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_internal_local_fault_reg/Q
                         net (fo=19, routed)          0.119     1.172    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/enable_out_reg_2
    SLICE_X97Y239        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.202 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/chkr_ctrl_block_d3_i_1/O
                         net (fo=1, routed)           0.016     1.218    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_ctrl_block_d3
    SLICE_X97Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_ctrl_block_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.041     1.206    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_ctrl_block_d3_reg/C
                         clock pessimism             -0.081     1.125    
    SLICE_X97Y239        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_ctrl_block_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y104        <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y51         <hidden>
Min Period        n/a     RAMS64E/CLK              n/a                     1.336         6.400       5.064      SLICE_X100Y246       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y244        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y244        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y104        <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y51         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y104        <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y51         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y51         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y51         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y49         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.455       0.550      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.277       0.605      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.289       0.227      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.201       0.319      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        2.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.197ns (5.400%)  route 3.451ns (94.600%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.276ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.415     5.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.683     8.412    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[14]/C
                         clock pessimism              0.175     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X99Y152        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.468    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[14]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.197ns (5.400%)  route 3.451ns (94.600%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.276ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.415     5.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.683     8.412    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[14]/C
                         clock pessimism              0.175     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X99Y152        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.468    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[14]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.197ns (5.400%)  route 3.451ns (94.600%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.276ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.415     5.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.683     8.412    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[14]/C
                         clock pessimism              0.175     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X99Y152        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.468    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[14]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.197ns (5.400%)  route 3.451ns (94.600%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.276ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.415     5.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.683     8.412    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X99Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[14]/C
                         clock pessimism              0.175     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X99Y152        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.468    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[14]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.197ns (5.405%)  route 3.448ns (94.595%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.276ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.412     5.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[16]/C
                         clock pessimism              0.175     8.585    
                         clock uncertainty           -0.035     8.550    
    SLICE_X97Y151        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.466    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[16]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.197ns (5.405%)  route 3.448ns (94.595%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.276ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.412     5.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[16]/C
                         clock pessimism              0.175     8.585    
                         clock uncertainty           -0.035     8.550    
    SLICE_X97Y151        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.466    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[16]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.197ns (5.405%)  route 3.448ns (94.595%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.276ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.412     5.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y151        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[16]/C
                         clock pessimism              0.175     8.585    
                         clock uncertainty           -0.035     8.550    
    SLICE_X97Y151        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.466    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[16]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.197ns (5.380%)  route 3.465ns (94.620%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.276ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.429     6.009    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_err_reg[3]_0
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.699     8.428    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/C
                         clock pessimism              0.175     8.603    
                         clock uncertainty           -0.035     8.568    
    SLICE_X99Y133        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.484    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][29]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.197ns (5.380%)  route 3.465ns (94.620%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.276ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.429     6.009    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_err_reg[3]_0
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.699     8.428    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][29]/C
                         clock pessimism              0.175     8.603    
                         clock uncertainty           -0.035     8.568    
    SLICE_X99Y133        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.484    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][29]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][28]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.197ns (5.380%)  route 3.465ns (94.620%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.309ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.276ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.950     2.347    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X94Y135        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.461 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           2.036     4.497    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.580 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.429     6.009    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_err_reg[3]_0
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.699     8.428    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X99Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][28]/C
                         clock pessimism              0.175     8.603    
                         clock uncertainty           -0.035     8.568    
    SLICE_X99Y133        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.484    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][28]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  2.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.048ns (19.672%)  route 0.196ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.837ns (routing 0.157ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.184ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.837     0.955    <hidden>
    SLICE_X94Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.003 r  <hidden>
                         net (fo=1, routed)           0.196     1.199    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.058     1.223    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.083     1.140    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[3])
                                                      0.029     1.169    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.814ns (routing 0.157ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.184ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.814     0.932    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    SLICE_X88Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.980 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[33]/Q
                         net (fo=1, routed)           0.138     1.118    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe[33]
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.031     1.196    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.058    
    RAMB36_X9Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                      0.029     1.087    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.824ns (routing 0.157ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.184ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    SLICE_X89Y140        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.990 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[34]/Q
                         net (fo=1, routed)           0.129     1.119    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe[34]
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.031     1.196    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.058    
    RAMB36_X9Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.087    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/rd_addr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.824ns (routing 0.157ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.184ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/reset_sync1_reg
    SLICE_X90Y139        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/rd_addr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.990 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/rd_addr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     1.083    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/data_in
    SLICE_X90Y138        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.995     1.160    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/clk
    SLICE_X90Y138        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/sync1_r_reg[0]/C
                         clock pessimism             -0.167     0.993    
    SLICE_X90Y138        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.049    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/GRAY_SYNC[1].sync_gray_addr/sync1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.087ns (50.289%)  route 0.086ns (49.711%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.831ns (routing 0.157ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.184ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.831     0.949    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X93Y140        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.998 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1][5]/Q
                         net (fo=1, routed)           0.073     1.071    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[1]_3[5]
    SLICE_X94Y140        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     1.086 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[2]_i_3/O
                         net (fo=1, routed)           0.000     1.086    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[2]_i_3_n_0
    SLICE_X94Y140        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.023     1.109 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[2]_i_1/O
                         net (fo=1, routed)           0.013     1.122    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[2]
    SLICE_X94Y140        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.005     1.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X94Y140        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[2]/C
                         clock pessimism             -0.138     1.032    
    SLICE_X94Y140        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.088    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.967%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.833ns (routing 0.157ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.184ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.833     0.951    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/tx_core_clk_0
    SLICE_X100Y179       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y179       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.999 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[5]/Q
                         net (fo=1, routed)           0.161     1.160    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[5]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.900     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.074     0.991    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[5])
                                                      0.135     1.126    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[37]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.834ns (routing 0.157ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.184ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.834     0.952    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/tx_core_clk_0
    SLICE_X100Y179       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y179       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/Q
                         net (fo=1, routed)           0.145     1.145    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[37]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.900     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.074     0.991    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[37])
                                                      0.120     1.111    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.822ns (routing 0.157ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.184ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.822     0.940    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    SLICE_X90Y141        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y141        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.988 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[24]/Q
                         net (fo=1, routed)           0.133     1.121    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_data_pipe[24]
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.031     1.196    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/wr_allow_pipe_reg_0
    RAMB36_X9Y28         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.138     1.058    
    RAMB36_X9Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                      0.029     1.087    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.819ns (routing 0.157ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.184ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.819     0.937    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y158        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.986 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[85]/Q
                         net (fo=5, routed)           0.079     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pak_dat1_p4_r[21]
    SLICE_X96Y158        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.095 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[21]_i_1/O
                         net (fo=1, routed)           0.014     1.109    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[21]_i_1_n_0
    SLICE_X96Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.992     1.157    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X96Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[21]/C
                         clock pessimism             -0.138     1.019    
    SLICE_X96Y158        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.075    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 packet_frame_index_0_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.103ns (23.678%)  route 0.332ns (76.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.684ns (routing 0.276ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.309ns, distribution 1.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.684     2.013    tx_clk_out_0
    SLICE_X89Y124        FDCE                                         r  packet_frame_index_0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     2.116 r  packet_frame_index_0_reg[41]/Q
                         net (fo=4, routed)           0.332     2.448    <hidden>
    SLICE_X94Y123        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.948     2.345    <hidden>
    SLICE_X94Y123        SRL16E                                       r  <hidden>
                         clock pessimism             -0.175     2.170    
    SLICE_X94Y123        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     2.414    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y25         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y23         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y24         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y26         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y25         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y26         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y27         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y26         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y57         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y27         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y25         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y25         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.258       0.317      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.184       0.730      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y81        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y80        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.250       0.266      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.179       0.341      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.298ns (41.109%)  route 3.292ns (58.891%))
  Logic Levels:           15  (CARRY8=7 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 8.487 - 6.400 ) 
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.417ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.376ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.990     2.387    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.501 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/Q
                         net (fo=36, routed)          0.461     2.962    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]
    SLICE_X63Y152        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.096 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10/O
                         net (fo=1, routed)           0.253     3.349    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10_n_0
    SLICE_X64Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X64Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.851 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[1]
                         net (fo=18, routed)          0.297     4.148    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_14
    SLICE_X65Y154        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.205     4.353 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72/O
                         net (fo=1, routed)           0.413     4.766    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72_n_0
    SLICE_X64Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.956 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     4.983    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X64Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.082 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[0]
                         net (fo=3, routed)           0.263     5.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_15
    SLICE_X65Y154        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     5.438 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44/O
                         net (fo=1, routed)           0.466     5.904    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44_n_0
    SLICE_X65Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.047 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.074    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21_n_0
    SLICE_X65Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.207 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.258     6.465    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_14
    SLICE_X64Y157        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     6.602 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15/O
                         net (fo=1, routed)           0.000     6.602    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.255     7.119    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X63Y157        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.235 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.143     7.378    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X63Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     7.418 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.226     7.644    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X63Y156        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     7.760 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2/O
                         net (fo=2, routed)           0.150     7.910    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2_n_0
    SLICE_X63Y155        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     7.951 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_1/O
                         net (fo=1, routed)           0.026     7.977    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_1_n_0
    SLICE_X63Y155        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.758     8.487    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y155        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/C
                         clock pessimism              0.172     8.659    
                         clock uncertainty           -0.035     8.624    
    SLICE_X63Y155        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.682    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.297ns (41.121%)  route 3.289ns (58.879%))
  Logic Levels:           15  (CARRY8=7 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 8.487 - 6.400 ) 
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.417ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.376ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.990     2.387    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.501 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/Q
                         net (fo=36, routed)          0.461     2.962    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]
    SLICE_X63Y152        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.096 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10/O
                         net (fo=1, routed)           0.253     3.349    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10_n_0
    SLICE_X64Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X64Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.851 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[1]
                         net (fo=18, routed)          0.297     4.148    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_14
    SLICE_X65Y154        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.205     4.353 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72/O
                         net (fo=1, routed)           0.413     4.766    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72_n_0
    SLICE_X64Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.956 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     4.983    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X64Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.082 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[0]
                         net (fo=3, routed)           0.263     5.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_15
    SLICE_X65Y154        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     5.438 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44/O
                         net (fo=1, routed)           0.466     5.904    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44_n_0
    SLICE_X65Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.047 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.074    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21_n_0
    SLICE_X65Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.207 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.258     6.465    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_14
    SLICE_X64Y157        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     6.602 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15/O
                         net (fo=1, routed)           0.000     6.602    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.255     7.119    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X63Y157        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.235 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.143     7.378    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X63Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     7.418 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.226     7.644    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X63Y156        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     7.760 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2/O
                         net (fo=2, routed)           0.150     7.910    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2_n_0
    SLICE_X63Y155        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     7.950 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[8]_i_1/O
                         net (fo=1, routed)           0.023     7.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[8]_i_1_n_0
    SLICE_X63Y155        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.758     8.487    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y155        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/C
                         clock pessimism              0.172     8.659    
                         clock uncertainty           -0.035     8.624    
    SLICE_X63Y155        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.683    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.290ns (42.589%)  route 3.087ns (57.411%))
  Logic Levels:           14  (CARRY8=7 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 8.487 - 6.400 ) 
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.417ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.376ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.990     2.387    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.501 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/Q
                         net (fo=36, routed)          0.461     2.962    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]
    SLICE_X63Y152        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.096 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10/O
                         net (fo=1, routed)           0.253     3.349    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10_n_0
    SLICE_X64Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X64Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.851 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[1]
                         net (fo=18, routed)          0.297     4.148    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_14
    SLICE_X65Y154        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.205     4.353 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72/O
                         net (fo=1, routed)           0.413     4.766    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72_n_0
    SLICE_X64Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.956 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     4.983    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X64Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.082 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[0]
                         net (fo=3, routed)           0.263     5.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_15
    SLICE_X65Y154        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     5.438 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44/O
                         net (fo=1, routed)           0.466     5.904    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44_n_0
    SLICE_X65Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.047 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.074    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21_n_0
    SLICE_X65Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.207 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.258     6.465    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_14
    SLICE_X64Y157        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     6.602 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15/O
                         net (fo=1, routed)           0.000     6.602    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.255     7.119    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X63Y157        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.235 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.143     7.378    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X63Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     7.418 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.162     7.580    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X63Y155        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     7.729 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[5]_i_1/O
                         net (fo=1, routed)           0.035     7.764    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[5]_i_1_n_0
    SLICE_X63Y155        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.758     8.487    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y155        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/C
                         clock pessimism              0.172     8.659    
                         clock uncertainty           -0.035     8.624    
    SLICE_X63Y155        FDPE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.687    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.235ns (41.964%)  route 3.091ns (58.036%))
  Logic Levels:           14  (CARRY8=7 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 8.485 - 6.400 ) 
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.417ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.376ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.990     2.387    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.501 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/Q
                         net (fo=36, routed)          0.461     2.962    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]
    SLICE_X63Y152        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.096 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10/O
                         net (fo=1, routed)           0.253     3.349    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10_n_0
    SLICE_X64Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X64Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.851 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[1]
                         net (fo=18, routed)          0.297     4.148    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_14
    SLICE_X65Y154        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.205     4.353 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72/O
                         net (fo=1, routed)           0.413     4.766    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72_n_0
    SLICE_X64Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.956 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     4.983    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X64Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.082 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[0]
                         net (fo=3, routed)           0.263     5.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_15
    SLICE_X65Y154        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     5.438 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44/O
                         net (fo=1, routed)           0.466     5.904    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44_n_0
    SLICE_X65Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.047 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.074    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21_n_0
    SLICE_X65Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.207 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.258     6.465    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_14
    SLICE_X64Y157        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     6.602 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15/O
                         net (fo=1, routed)           0.000     6.602    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.255     7.119    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X63Y157        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.235 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.143     7.378    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X63Y156        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     7.418 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.155     7.573    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X63Y155        LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.094     7.667 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[6]_i_1/O
                         net (fo=1, routed)           0.046     7.713    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[6]_i_1_n_0
    SLICE_X63Y155        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.756     8.485    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y155        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/C
                         clock pessimism              0.172     8.657    
                         clock uncertainty           -0.035     8.622    
    SLICE_X63Y155        FDPE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.683    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.226ns (41.850%)  route 3.093ns (58.150%))
  Logic Levels:           13  (CARRY8=7 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 8.496 - 6.400 ) 
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.417ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.376ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       2.002     2.399    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y164        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/Q
                         net (fo=15, routed)          0.474     2.987    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]
    SLICE_X59Y161        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.188 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8/O
                         net (fo=1, routed)           0.325     3.513    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8_n_0
    SLICE_X59Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.855 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.882    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2_n_0
    SLICE_X59Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.023 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3/O[4]
                         net (fo=19, routed)          0.340     4.363    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3_n_11
    SLICE_X59Y165        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     4.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71/O
                         net (fo=1, routed)           0.434     4.947    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71_n_0
    SLICE_X60Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     5.129 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.156    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60_n_0
    SLICE_X60Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.255 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59/O[0]
                         net (fo=3, routed)           0.342     5.597    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59_n_15
    SLICE_X61Y163        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.733 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44/O
                         net (fo=1, routed)           0.356     6.089    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44_n_0
    SLICE_X60Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.232 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.259    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21_n_0
    SLICE_X60Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.392 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.196     6.588    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3_n_14
    SLICE_X60Y162        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     6.703 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15/O
                         net (fo=1, routed)           0.000     6.703    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15_n_0
    SLICE_X60Y162        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     6.965 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2/CO[7]
                         net (fo=7, routed)           0.359     7.324    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2_n_0
    SLICE_X58Y162        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.397 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2/O
                         net (fo=4, routed)           0.159     7.556    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2_n_0
    SLICE_X58Y163        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     7.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[3]_i_1/O
                         net (fo=1, routed)           0.027     7.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[3]_i_1_n_0
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.767     8.496    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[3]/C
                         clock pessimism              0.172     8.668    
                         clock uncertainty           -0.035     8.633    
    SLICE_X58Y163        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.692    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[3]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.227ns (41.877%)  route 3.091ns (58.123%))
  Logic Levels:           13  (CARRY8=7 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 8.496 - 6.400 ) 
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.417ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.376ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       2.002     2.399    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y164        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/Q
                         net (fo=15, routed)          0.474     2.987    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]
    SLICE_X59Y161        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.188 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8/O
                         net (fo=1, routed)           0.325     3.513    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8_n_0
    SLICE_X59Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.855 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.882    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2_n_0
    SLICE_X59Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.023 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3/O[4]
                         net (fo=19, routed)          0.340     4.363    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3_n_11
    SLICE_X59Y165        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     4.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71/O
                         net (fo=1, routed)           0.434     4.947    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71_n_0
    SLICE_X60Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     5.129 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.156    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60_n_0
    SLICE_X60Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.255 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59/O[0]
                         net (fo=3, routed)           0.342     5.597    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59_n_15
    SLICE_X61Y163        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.733 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44/O
                         net (fo=1, routed)           0.356     6.089    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44_n_0
    SLICE_X60Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.232 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.259    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21_n_0
    SLICE_X60Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.392 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.196     6.588    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3_n_14
    SLICE_X60Y162        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     6.703 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15/O
                         net (fo=1, routed)           0.000     6.703    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15_n_0
    SLICE_X60Y162        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     6.965 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2/CO[7]
                         net (fo=7, routed)           0.359     7.324    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2_n_0
    SLICE_X58Y162        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.397 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2/O
                         net (fo=4, routed)           0.158     7.555    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2_n_0
    SLICE_X58Y163        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     7.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_1/O
                         net (fo=1, routed)           0.026     7.717    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_1_n_0
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.767     8.496    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/C
                         clock pessimism              0.172     8.668    
                         clock uncertainty           -0.035     8.633    
    SLICE_X58Y163        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.691    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.223ns (41.833%)  route 3.091ns (58.167%))
  Logic Levels:           13  (CARRY8=7 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 8.496 - 6.400 ) 
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.417ns, distribution 1.585ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.376ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       2.002     2.399    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X63Y164        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/Q
                         net (fo=15, routed)          0.474     2.987    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]
    SLICE_X59Y161        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     3.188 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8/O
                         net (fo=1, routed)           0.325     3.513    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8_n_0
    SLICE_X59Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.855 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.882    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2_n_0
    SLICE_X59Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.023 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3/O[4]
                         net (fo=19, routed)          0.340     4.363    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3_n_11
    SLICE_X59Y165        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     4.513 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71/O
                         net (fo=1, routed)           0.434     4.947    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71_n_0
    SLICE_X60Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     5.129 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.156    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60_n_0
    SLICE_X60Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.255 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59/O[0]
                         net (fo=3, routed)           0.342     5.597    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59_n_15
    SLICE_X61Y163        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.733 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44/O
                         net (fo=1, routed)           0.356     6.089    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44_n_0
    SLICE_X60Y163        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.232 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.259    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21_n_0
    SLICE_X60Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.392 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.196     6.588    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3_n_14
    SLICE_X60Y162        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     6.703 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15/O
                         net (fo=1, routed)           0.000     6.703    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15_n_0
    SLICE_X60Y162        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     6.965 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2/CO[7]
                         net (fo=7, routed)           0.359     7.324    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2_n_0
    SLICE_X58Y162        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.397 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2/O
                         net (fo=4, routed)           0.154     7.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2_n_0
    SLICE_X58Y163        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     7.683 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_1/O
                         net (fo=1, routed)           0.030     7.713    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_1_n_0
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.767     8.496    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X58Y163        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/C
                         clock pessimism              0.172     8.668    
                         clock uncertainty           -0.035     8.633    
    SLICE_X58Y163        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.692    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 3.286ns (66.586%)  route 1.649ns (33.414%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 8.486 - 6.400 ) 
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 0.417ns, distribution 1.924ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.376ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       2.341     2.738    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y64         RAMB18E2                                     r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.406     3.144 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=3, routed)           1.108     4.252    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/A[4]
    DSP48E2_X10Y64       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     4.589 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.589    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X10Y64       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.744 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.744    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X10Y64       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[11])
                                                      0.866     5.610 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.610    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER.U<11>
    DSP48E2_X10Y64       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.720 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.720    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X10Y64       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     6.422 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.422    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X10Y64       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193     6.615 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.476     7.091    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2_n_94
    SLICE_X62Y160        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     7.434 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.461    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1_n_0
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     7.635 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.038     7.673    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1_n_10
    SLICE_X62Y161        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.757     8.486    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y161        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/C
                         clock pessimism              0.180     8.666    
                         clock uncertainty           -0.035     8.631    
    SLICE_X62Y161        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.690    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.176ns (41.361%)  route 3.085ns (58.639%))
  Logic Levels:           13  (CARRY8=7 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 8.476 - 6.400 ) 
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.417ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.376ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.990     2.387    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.501 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[2]/Q
                         net (fo=36, routed)          0.461     2.962    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]
    SLICE_X63Y152        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.096 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10/O
                         net (fo=1, routed)           0.253     3.349    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_10_n_0
    SLICE_X64Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.691 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.718    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X64Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.851 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[1]
                         net (fo=18, routed)          0.297     4.148    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_14
    SLICE_X65Y154        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.205     4.353 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72/O
                         net (fo=1, routed)           0.413     4.766    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_72_n_0
    SLICE_X64Y154        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     4.956 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     4.983    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X64Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.082 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[0]
                         net (fo=3, routed)           0.263     5.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_15
    SLICE_X65Y154        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     5.438 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44/O
                         net (fo=1, routed)           0.466     5.904    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_44_n_0
    SLICE_X65Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     6.047 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.074    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_21_n_0
    SLICE_X65Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     6.207 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.258     6.465    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_14
    SLICE_X64Y157        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     6.602 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15/O
                         net (fo=1, routed)           0.000     6.602    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_15_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.327     7.191    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X63Y156        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     7.232 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[4]_i_2/O
                         net (fo=2, routed)           0.231     7.463    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[4]_i_2_n_0
    SLICE_X65Y154        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     7.613 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[3]_i_1/O
                         net (fo=1, routed)           0.035     7.648    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[3]_i_1_n_0
    SLICE_X65Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.747     8.476    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X65Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[3]/C
                         clock pessimism              0.172     8.648    
                         clock uncertainty           -0.035     8.613    
    SLICE_X65Y154        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.675    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[3]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 3.256ns (66.125%)  route 1.668ns (33.875%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 8.486 - 6.400 ) 
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 0.417ns, distribution 1.924ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.376ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       2.341     2.738    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y64         RAMB18E2                                     r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y64         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.406     3.144 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=3, routed)           1.108     4.252    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/A[4]
    DSP48E2_X10Y64       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     4.589 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     4.589    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X10Y64       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.744 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.744    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X10Y64       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[11])
                                                      0.866     5.610 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.610    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER.U<11>
    DSP48E2_X10Y64       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.720 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.720    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X10Y64       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     6.422 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.422    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X10Y64       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193     6.615 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.476     7.091    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2_n_94
    SLICE_X62Y160        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     7.434 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.461    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1_n_0
    SLICE_X62Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     7.605 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1/CO[6]
                         net (fo=1, routed)           0.057     7.662    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1_n_1
    SLICE_X62Y161        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.757     8.486    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y161        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/C
                         clock pessimism              0.180     8.666    
                         clock uncertainty           -0.035     8.631    
    SLICE_X62Y161        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.691    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.852ns (routing 0.215ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.248ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.852     0.970    <hidden>
    SLICE_X75Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y158        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.018 r  <hidden>
                         net (fo=1, routed)           0.143     1.161    <hidden>
    RAMB36_X7Y31         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.074     1.239    <hidden>
    RAMB36_X7Y31         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.137     1.102    
    RAMB36_X7Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.131    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.816ns (routing 0.215ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.248ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.816     0.934    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/tx_core_clk_1
    SLICE_X99Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[20]/Q
                         net (fo=1, routed)           0.168     1.151    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[20]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.913     1.078    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.135     0.943    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.905ns (routing 0.215ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.248ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.905     1.023    inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X62Y130        FDRE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.071 r  inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.112     1.183    inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[12]
    SLICE_X61Y130        FDRE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.068     1.233    inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X61Y130        FDRE                                         r  inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.136     1.097    
    SLICE_X61Y130        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.153    inst_Ports_for_CC_port_1/inst_Control_Rate/C_T_pai/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.881ns (routing 0.215ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.248ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.881     0.999    <hidden>
    SLICE_X61Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y187        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.048 r  <hidden>
                         net (fo=1, routed)           0.142     1.190    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.103     1.268    <hidden>
    RAMB36_X6Y37         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.130    
    RAMB36_X6Y37         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                      0.029     1.159    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.901ns (routing 0.215ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.248ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.901     1.019    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X55Y153        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.067 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=1, routed)           0.133     1.200    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[6]
    SLICE_X54Y153        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.084     1.249    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y153        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.136     1.113    
    SLICE_X54Y153        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.169    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.095ns (67.376%)  route 0.046ns (32.624%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.890ns (routing 0.215ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.248ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.890     1.008    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X68Y129        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.056 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.033     1.089    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[1]
    SLICE_X68Y130        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.104 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.104    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X68Y130        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.136 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.013     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X68Y130        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.066     1.231    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X68Y130        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.169     1.062    
    SLICE_X68Y130        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.118    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.823ns (routing 0.215ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.248ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.823     0.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y195        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y195        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.990 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/Q
                         net (fo=5, routed)           0.074     1.064    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pak_dat1_p4_r[25]
    SLICE_X98Y195        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.094 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[25]_i_1/O
                         net (fo=1, routed)           0.016     1.110    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[25]_i_1_n_0
    SLICE_X98Y195        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.992     1.157    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X98Y195        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/C
                         clock pessimism             -0.135     1.022    
    SLICE_X98Y195        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.078    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[57]/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[185]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.814ns (routing 0.215ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.248ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.814     0.932    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X100Y195       FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y195       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.981 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[57]/Q
                         net (fo=5, routed)           0.080     1.061    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg_n_0_[57]
    SLICE_X98Y195        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     1.092 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r[185]_i_1/O
                         net (fo=1, routed)           0.016     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_nxt[185]
    SLICE_X98Y195        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.990     1.155    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X98Y195        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[185]/C
                         clock pessimism             -0.135     1.020    
    SLICE_X98Y195        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.815ns (routing 0.215ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.248ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.815     0.933    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X96Y203        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.982 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[22]/Q
                         net (fo=2, routed)           0.074     1.056    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/data_out_1d_reg[63][16]
    SLICE_X98Y203        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.086 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly[22]_i_2/O
                         net (fo=1, routed)           0.016     1.102    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/striper2lanes_data0[22]
    SLICE_X98Y203        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.984     1.149    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/tx_clk
    SLICE_X98Y203        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[22]/C
                         clock pessimism             -0.135     1.014    
    SLICE_X98Y203        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.070    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.861ns (routing 0.215ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.248ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.861     0.979    <hidden>
    SLICE_X75Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.028 r  <hidden>
                         net (fo=1, routed)           0.129     1.157    <hidden>
    RAMB36_X7Y34         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.068     1.233    <hidden>
    RAMB36_X7Y34         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.137     1.096    
    RAMB36_X7Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.125    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y30         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y29         <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X5Y65         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y32         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y33         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X5Y64         inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X5Y65         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y32         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y33         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y36         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y36         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y31         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y34         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y35         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y36         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.288       0.287      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.203       0.711      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y77        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y76        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.271       0.245      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.193       0.327      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.372ns (9.708%)  route 3.460ns (90.292%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 8.415 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.380ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.653     6.033    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X91Y267        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     6.104 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[35]_i_1/O
                         net (fo=1, routed)           0.026     6.130    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[35]_i_1_n_0
    SLICE_X91Y267        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.686     8.415    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X91Y267        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[35]/C
                         clock pessimism              0.171     8.586    
                         clock uncertainty           -0.035     8.551    
    SLICE_X91Y267        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.611    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[35]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.416ns (11.120%)  route 3.325ns (88.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 8.421 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.380ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.514     5.894    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X94Y265        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     6.009 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[38]_i_1/O
                         net (fo=1, routed)           0.030     6.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[38]_i_1_n_0
    SLICE_X94Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.692     8.421    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X94Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[38]/C
                         clock pessimism              0.171     8.592    
                         clock uncertainty           -0.035     8.557    
    SLICE_X94Y265        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.616    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[38]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.342ns (9.171%)  route 3.387ns (90.829%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 8.430 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.380ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.579     5.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X93Y267        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     6.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[36]_i_1/O
                         net (fo=1, routed)           0.027     6.027    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[36]_i_1_n_0
    SLICE_X93Y267        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.701     8.430    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y267        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[36]/C
                         clock pessimism              0.171     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X93Y267        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.625    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[36]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.416ns (11.189%)  route 3.302ns (88.811%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.380ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.491     5.871    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X94Y264        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     5.986 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[34]_i_1/O
                         net (fo=1, routed)           0.030     6.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[34]_i_1_n_0
    SLICE_X94Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.693     8.422    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X94Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[34]/C
                         clock pessimism              0.171     8.593    
                         clock uncertainty           -0.035     8.558    
    SLICE_X94Y264        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.617    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[34]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.401ns (10.751%)  route 3.329ns (89.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.393 - 6.400 ) 
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.422ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.380ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.906     2.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.417 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/Q
                         net (fo=71, routed)          1.323     3.740    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]
    SLICE_X94Y257        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     3.855 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2/O
                         net (fo=134, routed)         1.980     5.835    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2_n_0
    SLICE_X84Y256        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     6.007 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r[1]_i_1/O
                         net (fo=1, routed)           0.026     6.033    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r[1]_i_1_n_0
    SLICE_X84Y256        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.664     8.393    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y256        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/C
                         clock pessimism              0.232     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X84Y256        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.649    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.376ns (10.094%)  route 3.349ns (89.906%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.393 - 6.400 ) 
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.422ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.380ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.906     2.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.417 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/Q
                         net (fo=71, routed)          1.323     3.740    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]
    SLICE_X94Y257        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     3.855 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2/O
                         net (fo=134, routed)         1.975     5.830    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2_n_0
    SLICE_X84Y256        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     5.977 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r[31]_i_1/O
                         net (fo=1, routed)           0.051     6.028    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r[31]_i_1_n_0
    SLICE_X84Y256        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.664     8.393    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y256        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[31]/C
                         clock pessimism              0.232     8.625    
                         clock uncertainty           -0.035     8.589    
    SLICE_X84Y256        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     8.649    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[31]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.372ns (10.087%)  route 3.316ns (89.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 8.429 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.380ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.509     5.889    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X93Y266        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.960 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[5]_i_1/O
                         net (fo=1, routed)           0.026     5.986    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[5]_i_1_n_0
    SLICE_X93Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.700     8.429    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[5]/C
                         clock pessimism              0.171     8.600    
                         clock uncertainty           -0.035     8.565    
    SLICE_X93Y266        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.625    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.419ns (11.423%)  route 3.249ns (88.577%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.422ns, distribution 1.479ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.380ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.901     2.298    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y266        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.414 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_reg/Q
                         net (fo=77, routed)          0.781     3.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r
    SLICE_X84Y255        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     3.380 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3/O
                         net (fo=67, routed)          2.441     5.821    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r[2]_i_3_n_0
    SLICE_X94Y263        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.939 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[40]_i_1/O
                         net (fo=1, routed)           0.027     5.966    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[40]_i_1_n_0
    SLICE_X94Y263        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.695     8.424    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X94Y263        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[40]/C
                         clock pessimism              0.171     8.595    
                         clock uncertainty           -0.035     8.560    
    SLICE_X94Y263        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.619    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[40]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.402ns (10.918%)  route 3.280ns (89.082%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.394 - 6.400 ) 
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.422ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.380ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.906     2.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.417 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r_reg[2]/Q
                         net (fo=71, routed)          1.323     3.740    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]
    SLICE_X94Y257        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     3.855 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2/O
                         net (fo=134, routed)         1.931     5.786    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r[2]_i_2_n_0
    SLICE_X85Y255        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     5.959 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[31]_i_1/O
                         net (fo=1, routed)           0.026     5.985    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[31]_i_1_n_0
    SLICE_X85Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.665     8.394    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X85Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[31]/C
                         clock pessimism              0.232     8.626    
                         clock uncertainty           -0.035     8.590    
    SLICE_X85Y255        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.648    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[31]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.707ns (19.563%)  route 2.907ns (80.437%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 8.387 - 6.400 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.422ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.380ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.898     2.295    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y258        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.409 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r_reg[2]/Q
                         net (fo=54, routed)          1.208     3.617    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r_reg_n_0_[2]
    SLICE_X90Y253        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     3.809 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r[2]_i_3/O
                         net (fo=28, routed)          0.528     4.337    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_mty0_p5_r_reg[2]_0
    SLICE_X94Y257        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.213     4.550 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[63]_i_3/O
                         net (fo=64, routed)          1.144     5.694    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[63]_i_3_n_0
    SLICE_X86Y266        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     5.882 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[9]_i_1/O
                         net (fo=1, routed)           0.027     5.909    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_nxt[9]
    SLICE_X86Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.658     8.387    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X86Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[9]/C
                         clock pessimism              0.171     8.558    
                         clock uncertainty           -0.035     8.523    
    SLICE_X86Y266        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.582    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  2.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.824ns (routing 0.220ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.253ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X83Y281        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y281        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.990 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/Q
                         net (fo=70, routed)          0.081     1.071    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1[17]
    SLICE_X85Y281        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.030     1.101 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc[6][6]_i_1/O
                         net (fo=1, routed)           0.015     1.116    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/p_0_out[6]
    SLICE_X85Y281        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.003     1.168    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X85Y281        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[6][6]/C
                         clock pessimism             -0.138     1.030    
    SLICE_X85Y281        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.086    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.812ns (routing 0.220ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.253ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.812     0.930    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X83Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y258        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.979 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[27]/Q
                         net (fo=1, routed)           0.073     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[27]
    SLICE_X84Y258        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.045     1.097 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[27]_i_1/O
                         net (fo=1, routed)           0.015     1.112    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r[27]_i_1_n_0
    SLICE_X84Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.999     1.164    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X84Y258        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[27]/C
                         clock pessimism             -0.138     1.026    
    SLICE_X84Y258        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 packet_frame_index_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.103ns (21.822%)  route 0.369ns (78.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.790ns (routing 0.380ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.422ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.790     2.119    tx_clk_out_2
    SLICE_X68Y275        FDCE                                         r  packet_frame_index_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y275        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     2.222 r  packet_frame_index_2_reg[7]/Q
                         net (fo=5, routed)           0.369     2.591    <hidden>
    SLICE_X71Y273        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.021     2.418    <hidden>
    SLICE_X71Y273        SRL16E                                       r  <hidden>
                         clock pessimism             -0.178     2.240    
    SLICE_X71Y273        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.560    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.907ns (routing 0.220ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.253ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.907     1.025    <hidden>
    SLICE_X61Y266        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y266        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.074 r  <hidden>
                         net (fo=1, routed)           0.133     1.207    <hidden>
    RAMB36_X6Y53         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.123     1.288    <hidden>
    RAMB36_X6Y53         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.146    
    RAMB36_X6Y53         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     1.175    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.804ns (routing 0.220ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.253ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.804     0.922    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X79Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y266        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.970 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r_reg[2]/Q
                         net (fo=1, routed)           0.116     1.086    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r_reg_n_0_[2]
    SLICE_X81Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.970     1.135    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X81Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[2]/C
                         clock pessimism             -0.139     0.996    
    SLICE_X81Y266        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.928ns (routing 0.220ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.253ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.928     1.046    <hidden>
    SLICE_X58Y280        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y280        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.095 r  <hidden>
                         net (fo=1, routed)           0.136     1.231    <hidden>
    RAMB36_X6Y56         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.145     1.310    <hidden>
    RAMB36_X6Y56         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.168    
    RAMB36_X6Y56         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                      0.029     1.197    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.912ns (routing 0.220ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.253ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.912     1.030    <hidden>
    SLICE_X61Y262        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y262        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.079 r  <hidden>
                         net (fo=1, routed)           0.141     1.220    <hidden>
    RAMB36_X6Y51         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.134     1.299    <hidden>
    RAMB36_X6Y51         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.157    
    RAMB36_X6Y51         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.186    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.914ns (routing 0.220ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.253ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.914     1.032    <hidden>
    SLICE_X58Y269        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y269        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.081 r  <hidden>
                         net (fo=1, routed)           0.133     1.214    <hidden>
    RAMB36_X6Y54         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.128     1.293    <hidden>
    RAMB36_X6Y54         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.151    
    RAMB36_X6Y54         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     1.180    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.858ns (routing 0.220ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.253ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.858     0.976    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X96Y255        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y255        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.025 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[50]/Q
                         net (fo=2, routed)           0.137     1.162    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word[50]
    SLICE_X95Y253        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.044     1.209    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X95Y253        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[50]/C
                         clock pessimism             -0.137     1.072    
    SLICE_X95Y253        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.128    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.064ns (34.783%)  route 0.120ns (65.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.889ns (routing 0.220ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.253ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.889     1.007    <hidden>
    SLICE_X71Y296        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y296        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.056 r  <hidden>
                         net (fo=1, routed)           0.104     1.160    <hidden>
    SLICE_X70Y295        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.175 r  <hidden>
                         net (fo=1, routed)           0.016     1.191    <hidden>
    SLICE_X70Y295        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.078     1.243    <hidden>
    SLICE_X70Y295        FDRE                                         r  <hidden>
                         clock pessimism             -0.143     1.100    
    SLICE_X70Y295        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.156    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y53         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y55         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y52         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y53         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y54         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y56         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y57         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y58         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y53         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y53         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y56         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y54         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y56         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y51         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y54         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y53         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y53         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y52         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y55         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y52         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y53         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y56         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y57         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y58         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.255       0.320      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.183       0.731      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_3
  To Clock:  txoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y73        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y72        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.292       0.224      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.207       0.313      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.114ns (2.498%)  route 4.450ns (97.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 8.582 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.377ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.450     7.132    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.853     8.582    <hidden>
    RAMB36_X7Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.692    
                         clock uncertainty           -0.035     8.657    
    RAMB36_X7Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.176    <hidden>
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.114ns (2.589%)  route 4.289ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 8.593 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.377ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.289     6.971    <hidden>
    RAMB36_X7Y34         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.864     8.593    <hidden>
    RAMB36_X7Y34         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.703    
                         clock uncertainty           -0.035     8.668    
    RAMB36_X7Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.187    <hidden>
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.114ns (2.647%)  route 4.193ns (97.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 8.565 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.377ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.193     6.875    <hidden>
    RAMB36_X7Y29         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.836     8.565    <hidden>
    RAMB36_X7Y29         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.675    
                         clock uncertainty           -0.035     8.640    
    RAMB36_X7Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.159    <hidden>
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.114ns (2.690%)  route 4.124ns (97.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 8.585 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.377ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.124     6.806    <hidden>
    RAMB36_X7Y33         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.856     8.585    <hidden>
    RAMB36_X7Y33         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.695    
                         clock uncertainty           -0.035     8.660    
    RAMB36_X7Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.179    <hidden>
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.114ns (2.738%)  route 4.049ns (97.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 8.565 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.377ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.049     6.731    <hidden>
    RAMB36_X7Y30         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.836     8.565    <hidden>
    RAMB36_X7Y30         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.675    
                         clock uncertainty           -0.035     8.640    
    RAMB36_X7Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.159    <hidden>
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.114ns (2.764%)  route 4.011ns (97.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 8.582 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.377ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          4.011     6.693    <hidden>
    RAMB36_X7Y32         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.853     8.582    <hidden>
    RAMB36_X7Y32         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.692    
                         clock uncertainty           -0.035     8.657    
    RAMB36_X7Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.176    <hidden>
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.114ns (2.885%)  route 3.838ns (97.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 8.571 - 6.400 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.419ns, distribution 1.752ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.377ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.171     2.568    <hidden>
    SLICE_X66Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.682 r  <hidden>
                         net (fo=26, routed)          3.838     6.520    <hidden>
    RAMB36_X7Y31         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.842     8.571    <hidden>
    RAMB36_X7Y31         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     8.681    
                         clock uncertainty           -0.035     8.646    
    RAMB36_X7Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.481     8.165    <hidden>
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.448ns (10.774%)  route 3.710ns (89.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 8.502 - 6.400 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 0.419ns, distribution 1.813ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.377ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.232     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y246        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=353, routed)         3.268     6.010    <hidden>
    SLICE_X76Y174        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.177     6.187 r  <hidden>
                         net (fo=1, routed)           0.288     6.475    <hidden>
    SLICE_X76Y174        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.515 r  <hidden>
                         net (fo=1, routed)           0.127     6.642    <hidden>
    SLICE_X76Y174        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.118     6.760 r  <hidden>
                         net (fo=1, routed)           0.027     6.787    <hidden>
    SLICE_X76Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.773     8.502    <hidden>
    SLICE_X76Y174        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.612    
                         clock uncertainty           -0.035     8.577    
    SLICE_X76Y174        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.636    <hidden>
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.379ns (9.119%)  route 3.777ns (90.881%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 8.503 - 6.400 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 0.419ns, distribution 1.813ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.377ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.232     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y246        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.742 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=353, routed)         3.462     6.204    <hidden>
    SLICE_X76Y175        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.194     6.398 r  <hidden>
                         net (fo=1, routed)           0.285     6.683    <hidden>
    SLICE_X76Y175        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.072     6.755 r  <hidden>
                         net (fo=1, routed)           0.030     6.785    <hidden>
    SLICE_X76Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.774     8.503    <hidden>
    SLICE_X76Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X76Y175        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.637    <hidden>
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.480ns (11.569%)  route 3.669ns (88.431%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 8.515 - 6.400 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 0.419ns, distribution 1.813ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.377ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.232     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y246        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=353, routed)         3.462     6.204    <hidden>
    SLICE_X76Y175        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     6.381 r  <hidden>
                         net (fo=10, routed)          0.184     6.565    <hidden>
    SLICE_X76Y176        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.190     6.755 r  <hidden>
                         net (fo=1, routed)           0.023     6.778    <hidden>
    SLICE_X76Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.786     8.515    <hidden>
    SLICE_X76Y176        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.625    
                         clock uncertainty           -0.035     8.590    
    SLICE_X76Y176        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.649    <hidden>
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  1.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.921ns (routing 0.377ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.419ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.921     2.250    <hidden>
    SLICE_X61Y181        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.505 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.505    <hidden>
    SLICE_X61Y181        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.181     2.578    <hidden>
    SLICE_X61Y181        SRL16E                                       r  <hidden>
                         clock pessimism             -0.321     2.257    
    SLICE_X61Y181        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.501    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.921ns (routing 0.377ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.419ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.921     2.250    <hidden>
    SLICE_X61Y182        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.505 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.505    <hidden>
    SLICE_X61Y182        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.181     2.578    <hidden>
    SLICE_X61Y182        SRL16E                                       r  <hidden>
                         clock pessimism             -0.321     2.257    
    SLICE_X61Y182        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.501    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.900ns (routing 0.377ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.419ns, distribution 1.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.900     2.229    <hidden>
    SLICE_X66Y167        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y167        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.484 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.484    <hidden>
    SLICE_X66Y167        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.150     2.547    <hidden>
    SLICE_X66Y167        SRL16E                                       r  <hidden>
                         clock pessimism             -0.311     2.236    
    SLICE_X66Y167        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.480    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      1.881ns (routing 0.377ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.419ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.881     2.210    <hidden>
    SLICE_X71Y201        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y201        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.465 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.465    <hidden>
    SLICE_X71Y201        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.135     2.532    <hidden>
    SLICE_X71Y201        SRL16E                                       r  <hidden>
                         clock pessimism             -0.315     2.217    
    SLICE_X71Y201        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      1.880ns (routing 0.377ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.419ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.880     2.209    <hidden>
    SLICE_X71Y202        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y202        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.464 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.464    <hidden>
    SLICE_X71Y202        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.134     2.531    <hidden>
    SLICE_X71Y202        SRL16E                                       r  <hidden>
                         clock pessimism             -0.315     2.216    
    SLICE_X71Y202        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.460    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.873ns (routing 0.377ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.419ns, distribution 1.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.873     2.202    <hidden>
    SLICE_X72Y166        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y166        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.457 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.457    <hidden>
    SLICE_X72Y166        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.121     2.518    <hidden>
    SLICE_X72Y166        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.209    
    SLICE_X72Y166        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.453    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.891ns (routing 0.377ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.419ns, distribution 1.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.891     2.220    <hidden>
    SLICE_X69Y194        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y194        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.475 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.475    <hidden>
    SLICE_X69Y194        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.147     2.544    <hidden>
    SLICE_X69Y194        SRL16E                                       r  <hidden>
                         clock pessimism             -0.317     2.227    
    SLICE_X69Y194        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.471    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.891ns (routing 0.377ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.419ns, distribution 1.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.891     2.220    <hidden>
    SLICE_X69Y195        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y195        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.475 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.475    <hidden>
    SLICE_X69Y195        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.147     2.544    <hidden>
    SLICE_X69Y195        SRL16E                                       r  <hidden>
                         clock pessimism             -0.317     2.227    
    SLICE_X69Y195        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.471    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      1.876ns (routing 0.377ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.419ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.876     2.205    <hidden>
    SLICE_X72Y194        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y194        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.460 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.460    <hidden>
    SLICE_X72Y194        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.130     2.527    <hidden>
    SLICE_X72Y194        SRL16E                                       r  <hidden>
                         clock pessimism             -0.315     2.212    
    SLICE_X72Y194        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.456    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.890ns (routing 0.377ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.419ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.890     2.219    <hidden>
    SLICE_X69Y173        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y173        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.474 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.474    <hidden>
    SLICE_X69Y173        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.139     2.536    <hidden>
    SLICE_X69Y173        SRL16E                                       r  <hidden>
                         clock pessimism             -0.310     2.226    
    SLICE_X69Y173        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.470    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y55         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y52         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y30         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y49         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X6Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y29         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y54         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y47         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y58         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y36         <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB18_X7Y112        <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y33         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y55         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y31         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y31         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y33         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y55         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y30         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y51         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y29         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y47         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y47         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y46         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y56         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y48         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.279       0.296      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.199       0.715      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.851ns  (logic 0.117ns (13.749%)  route 0.734ns (86.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y256                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X69Y256        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.734     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X69Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y257        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.760ns  (logic 0.114ns (15.000%)  route 0.646ns (85.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y245        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.646     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X74Y245        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.740ns  (logic 0.117ns (15.811%)  route 0.623ns (84.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y245        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.623     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X74Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X74Y245        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.689ns  (logic 0.114ns (16.546%)  route 0.575ns (83.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y255                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X69Y255        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.575     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y255        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.655ns  (logic 0.114ns (17.405%)  route 0.541ns (82.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y246        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.541     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X74Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X74Y246        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.629ns  (logic 0.114ns (18.124%)  route 0.515ns (81.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y255                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y255        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.515     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y257        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.629ns  (logic 0.114ns (18.124%)  route 0.515ns (81.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y257        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.515     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y259        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.608ns  (logic 0.115ns (18.914%)  route 0.493ns (81.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y246        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.493     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X74Y246        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  5.852    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.999ns  (logic 0.114ns (11.411%)  route 0.885ns (88.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X82Y148        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.885     0.999    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X81Y148        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y148        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.902ns  (logic 0.117ns (12.971%)  route 0.785ns (87.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X82Y147        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.785     0.902    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X81Y147        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y147        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.539%)  route 0.728ns (86.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X79Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.728     0.842    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X79Y143        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y143        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.821ns  (logic 0.114ns (13.886%)  route 0.707ns (86.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.707     0.821    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y149        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.459    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.816ns  (logic 0.114ns (13.971%)  route 0.702ns (86.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y145                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X78Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.702     0.816    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X78Y145        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y145        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.794ns  (logic 0.114ns (14.358%)  route 0.680ns (85.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X81Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.680     0.794    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X81Y150        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y150        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.780ns  (logic 0.114ns (14.615%)  route 0.666ns (85.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X82Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.666     0.780    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X82Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y149        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.778ns  (logic 0.114ns (14.653%)  route 0.664ns (85.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X79Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.664     0.778    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X79Y144        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y144        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.777ns  (logic 0.117ns (15.058%)  route 0.660ns (84.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X79Y144        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.660     0.777    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X78Y144        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X78Y144        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.767ns  (logic 0.117ns (15.254%)  route 0.650ns (84.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X82Y148        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.650     0.767    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X82Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y149        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.459    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  5.692    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.821ns (41.528%)  route 1.156ns (58.472%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.365ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.309 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[7]
                         net (fo=1, routed)           0.041     4.350    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[47]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.762     8.491    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/C
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.035     8.456    
    SLICE_X66Y201        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.809ns (41.233%)  route 1.153ns (58.767%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.365ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.297 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.038     4.335    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[45]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.762     8.491    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/C
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.035     8.456    
    SLICE_X66Y201        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.515    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.802ns (41.533%)  route 1.129ns (58.467%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 8.492 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.365ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.263 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.304    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[39]
    SLICE_X66Y200        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.763     8.492    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y200        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.035     8.457    
    SLICE_X66Y200        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.517    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.773ns (40.073%)  route 1.156ns (59.927%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 8.492 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.365ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.261 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.041     4.302    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[43]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.763     8.492    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.035     8.457    
    SLICE_X66Y201        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.776ns (40.270%)  route 1.151ns (59.730%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.365ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     4.264 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[4]
                         net (fo=1, routed)           0.036     4.300    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[44]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.762     8.491    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/C
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.035     8.456    
    SLICE_X66Y201        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.768ns (39.917%)  route 1.156ns (60.083%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 8.492 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.365ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     4.256 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.041     4.297    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[41]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.763     8.492    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.035     8.457    
    SLICE_X66Y201        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.515    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.771ns (40.052%)  route 1.154ns (59.948%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.365ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     4.259 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[6]
                         net (fo=1, routed)           0.039     4.298    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[46]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.762     8.491    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/C
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.035     8.456    
    SLICE_X66Y201        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.790ns (41.232%)  route 1.126ns (58.768%))
  Logic Levels:           6  (CARRY8=5 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 8.492 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.365ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.251 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.289    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[37]
    SLICE_X66Y200        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.763     8.492    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y200        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.035     8.457    
    SLICE_X66Y200        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.734ns (38.918%)  route 1.152ns (61.082%))
  Logic Levels:           7  (CARRY8=6 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 8.492 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.365ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.050 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.077    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X66Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.096 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.123    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     4.222 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[0]
                         net (fo=1, routed)           0.037     4.259    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[40]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.763     8.492    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.035     8.457    
    SLICE_X66Y201        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.516    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[40]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.783ns (41.538%)  route 1.102ns (58.462%))
  Logic Levels:           5  (CARRY8=4 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 8.493 - 6.400 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.417ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.365ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.976     2.373    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.487 r  packet_frame_index_1_reg[5]/Q
                         net (fo=7, routed)           0.980     3.467    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[5]
    SLICE_X66Y196        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.659 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4/O
                         net (fo=1, routed)           0.000     3.659    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_4_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     3.912 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.939    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.958 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.985    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X66Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.004 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.031    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.217 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.258    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[31]
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.764     8.493    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/C
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.035     8.458    
    SLICE_X66Y199        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.518    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  4.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.110ns (33.951%)  route 0.214ns (66.049%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.215ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.234ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.853     0.971    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.019 r  packet_frame_index_1_reg[28]/Q
                         net (fo=7, routed)           0.203     1.222    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[28]
    SLICE_X66Y199        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     1.252 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5/O
                         net (fo=1, routed)           0.001     1.253    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.285 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.295    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[28]
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.043     1.208    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/C
                         clock pessimism              0.000     1.208    
    SLICE_X66Y199        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.110ns (33.133%)  route 0.222ns (66.867%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.215ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.234ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.856     0.974    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.022 r  packet_frame_index_1_reg[4]/Q
                         net (fo=7, routed)           0.211     1.233    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[4]
    SLICE_X66Y196        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     1.263 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_5/O
                         net (fo=1, routed)           0.001     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_5_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.296 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[4]
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.046     1.211    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[4]/C
                         clock pessimism              0.000     1.211    
    SLICE_X66Y196        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.267    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.111ns (33.945%)  route 0.216ns (66.055%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.215ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.234ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.861     0.979    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.027 r  packet_frame_index_1_reg[43]/Q
                         net (fo=7, routed)           0.202     1.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[43]
    SLICE_X66Y201        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.260 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_7/O
                         net (fo=1, routed)           0.000     1.260    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_7_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.292 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.014     1.306    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[43]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.043     1.208    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.000     1.208    
    SLICE_X66Y201        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.122ns (36.310%)  route 0.214ns (63.690%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.215ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.234ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.853     0.971    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.019 r  packet_frame_index_1_reg[28]/Q
                         net (fo=7, routed)           0.203     1.222    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[28]
    SLICE_X66Y199        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     1.252 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5/O
                         net (fo=1, routed)           0.001     1.253    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.044     1.297 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.307    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[29]
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.043     1.208    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[29]/C
                         clock pessimism              0.000     1.208    
    SLICE_X66Y199        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.112ns (33.038%)  route 0.227ns (66.962%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.858ns (routing 0.215ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.234ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.858     0.976    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.025 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.214     1.239    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X66Y196        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     1.270 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_8/O
                         net (fo=1, routed)           0.000     1.270    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_8_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.302 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.315    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[1]
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.048     1.213    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]/C
                         clock pessimism              0.000     1.213    
    SLICE_X66Y196        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.269    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.122ns (35.465%)  route 0.222ns (64.535%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.215ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.234ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.856     0.974    tx_clk_out_1
    SLICE_X68Y197        FDCE                                         r  packet_frame_index_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.022 r  packet_frame_index_1_reg[4]/Q
                         net (fo=7, routed)           0.211     1.233    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[4]
    SLICE_X66Y196        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     1.263 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_5/O
                         net (fo=1, routed)           0.001     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_5_n_0
    SLICE_X66Y196        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.044     1.308 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.318    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[5]
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.046     1.211    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]/C
                         clock pessimism              0.000     1.211    
    SLICE_X66Y196        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.267    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.111ns (31.624%)  route 0.240ns (68.376%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.215ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.234ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.853     0.971    tx_clk_out_1
    SLICE_X68Y200        FDCE                                         r  packet_frame_index_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y200        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.019 r  packet_frame_index_1_reg[27]/Q
                         net (fo=7, routed)           0.226     1.245    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[27]
    SLICE_X66Y199        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.276 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6/O
                         net (fo=1, routed)           0.000     1.276    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.308 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.014     1.322    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[27]
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.045     1.210    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/C
                         clock pessimism              0.000     1.210    
    SLICE_X66Y199        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.266    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.133ns (38.109%)  route 0.216ns (61.891%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.857ns (routing 0.215ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.234ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.857     0.975    tx_clk_out_1
    SLICE_X68Y198        FDCE                                         r  packet_frame_index_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.024 r  packet_frame_index_1_reg[12]/Q
                         net (fo=7, routed)           0.205     1.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[12]
    SLICE_X66Y197        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     1.281 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_5/O
                         net (fo=1, routed)           0.001     1.282    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_5_n_0
    SLICE_X66Y197        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.314 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.324    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[12]
    SLICE_X66Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.045     1.210    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[12]/C
                         clock pessimism              0.000     1.210    
    SLICE_X66Y197        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.266    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.127ns (37.463%)  route 0.212ns (62.537%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.215ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.234ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.863     0.981    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.029 r  packet_frame_index_1_reg[45]/Q
                         net (fo=7, routed)           0.201     1.230    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[45]
    SLICE_X66Y201        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     1.276 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_5/O
                         net (fo=1, routed)           0.001     1.277    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[47]_i_5_n_0
    SLICE_X66Y201        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     1.310 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.010     1.320    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[45]
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.041     1.206    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y201        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/C
                         clock pessimism              0.000     1.206    
    SLICE_X66Y201        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.262    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.139ns (39.155%)  route 0.216ns (60.845%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.215ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.234ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.853     0.971    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y201        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.019 r  packet_frame_index_1_reg[28]/Q
                         net (fo=7, routed)           0.203     1.222    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[28]
    SLICE_X66Y199        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030     1.252 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5/O
                         net (fo=1, routed)           0.001     1.253    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_5_n_0
    SLICE_X66Y199        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.061     1.314 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.326    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[30]
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.043     1.208    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X66Y199        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]/C
                         clock pessimism              0.000     1.208    
    SLICE_X66Y199        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.487ns (16.326%)  route 2.496ns (83.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.427    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[16]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y238        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.487ns (16.326%)  route 2.496ns (83.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.427    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[17]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y238        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.487ns (16.326%)  route 2.496ns (83.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.427    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[18]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y238        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[18]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.487ns (16.326%)  route 2.496ns (83.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.635     5.427    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y238        FDCE                                         r  cnt_receive_from_01_number_2_reg[19]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y238        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[19]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.487ns (16.593%)  route 2.448ns (83.407%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.379    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[28]/C
                         clock pessimism              0.000     8.378    
                         clock uncertainty           -0.035     8.343    
    SLICE_X83Y239        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     8.296    cnt_receive_from_01_number_2_reg[28]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.487ns (16.593%)  route 2.448ns (83.407%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.379    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[29]/C
                         clock pessimism              0.000     8.378    
                         clock uncertainty           -0.035     8.343    
    SLICE_X83Y239        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     8.296    cnt_receive_from_01_number_2_reg[29]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.487ns (16.593%)  route 2.448ns (83.407%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.379    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[30]/C
                         clock pessimism              0.000     8.378    
                         clock uncertainty           -0.035     8.343    
    SLICE_X83Y239        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     8.296    cnt_receive_from_01_number_2_reg[30]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.487ns (16.593%)  route 2.448ns (83.407%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 8.378 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.379ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.587     5.379    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.649     8.378    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[31]/C
                         clock pessimism              0.000     8.378    
                         clock uncertainty           -0.035     8.343    
    SLICE_X83Y239        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.296    cnt_receive_from_01_number_2_reg[31]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.487ns (16.650%)  route 2.438ns (83.350%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.577     5.369    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[24]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y239        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[24]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 inst_send_data_2/SM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.487ns (16.650%)  route 2.438ns (83.350%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.422ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.379ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.047     2.444    inst_send_data_2/clk
    SLICE_X61Y279        FDCE                                         r  inst_send_data_2/SM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.558 r  inst_send_data_2/SM_reg[2]/Q
                         net (fo=70, routed)          0.682     3.240    inst_send_data_2/SM[2]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     3.428 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.179     4.607    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.792 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.577     5.369    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.651     8.380    rx_core_clk_2
    SLICE_X83Y239        FDCE                                         r  cnt_receive_from_01_number_2_reg[25]/C
                         clock pessimism              0.000     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X83Y239        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.298    cnt_receive_from_01_number_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  2.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.172ns (17.659%)  route 0.802ns (82.341%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.158     1.988    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[40]/C
                         clock pessimism              0.000     1.191    
    SLICE_X83Y241        FDCE (Hold_AFF_SLICEL_C_CE)
                                                      0.000     1.191    cnt_receive_from_01_number_2_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.172ns (17.659%)  route 0.802ns (82.341%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.158     1.988    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[41]/C
                         clock pessimism              0.000     1.191    
    SLICE_X83Y241        FDCE (Hold_BFF_SLICEL_C_CE)
                                                      0.000     1.191    cnt_receive_from_01_number_2_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[42]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.172ns (17.659%)  route 0.802ns (82.341%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.158     1.988    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[42]/C
                         clock pessimism              0.000     1.191    
    SLICE_X83Y241        FDCE (Hold_CFF_SLICEL_C_CE)
                                                      0.000     1.191    cnt_receive_from_01_number_2_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[43]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.172ns (17.659%)  route 0.802ns (82.341%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.251ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.158     1.988    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.026     1.191    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[43]/C
                         clock pessimism              0.000     1.191    
    SLICE_X83Y241        FDCE (Hold_DFF_SLICEL_C_CE)
                                                      0.000     1.191    cnt_receive_from_01_number_2_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[44]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.172ns (17.409%)  route 0.816ns (82.591%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.172     2.002    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[44]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y241        FDCE (Hold_EFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.172ns (17.409%)  route 0.816ns (82.591%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.172     2.002    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[45]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y241        FDCE (Hold_FFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.172ns (17.409%)  route 0.816ns (82.591%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.172     2.002    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[46]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y241        FDCE (Hold_GFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[47]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.172ns (17.409%)  route 0.816ns (82.591%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.172     2.002    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[47]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y241        FDCE (Hold_HFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.172ns (16.813%)  route 0.851ns (83.187%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.207     2.037    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y240        FDCE                                         r  cnt_receive_from_01_number_2_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y240        FDCE                                         r  cnt_receive_from_01_number_2_reg[36]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y240        FDCE (Hold_EFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 inst_send_data_2/SM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.172ns (16.813%)  route 0.851ns (83.187%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.251ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.896     1.014    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.062 r  inst_send_data_2/SM_reg[3]/Q
                         net (fo=160, routed)         0.043     1.105    inst_send_data_2/SM[3]
    SLICE_X63Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.158 r  inst_send_data_2/tx_axis_tvalid_INST_0/O
                         net (fo=11, routed)          0.601     1.759    tx_axis_tvalid_2
    SLICE_X83Y242        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.071     1.830 r  cnt_receive_from_01_number_2[47]_i_1/O
                         net (fo=48, routed)          0.207     2.037    cnt_receive_from_01_number_2_reg0
    SLICE_X83Y240        FDCE                                         r  cnt_receive_from_01_number_2_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.023     1.188    rx_core_clk_2
    SLICE_X83Y240        FDCE                                         r  cnt_receive_from_01_number_2_reg[37]/C
                         clock pessimism              0.000     1.188    
    SLICE_X83Y240        FDCE (Hold_FFF_SLICEL_C_CE)
                                                      0.000     1.188    cnt_receive_from_01_number_2_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.849    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.428ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        1.034ns  (logic 0.114ns (11.025%)  route 0.920ns (88.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y286                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X89Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.920     1.034    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X93Y249        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.817ns  (logic 0.114ns (13.953%)  route 0.703ns (86.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y286                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X89Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.703     0.817    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y250        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.645    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        5.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.855ns  (logic 0.114ns (13.333%)  route 0.741ns (86.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.741     0.855    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y145        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y145        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.835ns  (logic 0.117ns (14.012%)  route 0.718ns (85.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X83Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.718     0.835    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X83Y148        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y148        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.830ns  (logic 0.117ns (14.096%)  route 0.713ns (85.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X83Y149        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.713     0.830    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X83Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y149        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.811ns  (logic 0.114ns (14.057%)  route 0.697ns (85.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X83Y149        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.697     0.811    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X83Y149        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.789ns  (logic 0.114ns (14.449%)  route 0.675ns (85.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X79Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.675     0.789    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X79Y147        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y147        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.751ns  (logic 0.117ns (15.579%)  route 0.634ns (84.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y145        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.634     0.751    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X83Y145        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.751ns  (logic 0.114ns (15.180%)  route 0.637ns (84.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X79Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.637     0.751    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X79Y148        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y148        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.745ns  (logic 0.114ns (15.302%)  route 0.631ns (84.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X83Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.631     0.745    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X83Y147        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y147        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.739ns  (logic 0.114ns (15.426%)  route 0.625ns (84.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X83Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.625     0.739    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X83Y148        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X83Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.735ns  (logic 0.117ns (15.918%)  route 0.618ns (84.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X82Y145        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.618     0.735    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y145        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X82Y145        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  5.726    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.816ns  (logic 0.114ns (13.971%)  route 0.702ns (86.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y201                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.702     0.816    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y201        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X62Y201        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.681ns  (logic 0.114ns (16.740%)  route 0.567ns (83.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.567     0.681    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y198        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y198        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.679ns  (logic 0.117ns (17.231%)  route 0.562ns (82.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y201                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.562     0.679    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y201        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X62Y201        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.674ns  (logic 0.113ns (16.766%)  route 0.561ns (83.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y197                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y197        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.561     0.674    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y197        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X63Y197        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.673ns  (logic 0.118ns (17.533%)  route 0.555ns (82.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y197                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y197        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.555     0.673    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X63Y197        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X63Y197        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.645ns  (logic 0.117ns (18.140%)  route 0.528ns (81.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y198        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.528     0.645    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y198        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X63Y198        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.644ns  (logic 0.113ns (17.547%)  route 0.531ns (82.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X63Y198        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.531     0.644    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X63Y198        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X63Y198        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.639ns  (logic 0.117ns (18.310%)  route 0.522ns (81.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y198        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.522     0.639    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X65Y198        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y198        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.476%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y199                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y199        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.503     0.617    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X65Y199        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y199        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.487ns  (logic 0.114ns (23.409%)  route 0.373ns (76.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y198                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X63Y198        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.487    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X65Y198        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y198        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  5.976    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 inst_Ports0/receive_data_packet_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            start_send_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.308ns (18.290%)  route 1.376ns (81.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 8.483 - 6.400 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.309ns, distribution 1.628ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.376ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.937     2.334    inst_Ports0/tx_clk_out_0
    SLICE_X79Y120        FDRE                                         r  inst_Ports0/receive_data_packet_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.448 r  inst_Ports0/receive_data_packet_reg/Q
                         net (fo=3, routed)           1.341     3.789    receive_data_packet
    SLICE_X69Y183        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.194     3.983 r  start_send_data_1_i_1/O
                         net (fo=1, routed)           0.035     4.018    start_send_data_1_i_1_n_0
    SLICE_X69Y183        FDCE                                         r  start_send_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.754     8.483    tx_clk_out_1
    SLICE_X69Y183        FDCE                                         r  start_send_data_1_reg/C
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.035     8.448    
    SLICE_X69Y183        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.511    start_send_data_1_reg
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 inst_Ports0/receive_data_packet_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            start_send_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.125ns (14.916%)  route 0.713ns (85.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.157ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.248ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.849     0.967    inst_Ports0/tx_clk_out_0
    SLICE_X79Y120        FDRE                                         r  inst_Ports0/receive_data_packet_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.016 r  inst_Ports0/receive_data_packet_reg/Q
                         net (fo=3, routed)           0.701     1.717    receive_data_packet
    SLICE_X69Y183        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.076     1.793 r  start_send_data_1_i_1/O
                         net (fo=1, routed)           0.012     1.805    start_send_data_1_i_1_n_0
    SLICE_X69Y183        FDCE                                         r  start_send_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.043     1.208    tx_clk_out_1
    SLICE_X69Y183        FDCE                                         r  start_send_data_1_reg/C
                         clock pessimism              0.000     1.208    
    SLICE_X69Y183        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.264    start_send_data_1_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        6.139ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.324ns  (logic 0.114ns (35.185%)  route 0.210ns (64.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X67Y256        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.210     0.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X68Y256        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y256        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.139    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack       32.241ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.819ns  (logic 0.114ns (13.919%)  route 0.705ns (86.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y257        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.705     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X69Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y257        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.778ns  (logic 0.114ns (14.653%)  route 0.664ns (85.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y255                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X69Y255        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.664     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X69Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y255        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.117ns (15.854%)  route 0.621ns (84.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y255                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X69Y255        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.621     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y255        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.323    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.664ns  (logic 0.114ns (17.169%)  route 0.550ns (82.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y256                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X69Y256        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.550     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y256        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.610ns  (logic 0.114ns (18.689%)  route 0.496ns (81.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X74Y245        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.496     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y245        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 32.451    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X74Y246        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.487     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X75Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y245        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 32.462    

Slack (MET) :             32.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.590ns  (logic 0.117ns (19.831%)  route 0.473ns (80.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X74Y246        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y246        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 32.473    

Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.581ns  (logic 0.114ns (19.621%)  route 0.467ns (80.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y247                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X74Y247        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y246        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 32.481    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        6.140ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.323ns  (logic 0.114ns (35.294%)  route 0.209ns (64.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y297                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X88Y297        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.209     0.323    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X88Y296        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y296        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  6.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.507ns (35.111%)  route 0.937ns (64.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.498     6.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.124    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.643    37.454    
                         clock uncertainty           -0.035    37.419    
    SLICE_X66Y254        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    37.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.507ns (35.111%)  route 0.937ns (64.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.002ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.498     6.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.124    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.643    37.454    
                         clock uncertainty           -0.035    37.419    
    SLICE_X66Y254        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    37.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.507ns (35.257%)  route 0.931ns (64.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.002ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.002ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.232     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.293     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y257        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.211     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X65Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     5.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.228     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y256        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     5.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.492     6.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.612    35.612    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         1.122    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.644    37.453    
                         clock uncertainty           -0.035    37.417    
    SLICE_X66Y254        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 31.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.174     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.653     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.570     2.298    
    SLICE_X69Y259        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.174     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.653     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.570     2.298    
    SLICE_X69Y259        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.002ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.174     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.653     2.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.570     2.298    
    SLICE_X69Y259        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.655     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.570     2.300    
    SLICE_X69Y259        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.655     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.570     2.300    
    SLICE_X69Y259        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.655     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.570     2.300    
    SLICE_X69Y259        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.655     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.570     2.300    
    SLICE_X69Y259        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X69Y259        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.655     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.570     2.300    
    SLICE_X69Y259        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y258        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.645     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.570     2.290    
    SLICE_X69Y258        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.627     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.556     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y260        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X69Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.184     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=518, routed)         0.645     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X69Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.570     2.290    
    SLICE_X69Y258        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[36]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.117ns (4.039%)  route 2.780ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.284 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.283ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.780     5.067    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.555     8.284    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[36]/C
                         clock pessimism              0.159     8.443    
                         clock uncertainty           -0.035     8.408    
    SLICE_X86Y155        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.326    inst_Ports0/inst_RTT_Measurement/MAC_reg[36]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.117ns (4.039%)  route 2.780ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.284 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.283ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.780     5.067    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.555     8.284    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[40]/C
                         clock pessimism              0.159     8.443    
                         clock uncertainty           -0.035     8.408    
    SLICE_X86Y155        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.326    inst_Ports0/inst_RTT_Measurement/MAC_reg[40]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[45]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.117ns (4.039%)  route 2.780ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.284 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.283ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.780     5.067    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.555     8.284    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[45]/C
                         clock pessimism              0.159     8.443    
                         clock uncertainty           -0.035     8.408    
    SLICE_X86Y155        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.326    inst_Ports0/inst_RTT_Measurement/MAC_reg[45]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[24]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.117ns (4.039%)  route 2.780ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.284 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.283ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.780     5.067    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.555     8.284    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[24]/C
                         clock pessimism              0.159     8.443    
                         clock uncertainty           -0.035     8.408    
    SLICE_X86Y155        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.326    inst_Ports0/inst_RTT_Measurement/RTT_reg[24]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[32]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.117ns (4.053%)  route 2.770ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.770     5.057    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.553     8.282    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[32]/C
                         clock pessimism              0.159     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X86Y155        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.324    inst_Ports0/inst_RTT_Measurement/MAC_reg[32]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[44]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.117ns (4.053%)  route 2.770ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.770     5.057    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.553     8.282    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[44]/C
                         clock pessimism              0.159     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X86Y155        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.324    inst_Ports0/inst_RTT_Measurement/MAC_reg[44]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[47]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.117ns (4.053%)  route 2.770ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.770     5.057    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.553     8.282    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[47]/C
                         clock pessimism              0.159     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X86Y155        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.324    inst_Ports0/inst_RTT_Measurement/MAC_reg[47]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[31]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.117ns (4.053%)  route 2.770ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.770     5.057    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y155        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.553     8.282    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y155        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[31]/C
                         clock pessimism              0.159     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X86Y155        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.324    inst_Ports0/inst_RTT_Measurement/RTT_reg[31]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[41]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.117ns (4.062%)  route 2.763ns (95.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 8.297 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.283ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.763     5.050    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y156        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.568     8.297    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y156        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[41]/C
                         clock pessimism              0.159     8.456    
                         clock uncertainty           -0.035     8.420    
    SLICE_X86Y156        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.338    inst_Ports0/inst_RTT_Measurement/MAC_reg[41]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_reg[42]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.117ns (4.062%)  route 2.763ns (95.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 8.297 - 6.400 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.316ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.283ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.773     2.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X93Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.287 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=157, routed)         2.763     5.050    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X86Y156        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/MAC_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        1.568     8.297    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X86Y156        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_reg[42]/C
                         clock pessimism              0.159     8.456    
                         clock uncertainty           -0.035     8.420    
    SLICE_X86Y156        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.338    inst_Ports0/inst_RTT_Measurement/MAC_reg[42]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.190ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.136     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.943     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.169     0.939    
    SLICE_X93Y175        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.944    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.190ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.136     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.943     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.169     0.939    
    SLICE_X93Y175        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     0.944    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.190ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.136     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X93Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.943     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X93Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.169     0.939    
    SLICE_X93Y175        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     0.944    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.190ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.080    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.940     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.169     0.936    
    SLICE_X92Y175        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.190ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.080    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.940     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.169     0.936    
    SLICE_X92Y175        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     0.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.779ns (routing 0.163ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.190ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.779     0.897    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X93Y175        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.946 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.080    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X92Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.940     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X92Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.169     0.936    
    SLICE_X92Y175        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     0.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.776ns (routing 0.163ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.776     0.894    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y176        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y176        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.943 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.216     1.159    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y178        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.953     1.118    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y178        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.127     0.991    
    SLICE_X95Y178        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.996    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.776ns (routing 0.163ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.776     0.894    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y176        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y176        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.943 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.216     1.159    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y178        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.953     1.118    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y178        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.127     0.991    
    SLICE_X95Y178        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     0.996    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.776ns (routing 0.163ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.190ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.776     0.894    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X92Y176        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y176        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.943 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.216     1.159    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y178        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.953     1.118    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y178        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.127     0.991    
    SLICE_X95Y178        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     0.996    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.783ns (routing 0.163ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.190ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.783     0.901    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/rx_serdes_clk_0
    SLICE_X98Y176        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y176        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.950 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.218     1.168    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X98Y175        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3257, routed)        0.934     1.099    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X98Y175        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.156     0.943    
    SLICE_X98Y175        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.948    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[10]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.117ns (2.926%)  route 3.882ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 8.548 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.365ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.882     6.388    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.819     8.548    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[10]/C
                         clock pessimism              0.108     8.656    
                         clock uncertainty           -0.035     8.621    
    SLICE_X65Y240        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.539    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[10]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[11]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.117ns (2.926%)  route 3.882ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 8.548 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.365ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.882     6.388    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.819     8.548    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[11]/C
                         clock pessimism              0.108     8.656    
                         clock uncertainty           -0.035     8.621    
    SLICE_X65Y240        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.539    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[8]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.117ns (2.926%)  route 3.882ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 8.548 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.365ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.882     6.388    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.819     8.548    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[8]/C
                         clock pessimism              0.108     8.656    
                         clock uncertainty           -0.035     8.621    
    SLICE_X65Y240        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.539    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[9]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.117ns (2.926%)  route 3.882ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 8.548 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.365ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.882     6.388    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.819     8.548    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[9]/C
                         clock pessimism              0.108     8.656    
                         clock uncertainty           -0.035     8.621    
    SLICE_X65Y240        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.539    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[12]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.117ns (2.933%)  route 3.872ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.365ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.872     6.378    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.817     8.546    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[12]/C
                         clock pessimism              0.108     8.654    
                         clock uncertainty           -0.035     8.619    
    SLICE_X65Y240        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[12]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[13]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.117ns (2.933%)  route 3.872ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.365ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.872     6.378    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.817     8.546    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[13]/C
                         clock pessimism              0.108     8.654    
                         clock uncertainty           -0.035     8.619    
    SLICE_X65Y240        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[13]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[14]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.117ns (2.933%)  route 3.872ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.365ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.872     6.378    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.817     8.546    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[14]/C
                         clock pessimism              0.108     8.654    
                         clock uncertainty           -0.035     8.619    
    SLICE_X65Y240        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[15]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.117ns (2.933%)  route 3.872ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.365ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.872     6.378    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.817     8.546    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[15]/C
                         clock pessimism              0.108     8.654    
                         clock uncertainty           -0.035     8.619    
    SLICE_X65Y240        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.537    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[15]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[24]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.117ns (2.943%)  route 3.859ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 8.547 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.365ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.859     6.365    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y242        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.818     8.547    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y242        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[24]/C
                         clock pessimism              0.108     8.655    
                         clock uncertainty           -0.035     8.620    
    SLICE_X65Y242        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.538    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[24]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[25]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.117ns (2.943%)  route 3.859ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 8.547 - 6.400 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.405ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.365ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.992     2.389    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.506 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.859     6.365    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X65Y242        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.818     8.547    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X65Y242        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[25]/C
                         clock pessimism              0.108     8.655    
                         clock uncertainty           -0.035     8.620    
    SLICE_X65Y242        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.538    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.852ns (routing 0.203ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.234ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.181     1.200    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X72Y206        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.027     1.192    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X72Y206        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.054    
    SLICE_X72Y206        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.059    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.852ns (routing 0.203ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.234ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.181     1.200    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X72Y206        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.027     1.192    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X72Y206        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.054    
    SLICE_X72Y206        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.059    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.852ns (routing 0.203ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.234ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.019 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.181     1.200    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X72Y206        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.027     1.192    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X72Y206        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.054    
    SLICE_X72Y206        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.059    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.165     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X72Y203        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X72Y203        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.171     1.018    
    SLICE_X72Y203        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.023    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.165     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X72Y203        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X72Y203        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.171     1.018    
    SLICE_X72Y203        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.023    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.165     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X72Y203        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X72Y203        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.171     1.018    
    SLICE_X72Y203        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.023    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.234ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X71Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X71Y205        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.234ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X71Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X71Y205        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.853ns (routing 0.203ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.234ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X73Y204        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.020 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.206     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X71Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X71Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X71Y205        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.834ns (routing 0.203ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.234ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.834     0.952    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/rx_serdes_clk_1
    SLICE_X75Y203        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.001 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.215     1.216    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X75Y202        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.992     1.157    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X75Y202        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     0.987    
    SLICE_X75Y202        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     0.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[0]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.117ns (7.438%)  route 1.456ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.379ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.456     3.881    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.639     8.368    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[0]/C
                         clock pessimism              0.169     8.537    
                         clock uncertainty           -0.035     8.502    
    SLICE_X83Y236        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.420    cnt_receive_from_01_number_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[1]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.117ns (7.438%)  route 1.456ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.379ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.456     3.881    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.639     8.368    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[1]/C
                         clock pessimism              0.169     8.537    
                         clock uncertainty           -0.035     8.502    
    SLICE_X83Y236        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.420    cnt_receive_from_01_number_2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[2]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.117ns (7.438%)  route 1.456ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.379ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.456     3.881    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.639     8.368    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[2]/C
                         clock pessimism              0.169     8.537    
                         clock uncertainty           -0.035     8.502    
    SLICE_X83Y236        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.420    cnt_receive_from_01_number_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[3]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.117ns (7.438%)  route 1.456ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.379ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.456     3.881    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.639     8.368    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[3]/C
                         clock pessimism              0.169     8.537    
                         clock uncertainty           -0.035     8.502    
    SLICE_X83Y236        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.420    cnt_receive_from_01_number_2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[40]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.117ns (7.471%)  route 1.449ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.379ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.449     3.874    user_rx_reset_2
    SLICE_X83Y241        FDCE                                         f  cnt_receive_from_01_number_2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.695     8.424    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[40]/C
                         clock pessimism              0.110     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X83Y241        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.417    cnt_receive_from_01_number_2_reg[40]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[41]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.117ns (7.471%)  route 1.449ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.379ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.449     3.874    user_rx_reset_2
    SLICE_X83Y241        FDCE                                         f  cnt_receive_from_01_number_2_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.695     8.424    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[41]/C
                         clock pessimism              0.110     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X83Y241        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.417    cnt_receive_from_01_number_2_reg[41]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[42]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.117ns (7.471%)  route 1.449ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.379ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.449     3.874    user_rx_reset_2
    SLICE_X83Y241        FDCE                                         f  cnt_receive_from_01_number_2_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.695     8.424    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[42]/C
                         clock pessimism              0.110     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X83Y241        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.417    cnt_receive_from_01_number_2_reg[42]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[43]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.117ns (7.471%)  route 1.449ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.379ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.449     3.874    user_rx_reset_2
    SLICE_X83Y241        FDCE                                         f  cnt_receive_from_01_number_2_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.695     8.424    rx_core_clk_2
    SLICE_X83Y241        FDCE                                         r  cnt_receive_from_01_number_2_reg[43]/C
                         clock pessimism              0.110     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X83Y241        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.417    cnt_receive_from_01_number_2_reg[43]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[4]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.117ns (7.486%)  route 1.446ns (92.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 8.366 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.379ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.446     3.871    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.637     8.366    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[4]/C
                         clock pessimism              0.169     8.535    
                         clock uncertainty           -0.035     8.500    
    SLICE_X83Y236        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.418    cnt_receive_from_01_number_2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_from_01_number_2_reg[5]/CLR
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.117ns (7.486%)  route 1.446ns (92.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 8.366 - 6.400 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.911ns (routing 0.421ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.379ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.911     2.308    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.425 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          1.446     3.871    user_rx_reset_2
    SLICE_X83Y236        FDCE                                         f  cnt_receive_from_01_number_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.637     8.366    rx_core_clk_2
    SLICE_X83Y236        FDCE                                         r  cnt_receive_from_01_number_2_reg[5]/C
                         clock pessimism              0.169     8.535    
                         clock uncertainty           -0.035     8.500    
    SLICE_X83Y236        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.418    cnt_receive_from_01_number_2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  4.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[4]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.073%)  route 0.238ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.251ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.238     1.244    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.997     1.162    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[4]/C
                         clock pessimism             -0.135     1.027    
    SLICE_X90Y232        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.032    cnt_receive_number_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[5]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.073%)  route 0.238ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.251ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.238     1.244    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.997     1.162    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[5]/C
                         clock pessimism             -0.135     1.027    
    SLICE_X90Y232        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.032    cnt_receive_number_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[6]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.073%)  route 0.238ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.251ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.238     1.244    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.997     1.162    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[6]/C
                         clock pessimism             -0.135     1.027    
    SLICE_X90Y232        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.032    cnt_receive_number_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[7]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.073%)  route 0.238ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.251ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.238     1.244    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.997     1.162    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[7]/C
                         clock pessimism             -0.135     1.027    
    SLICE_X90Y232        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.032    cnt_receive_number_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.841ns (routing 0.217ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.251ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.841     0.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X94Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.008 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.224     1.232    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X95Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.019     1.184    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X95Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     1.014    
    SLICE_X95Y227        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.019    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.841ns (routing 0.217ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.251ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.841     0.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X94Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.008 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.224     1.232    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X95Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.019     1.184    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X95Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.170     1.014    
    SLICE_X95Y227        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.019    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.841ns (routing 0.217ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.251ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.841     0.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X94Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.008 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.224     1.232    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X95Y227        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.019     1.184    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X95Y227        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.170     1.014    
    SLICE_X95Y227        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.019    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[0]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.251ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.244     1.250    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.000     1.165    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[0]/C
                         clock pessimism             -0.135     1.030    
    SLICE_X90Y232        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.035    cnt_receive_number_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[1]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.251ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.244     1.250    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.000     1.165    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[1]/C
                         clock pessimism             -0.135     1.030    
    SLICE_X90Y232        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.035    cnt_receive_number_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_receive_number_2_reg[2]/CLR
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.251ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X94Y232        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y232        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=99, routed)          0.244     1.250    user_rx_reset_2
    SLICE_X90Y232        FDCE                                         f  cnt_receive_number_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2709, routed)        1.000     1.165    rx_core_clk_2
    SLICE_X90Y232        FDCE                                         r  cnt_receive_number_2_reg[2]/C
                         clock pessimism             -0.135     1.030    
    SLICE_X90Y232        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.035    cnt_receive_number_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.117ns (17.181%)  route 0.564ns (82.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.419ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.377ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.974     2.371    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y249        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.488 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.564     3.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X91Y245        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.721     8.450    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y245        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.170     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X91Y245        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.503    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.117ns (17.181%)  route 0.564ns (82.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.419ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.377ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.974     2.371    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y249        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.488 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.564     3.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X91Y245        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.721     8.450    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y245        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.170     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X91Y245        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.503    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.117ns (17.181%)  route 0.564ns (82.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.450 - 6.400 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.419ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.377ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.974     2.371    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y249        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.488 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.564     3.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X91Y245        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.721     8.450    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y245        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.170     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X91Y245        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.503    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.114ns (21.388%)  route 0.419ns (78.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.449 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.377ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.462 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.419     2.881    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.720     8.449    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.170     8.619    
                         clock uncertainty           -0.035     8.584    
    SLICE_X91Y248        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.502    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.114ns (21.388%)  route 0.419ns (78.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.449 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.377ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.462 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.419     2.881    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.720     8.449    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.170     8.619    
                         clock uncertainty           -0.035     8.584    
    SLICE_X91Y248        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.502    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.114ns (21.388%)  route 0.419ns (78.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 8.449 - 6.400 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.419ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.377ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.951     2.348    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.462 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.419     2.881    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.720     8.449    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.170     8.619    
                         clock uncertainty           -0.035     8.584    
    SLICE_X91Y248        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.502    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.114ns (20.213%)  route 0.450ns (79.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.419ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.377ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.967     2.364    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.478 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.450     2.928    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.726     8.455    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.235     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X90Y251        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.573    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.114ns (20.213%)  route 0.450ns (79.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.419ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.377ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.967     2.364    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.478 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.450     2.928    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.726     8.455    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.235     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X90Y251        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.573    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.114ns (20.213%)  route 0.450ns (79.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.419ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.377ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.967     2.364    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.478 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.450     2.928    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.726     8.455    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.235     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X90Y251        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.573    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.114ns (20.213%)  route 0.450ns (79.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 8.456 - 6.400 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.419ns, distribution 1.548ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.377ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.967     2.364    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.478 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.450     2.928    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X90Y249        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.727     8.456    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X90Y249        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.235     8.691    
                         clock uncertainty           -0.035     8.656    
    SLICE_X90Y249        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.574    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.873ns (routing 0.220ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.254ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.873     0.991    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.040 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.200     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.047     1.212    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.074    
    SLICE_X91Y248        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.873ns (routing 0.220ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.254ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.873     0.991    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.040 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.200     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.047     1.212    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.074    
    SLICE_X91Y248        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.873ns (routing 0.220ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.254ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.873     0.991    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X93Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.040 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.200     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X91Y248        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.047     1.212    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y248        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.074    
    SLICE_X91Y248        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.079    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.254ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X90Y249        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.057     1.222    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X90Y249        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.174     1.048    
    SLICE_X90Y249        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.053    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.254ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X90Y249        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.057     1.222    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X90Y249        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.174     1.048    
    SLICE_X90Y249        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.053    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.254ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X90Y249        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.057     1.222    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X90Y249        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.174     1.048    
    SLICE_X90Y249        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.053    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.254ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.174     1.047    
    SLICE_X90Y251        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.254ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.174     1.047    
    SLICE_X90Y251        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.875ns (routing 0.220ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.254ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.875     0.993    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X89Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.215     1.257    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X90Y251        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y251        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.174     1.047    
    SLICE_X90Y251        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.048ns (14.634%)  route 0.280ns (85.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.876ns (routing 0.220ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.254ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.876     0.994    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X90Y249        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y249        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.042 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.280     1.322    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X91Y245        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.048     1.213    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X91Y245        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.075    
    SLICE_X91Y245        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.080    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        3.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[40]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.255ns (10.455%)  route 2.184ns (89.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.276ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.564     4.791    user_tx_reset_0
    SLICE_X91Y133        FDCE                                         f  cnt_send_to_03_number_0_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.697     8.426    tx_clk_out_0
    SLICE_X91Y133        FDCE                                         r  cnt_send_to_03_number_0_reg[40]/C
                         clock pessimism              0.175     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X91Y133        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.484    cnt_send_to_03_number_0_reg[40]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[41]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.255ns (10.455%)  route 2.184ns (89.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.276ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.564     4.791    user_tx_reset_0
    SLICE_X91Y133        FDCE                                         f  cnt_send_to_03_number_0_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.697     8.426    tx_clk_out_0
    SLICE_X91Y133        FDCE                                         r  cnt_send_to_03_number_0_reg[41]/C
                         clock pessimism              0.175     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X91Y133        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.484    cnt_send_to_03_number_0_reg[41]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[42]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.255ns (10.455%)  route 2.184ns (89.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.276ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.564     4.791    user_tx_reset_0
    SLICE_X91Y133        FDCE                                         f  cnt_send_to_03_number_0_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.697     8.426    tx_clk_out_0
    SLICE_X91Y133        FDCE                                         r  cnt_send_to_03_number_0_reg[42]/C
                         clock pessimism              0.175     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X91Y133        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.484    cnt_send_to_03_number_0_reg[42]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[43]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.255ns (10.455%)  route 2.184ns (89.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 8.426 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.276ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.564     4.791    user_tx_reset_0
    SLICE_X91Y133        FDCE                                         f  cnt_send_to_03_number_0_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.697     8.426    tx_clk_out_0
    SLICE_X91Y133        FDCE                                         r  cnt_send_to_03_number_0_reg[43]/C
                         clock pessimism              0.175     8.601    
                         clock uncertainty           -0.035     8.566    
    SLICE_X91Y133        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.484    cnt_send_to_03_number_0_reg[43]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_0_reg[0]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.255ns (10.769%)  route 2.113ns (89.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.276ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.493     4.720    user_tx_reset_0
    SLICE_X90Y115        FDCE                                         f  cnt_send_number_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.685     8.414    tx_clk_out_0
    SLICE_X90Y115        FDCE                                         r  cnt_send_number_0_reg[0]/C
                         clock pessimism              0.116     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X90Y115        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.413    cnt_send_number_0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_0_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.255ns (10.769%)  route 2.113ns (89.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.276ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.493     4.720    user_tx_reset_0
    SLICE_X90Y115        FDCE                                         f  cnt_send_number_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.685     8.414    tx_clk_out_0
    SLICE_X90Y115        FDCE                                         r  cnt_send_number_0_reg[1]/C
                         clock pessimism              0.116     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X90Y115        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.413    cnt_send_number_0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_0_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.255ns (10.769%)  route 2.113ns (89.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.276ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.493     4.720    user_tx_reset_0
    SLICE_X90Y115        FDCE                                         f  cnt_send_number_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.685     8.414    tx_clk_out_0
    SLICE_X90Y115        FDCE                                         r  cnt_send_number_0_reg[2]/C
                         clock pessimism              0.116     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X90Y115        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.413    cnt_send_number_0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_number_0_reg[3]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.255ns (10.769%)  route 2.113ns (89.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.276ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.493     4.720    user_tx_reset_0
    SLICE_X90Y115        FDCE                                         f  cnt_send_number_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.685     8.414    tx_clk_out_0
    SLICE_X90Y115        FDCE                                         r  cnt_send_number_0_reg[3]/C
                         clock pessimism              0.116     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X90Y115        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.413    cnt_send_number_0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[32]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.255ns (10.502%)  route 2.173ns (89.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 8.415 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.276ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.553     4.780    user_tx_reset_0
    SLICE_X91Y132        FDCE                                         f  cnt_send_to_03_number_0_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.686     8.415    tx_clk_out_0
    SLICE_X91Y132        FDCE                                         r  cnt_send_to_03_number_0_reg[32]/C
                         clock pessimism              0.175     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X91Y132        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.473    cnt_send_to_03_number_0_reg[32]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            cnt_send_to_03_number_0_reg[33]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.255ns (10.502%)  route 2.173ns (89.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 8.415 - 6.400 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.309ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.276ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.955     2.352    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.470 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.620     3.090    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.227 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         1.553     4.780    user_tx_reset_0
    SLICE_X91Y132        FDCE                                         f  cnt_send_to_03_number_0_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.686     8.415    tx_clk_out_0
    SLICE_X91Y132        FDCE                                         r  cnt_send_to_03_number_0_reg[33]/C
                         clock pessimism              0.175     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X91Y132        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.473    cnt_send_to_03_number_0_reg[33]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.049ns (16.554%)  route 0.247ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.837ns (routing 0.157ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.184ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.837     0.955    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.251    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X97Y132        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X97Y132        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.167     1.010    
    SLICE_X97Y132        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.049ns (16.554%)  route 0.247ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.837ns (routing 0.157ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.184ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.837     0.955    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.251    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X97Y132        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X97Y132        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.167     1.010    
    SLICE_X97Y132        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.049ns (16.554%)  route 0.247ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.837ns (routing 0.157ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.184ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.837     0.955    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X96Y133        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.004 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.251    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X97Y132        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X97Y132        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.167     1.010    
    SLICE_X97Y132        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/help_for_receive_data_packet_nxt_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.048ns (8.421%)  route 0.522ns (91.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.184ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.522     1.528    inst_Ports0/lopt_1
    SLICE_X80Y119        FDCE                                         f  inst_Ports0/help_for_receive_data_packet_nxt_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.035     1.200    inst_Ports0/tx_clk_out_0
    SLICE_X80Y119        FDCE                                         r  inst_Ports0/help_for_receive_data_packet_nxt_reg/C
                         clock pessimism             -0.083     1.117    
    SLICE_X80Y119        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports0/help_for_receive_data_packet_nxt_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/help_for_receive_data_packet_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.048ns (8.421%)  route 0.522ns (91.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.184ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.522     1.528    inst_Ports0/lopt_1
    SLICE_X80Y119        FDCE                                         f  inst_Ports0/help_for_receive_data_packet_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.035     1.200    inst_Ports0/tx_clk_out_0
    SLICE_X80Y119        FDCE                                         r  inst_Ports0/help_for_receive_data_packet_reg/C
                         clock pessimism             -0.083     1.117    
    SLICE_X80Y119        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.122    inst_Ports0/help_for_receive_data_packet_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.048ns (9.074%)  route 0.481ns (90.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.184ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.481     1.487    inst_Ports0/inst_send_ack/lopt_1
    SLICE_X83Y134        FDCE                                         f  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.029     1.194    inst_Ports0/inst_send_ack/clk
    SLICE_X83Y134        FDCE                                         r  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/C
                         clock pessimism             -0.138     1.056    
    SLICE_X83Y134        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.061    inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[28]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.102ns (14.826%)  route 0.586ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.184ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.319     1.325    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.054     1.379 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         0.267     1.646    user_tx_reset_0
    SLICE_X87Y122        FDCE                                         f  packet_frame_index_0_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.009     1.174    tx_clk_out_0
    SLICE_X87Y122        FDCE                                         r  packet_frame_index_0_reg[28]/C
                         clock pessimism             -0.138     1.036    
    SLICE_X87Y122        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.041    packet_frame_index_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[29]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.102ns (14.826%)  route 0.586ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.184ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.319     1.325    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.054     1.379 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         0.267     1.646    user_tx_reset_0
    SLICE_X87Y122        FDCE                                         f  packet_frame_index_0_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.009     1.174    tx_clk_out_0
    SLICE_X87Y122        FDCE                                         r  packet_frame_index_0_reg[29]/C
                         clock pessimism             -0.138     1.036    
    SLICE_X87Y122        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.041    packet_frame_index_0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[30]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.102ns (14.826%)  route 0.586ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.184ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.319     1.325    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.054     1.379 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         0.267     1.646    user_tx_reset_0
    SLICE_X87Y122        FDCE                                         f  packet_frame_index_0_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.009     1.174    tx_clk_out_0
    SLICE_X87Y122        FDCE                                         r  packet_frame_index_0_reg[30]/C
                         clock pessimism             -0.138     1.036    
    SLICE_X87Y122        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.041    packet_frame_index_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[33]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.102ns (14.826%)  route 0.586ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.840ns (routing 0.157ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.184ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X95Y124        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=61, routed)          0.319     1.325    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X82Y123        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.054     1.379 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=149, routed)         0.267     1.646    user_tx_reset_0
    SLICE_X87Y122        FDCE                                         f  packet_frame_index_0_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.009     1.174    tx_clk_out_0
    SLICE_X87Y122        FDCE                                         r  packet_frame_index_0_reg[33]/C
                         clock pessimism             -0.138     1.036    
    SLICE_X87Y122        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.041    packet_frame_index_0_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[44]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.255ns (8.108%)  route 2.890ns (91.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 8.472 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.376ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.514     5.474    user_tx_reset_1
    SLICE_X65Y202        FDCE                                         f  packet_frame_index_1_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.743     8.472    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[44]/C
                         clock pessimism              0.109     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X65Y202        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_1_reg[44]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[45]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.255ns (8.108%)  route 2.890ns (91.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 8.472 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.376ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.514     5.474    user_tx_reset_1
    SLICE_X65Y202        FDCE                                         f  packet_frame_index_1_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.743     8.472    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[45]/C
                         clock pessimism              0.109     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X65Y202        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.464    packet_frame_index_1_reg[45]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[42]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.255ns (8.134%)  route 2.880ns (91.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 8.470 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.376ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.504     5.464    user_tx_reset_1
    SLICE_X65Y202        FDCE                                         f  packet_frame_index_1_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.741     8.470    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[42]/C
                         clock pessimism              0.109     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X65Y202        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_1_reg[42]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[43]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.255ns (8.134%)  route 2.880ns (91.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 8.470 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.376ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.504     5.464    user_tx_reset_1
    SLICE_X65Y202        FDCE                                         f  packet_frame_index_1_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.741     8.470    tx_clk_out_1
    SLICE_X65Y202        FDCE                                         r  packet_frame_index_1_reg[43]/C
                         clock pessimism              0.109     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X65Y202        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.462    packet_frame_index_1_reg[43]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[33]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.255ns (8.399%)  route 2.781ns (91.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.376ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.405     5.365    user_tx_reset_1
    SLICE_X68Y201        FDCE                                         f  packet_frame_index_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.733     8.462    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[33]/C
                         clock pessimism              0.109     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X68Y201        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_1_reg[33]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[36]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.255ns (8.399%)  route 2.781ns (91.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.376ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.405     5.365    user_tx_reset_1
    SLICE_X68Y201        FDCE                                         f  packet_frame_index_1_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.733     8.462    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[36]/C
                         clock pessimism              0.109     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X68Y201        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_1_reg[36]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[37]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.255ns (8.399%)  route 2.781ns (91.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.376ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.405     5.365    user_tx_reset_1
    SLICE_X68Y201        FDCE                                         f  packet_frame_index_1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.733     8.462    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[37]/C
                         clock pessimism              0.109     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X68Y201        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_1_reg[37]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[40]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.255ns (8.399%)  route 2.781ns (91.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.376ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.405     5.365    user_tx_reset_1
    SLICE_X68Y201        FDCE                                         f  packet_frame_index_1_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.733     8.462    tx_clk_out_1
    SLICE_X68Y201        FDCE                                         r  packet_frame_index_1_reg[40]/C
                         clock pessimism              0.109     8.571    
                         clock uncertainty           -0.035     8.536    
    SLICE_X68Y201        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.454    packet_frame_index_1_reg[40]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[23]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.255ns (8.405%)  route 2.779ns (91.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 8.463 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.376ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.403     5.363    user_tx_reset_1
    SLICE_X69Y199        FDCE                                         f  packet_frame_index_1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.734     8.463    tx_clk_out_1
    SLICE_X69Y199        FDCE                                         r  packet_frame_index_1_reg[23]/C
                         clock pessimism              0.109     8.572    
                         clock uncertainty           -0.035     8.537    
    SLICE_X69Y199        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.455    packet_frame_index_1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_1_reg[24]/CLR
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.255ns (8.405%)  route 2.779ns (91.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 8.463 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.417ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.376ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.932     2.329    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.447 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         1.376     3.823    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X72Y182        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.960 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_1_INST_0/O
                         net (fo=133, routed)         1.403     5.363    user_tx_reset_1
    SLICE_X69Y199        FDCE                                         f  packet_frame_index_1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.734     8.463    tx_clk_out_1
    SLICE_X69Y199        FDCE                                         r  packet_frame_index_1_reg[24]/C
                         clock pessimism              0.109     8.572    
                         clock uncertainty           -0.035     8.537    
    SLICE_X69Y199        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.455    packet_frame_index_1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  3.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[12]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.048ns (16.162%)  route 0.249ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.248ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.249     1.257    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.024     1.189    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[12]/C
                         clock pessimism             -0.137     1.052    
    SLICE_X74Y156        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.057    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[13]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.048ns (16.162%)  route 0.249ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.248ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.249     1.257    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.024     1.189    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[13]/C
                         clock pessimism             -0.137     1.052    
    SLICE_X74Y156        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.057    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[14]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.048ns (16.162%)  route 0.249ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.248ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.249     1.257    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.024     1.189    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[14]/C
                         clock pessimism             -0.137     1.052    
    SLICE_X74Y156        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.057    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[15]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.048ns (16.162%)  route 0.249ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.248ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.249     1.257    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.024     1.189    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[15]/C
                         clock pessimism             -0.137     1.052    
    SLICE_X74Y156        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.057    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[10]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.248ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.255     1.263    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.027     1.192    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[10]/C
                         clock pessimism             -0.137     1.055    
    SLICE_X74Y156        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.060    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[11]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.248ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.255     1.263    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.027     1.192    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[11]/C
                         clock pessimism             -0.137     1.055    
    SLICE_X74Y156        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.060    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[8]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.248ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.255     1.263    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.027     1.192    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[8]/C
                         clock pessimism             -0.137     1.055    
    SLICE_X74Y156        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.060    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[9]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.248ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.255     1.263    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y156        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.027     1.192    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y156        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[9]/C
                         clock pessimism             -0.137     1.055    
    SLICE_X74Y156        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.060    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[28]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.048ns (14.286%)  route 0.288ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.248ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.288     1.296    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y158        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.026     1.191    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y158        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[28]/C
                         clock pessimism             -0.137     1.054    
    SLICE_X74Y158        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.059    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[29]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.048ns (14.286%)  route 0.288ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.842ns (routing 0.215ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.248ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       0.842     0.960    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X74Y148        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.288     1.296    inst_Ports_for_CC_port_1/inst_Control_CWnd/lopt
    SLICE_X74Y158        FDCE                                         f  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11908, routed)       1.026     1.191    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X74Y158        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[29]/C
                         clock pessimism             -0.137     1.054    
    SLICE_X74Y158        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.059    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[13]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.238ns (11.806%)  route 1.778ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 8.551 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.380ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.355     4.467    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.822     8.551    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[13]/C
                         clock pessimism              0.177     8.728    
                         clock uncertainty           -0.035     8.693    
    SLICE_X56Y268        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.611    wait_cnt_2_reg[13]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[18]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.238ns (11.806%)  route 1.778ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 8.551 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.380ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.355     4.467    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.822     8.551    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[18]/C
                         clock pessimism              0.177     8.728    
                         clock uncertainty           -0.035     8.693    
    SLICE_X56Y268        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.611    wait_cnt_2_reg[18]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[19]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.238ns (11.806%)  route 1.778ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 8.551 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.380ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.355     4.467    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.822     8.551    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[19]/C
                         clock pessimism              0.177     8.728    
                         clock uncertainty           -0.035     8.693    
    SLICE_X56Y268        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.611    wait_cnt_2_reg[19]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[21]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.238ns (11.806%)  route 1.778ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 8.551 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.380ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.355     4.467    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.822     8.551    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[21]/C
                         clock pessimism              0.177     8.728    
                         clock uncertainty           -0.035     8.693    
    SLICE_X56Y268        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.611    wait_cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[17]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.238ns (11.864%)  route 1.768ns (88.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 8.549 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.380ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.345     4.457    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.820     8.549    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[17]/C
                         clock pessimism              0.177     8.726    
                         clock uncertainty           -0.035     8.691    
    SLICE_X56Y268        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.609    wait_cnt_2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[20]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.238ns (11.864%)  route 1.768ns (88.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 8.549 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.380ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.345     4.457    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.820     8.549    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[20]/C
                         clock pessimism              0.177     8.726    
                         clock uncertainty           -0.035     8.691    
    SLICE_X56Y268        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.609    wait_cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[22]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.238ns (11.864%)  route 1.768ns (88.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 8.549 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.380ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.345     4.457    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.820     8.549    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[22]/C
                         clock pessimism              0.177     8.726    
                         clock uncertainty           -0.035     8.691    
    SLICE_X56Y268        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.609    wait_cnt_2_reg[22]
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[23]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.238ns (11.864%)  route 1.768ns (88.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 8.549 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.380ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.345     4.457    user_tx_reset_2
    SLICE_X56Y268        FDCE                                         f  wait_cnt_2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.820     8.549    tx_clk_out_2
    SLICE_X56Y268        FDCE                                         r  wait_cnt_2_reg[23]/C
                         clock pessimism              0.177     8.726    
                         clock uncertainty           -0.035     8.691    
    SLICE_X56Y268        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.609    wait_cnt_2_reg[23]
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[25]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.238ns (12.137%)  route 1.723ns (87.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.380ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.300     4.412    user_tx_reset_2
    SLICE_X57Y270        FDCE                                         f  wait_cnt_2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.805     8.534    tx_clk_out_2
    SLICE_X57Y270        FDCE                                         r  wait_cnt_2_reg[25]/C
                         clock pessimism              0.177     8.711    
                         clock uncertainty           -0.035     8.676    
    SLICE_X57Y270        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.594    wait_cnt_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[27]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.238ns (12.137%)  route 1.723ns (87.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.422ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.380ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        2.054     2.451    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.569 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.423     2.992    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X64Y268        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.112 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.300     4.412    user_tx_reset_2
    SLICE_X57Y270        FDCE                                         f  wait_cnt_2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.805     8.534    tx_clk_out_2
    SLICE_X57Y270        FDCE                                         r  wait_cnt_2_reg[27]/C
                         clock pessimism              0.177     8.711    
                         clock uncertainty           -0.035     8.676    
    SLICE_X57Y270        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.594    wait_cnt_2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  4.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[9]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.048ns (19.048%)  route 0.204ns (80.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.253ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.204     1.276    inst_send_data_2/lopt_1
    SLICE_X63Y270        FDCE                                         f  inst_send_data_2/beat_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.066     1.231    inst_send_data_2/clk
    SLICE_X63Y270        FDCE                                         r  inst_send_data_2/beat_cnt_reg[9]/C
                         clock pessimism             -0.142     1.089    
    SLICE_X63Y270        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.094    inst_send_data_2/beat_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[10]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.253ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.210     1.282    inst_send_data_2/lopt_1
    SLICE_X63Y270        FDCE                                         f  inst_send_data_2/beat_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.069     1.234    inst_send_data_2/clk
    SLICE_X63Y270        FDCE                                         r  inst_send_data_2/beat_cnt_reg[10]/C
                         clock pessimism             -0.142     1.092    
    SLICE_X63Y270        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.097    inst_send_data_2/beat_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[11]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.253ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.210     1.282    inst_send_data_2/lopt_1
    SLICE_X63Y270        FDCE                                         f  inst_send_data_2/beat_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.069     1.234    inst_send_data_2/clk
    SLICE_X63Y270        FDCE                                         r  inst_send_data_2/beat_cnt_reg[11]/C
                         clock pessimism             -0.142     1.092    
    SLICE_X63Y270        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.097    inst_send_data_2/beat_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[12]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.253ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.210     1.282    inst_send_data_2/lopt_1
    SLICE_X63Y270        FDCE                                         f  inst_send_data_2/beat_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.069     1.234    inst_send_data_2/clk
    SLICE_X63Y270        FDCE                                         r  inst_send_data_2/beat_cnt_reg[12]/C
                         clock pessimism             -0.142     1.092    
    SLICE_X63Y270        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.097    inst_send_data_2/beat_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/SM_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.048ns (16.842%)  route 0.237ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.253ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.237     1.309    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/SM_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.068     1.233    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/SM_reg[3]/C
                         clock pessimism             -0.142     1.091    
    SLICE_X63Y271        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.096    inst_send_data_2/SM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[6]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.048ns (16.842%)  route 0.237ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.253ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.237     1.309    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/beat_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.068     1.233    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/beat_cnt_reg[6]/C
                         clock pessimism             -0.142     1.091    
    SLICE_X63Y271        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.096    inst_send_data_2/beat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[7]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.048ns (16.842%)  route 0.237ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.253ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.237     1.309    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/beat_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.068     1.233    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/beat_cnt_reg[7]/C
                         clock pessimism             -0.142     1.091    
    SLICE_X63Y271        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.096    inst_send_data_2/beat_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.253ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.243     1.315    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/beat_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.071     1.236    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/beat_cnt_reg[3]/C
                         clock pessimism             -0.142     1.094    
    SLICE_X63Y271        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.099    inst_send_data_2/beat_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[4]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.253ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.243     1.315    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/beat_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.071     1.236    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/beat_cnt_reg[4]/C
                         clock pessimism             -0.142     1.094    
    SLICE_X63Y271        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.099    inst_send_data_2/beat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/beat_cnt_reg[5]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.048ns (16.495%)  route 0.243ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.220ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.253ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        0.906     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X63Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.072 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=94, routed)          0.243     1.315    inst_send_data_2/lopt_1
    SLICE_X63Y271        FDCE                                         f  inst_send_data_2/beat_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4227, routed)        1.071     1.236    inst_send_data_2/clk
    SLICE_X63Y271        FDCE                                         r  inst_send_data_2/beat_cnt_reg[5]/C
                         clock pessimism             -0.142     1.094    
    SLICE_X63Y271        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.099    inst_send_data_2/beat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        5.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 8.671 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.377ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.854     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X68Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.942     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.197     8.868    
                         clock uncertainty           -0.035     8.833    
    SLICE_X68Y243        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 8.671 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.377ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.854     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X68Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.942     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.197     8.868    
                         clock uncertainty           -0.035     8.833    
    SLICE_X68Y243        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 8.671 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.377ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.854     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X68Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.942     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.197     8.868    
                         clock uncertainty           -0.035     8.833    
    SLICE_X68Y243        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 8.671 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.377ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.854     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X68Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.942     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.197     8.868    
                         clock uncertainty           -0.035     8.833    
    SLICE_X68Y243        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 8.671 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.377ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.854     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X68Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.942     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.197     8.868    
                         clock uncertainty           -0.035     8.833    
    SLICE_X68Y243        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.114ns (12.378%)  route 0.807ns (87.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.651 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.377ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.807     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X71Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.922     8.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              0.198     8.849    
                         clock uncertainty           -0.035     8.813    
    SLICE_X71Y243        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.114ns (12.378%)  route 0.807ns (87.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.651 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.377ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.807     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X71Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.922     8.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]/C
                         clock pessimism              0.198     8.849    
                         clock uncertainty           -0.035     8.813    
    SLICE_X71Y243        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.114ns (12.378%)  route 0.807ns (87.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.651 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.377ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.807     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X71Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.922     8.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/C
                         clock pessimism              0.198     8.849    
                         clock uncertainty           -0.035     8.813    
    SLICE_X71Y243        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     8.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.114ns (11.633%)  route 0.866ns (88.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 8.666 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.377ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.866     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X70Y244        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.937     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y244        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/C
                         clock pessimism              0.262     8.928    
                         clock uncertainty           -0.035     8.892    
    SLICE_X70Y244        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[3]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.114ns (11.633%)  route 0.866ns (88.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 8.666 - 6.400 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.419ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.377ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       2.200     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y250        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.866     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X70Y244        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.937     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y244        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[3]/C
                         clock pessimism              0.262     8.928    
                         clock uncertainty           -0.035     8.892    
    SLICE_X70Y244        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.254ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.896     1.014    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/tx_core_clk_3
    SLICE_X82Y286        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.063 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.163     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y286        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.087     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y286        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.152     1.100    
    SLICE_X84Y286        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.254ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.896     1.014    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/tx_core_clk_3
    SLICE_X82Y286        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.063 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.163     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y286        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.087     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y286        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.152     1.100    
    SLICE_X84Y286        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.896ns (routing 0.220ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.254ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.896     1.014    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/tx_core_clk_3
    SLICE_X82Y286        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.063 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.163     1.226    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y286        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.087     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y286        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.152     1.100    
    SLICE_X84Y286        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.105    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.961ns (routing 0.220ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.254ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.961     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y253        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y253        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.135     1.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X68Y253        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.157     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X68Y253        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.199     1.123    
    SLICE_X68Y253        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.961ns (routing 0.220ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.254ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.961     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y253        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y253        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.135     1.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X68Y253        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.157     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X68Y253        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.199     1.123    
    SLICE_X68Y253        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.948ns (routing 0.220ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.948     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y245        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.139     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.197     1.107    
    SLICE_X72Y245        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.948ns (routing 0.220ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.948     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y245        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y245        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.139     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.197     1.107    
    SLICE_X72Y245        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.948ns (routing 0.220ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.948     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y245        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.139     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.197     1.107    
    SLICE_X72Y245        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.948ns (routing 0.220ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.948     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y245        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X72Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.139     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.197     1.107    
    SLICE_X72Y245        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.948ns (routing 0.220ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.254ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       0.948     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y245        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X73Y245        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=22330, routed)       1.140     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.197     1.108    
    SLICE_X73Y245        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.137    





