// Seed: 3406208882
module module_0 (
    output wand id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8,
    output wand id_9,
    output tri id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    output wire id_16,
    output tri0 id_17
);
  wire id_19;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wor _id_3,
    output wor id_4
);
  wire id_6;
  assign id_6 = 1;
  wire id_7;
  ;
  logic [id_3 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
