============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:31:44 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.185952s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (79.1%)

RUN-1004 : used memory is 248 MB, reserved memory is 223 MB, peak memory is 252 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68698001899520"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 51 trigger nets, 51 data nets.
KIT-1004 : Chipwatcher code = 0001010000010010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 10665/21 useful/useless nets, 9205/13 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-1032 : 10313/6 useful/useless nets, 9688/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 10297/16 useful/useless nets, 9676/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 469 better
SYN-1014 : Optimize round 2
SYN-1032 : 9959/30 useful/useless nets, 9338/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 10492/2 useful/useless nets, 9876/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44158, tnet num: 10492, tinst num: 9875, tnode num: 52438, tedge num: 70178.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10492 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 582 instances into 260 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 437 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.592812s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (72.6%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 367 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.605349s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (73.2%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 367 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/rd_data[15] will be merged to another kept net sd_rd_data[15]
SYN-5055 WARNING: The kept net sd_reader/rd_data[14] will be merged to another kept net sd_rd_data[14]
SYN-5055 WARNING: The kept net sd_reader/rd_data[13] will be merged to another kept net sd_rd_data[13]
SYN-5055 WARNING: The kept net sd_reader/rd_data[12] will be merged to another kept net sd_rd_data[12]
SYN-5055 WARNING: The kept net sd_reader/rd_data[11] will be merged to another kept net sd_rd_data[11]
SYN-5055 WARNING: The kept net sd_reader/rd_data[10] will be merged to another kept net sd_rd_data[10]
SYN-5055 WARNING: The kept net sd_reader/rd_data[9] will be merged to another kept net sd_rd_data[9]
SYN-5055 WARNING: The kept net sd_reader/rd_data[8] will be merged to another kept net sd_rd_data[8]
SYN-5055 WARNING: The kept net sd_reader/rd_data[7] will be merged to another kept net sd_rd_data[7]
SYN-5055 WARNING: The kept net sd_reader/rd_data[6] will be merged to another kept net sd_rd_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (306 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 136 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9113 instances
RUN-0007 : 5989 luts, 2545 seqs, 295 mslices, 156 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 9765 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 5528 nets have 2 pins
RUN-1001 : 3053 nets have [3 - 5] pins
RUN-1001 : 677 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 204 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     212     
RUN-1001 :   No   |  No   |  Yes  |     996     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     566     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  48   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9111 instances, 5989 luts, 2545 seqs, 451 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42490, tnet num: 9763, tinst num: 9111, tnode num: 50635, tedge num: 68562.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.856057s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (80.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.18453e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9111.
PHY-3001 : Level 1 #clusters 1198.
PHY-3001 : End clustering;  0.077670s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 654153, overlap = 255.656
PHY-3002 : Step(2): len = 583279, overlap = 276.938
PHY-3002 : Step(3): len = 435134, overlap = 350.656
PHY-3002 : Step(4): len = 387810, overlap = 389.406
PHY-3002 : Step(5): len = 321682, overlap = 438.688
PHY-3002 : Step(6): len = 286034, overlap = 444.219
PHY-3002 : Step(7): len = 237685, overlap = 497.281
PHY-3002 : Step(8): len = 206840, overlap = 517.594
PHY-3002 : Step(9): len = 182170, overlap = 552.5
PHY-3002 : Step(10): len = 165527, overlap = 593.219
PHY-3002 : Step(11): len = 148413, overlap = 596.812
PHY-3002 : Step(12): len = 138870, overlap = 605.469
PHY-3002 : Step(13): len = 128357, overlap = 635.469
PHY-3002 : Step(14): len = 119332, overlap = 643.875
PHY-3002 : Step(15): len = 110612, overlap = 664.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23899e-06
PHY-3002 : Step(16): len = 126302, overlap = 637.875
PHY-3002 : Step(17): len = 170832, overlap = 564.156
PHY-3002 : Step(18): len = 181049, overlap = 554.781
PHY-3002 : Step(19): len = 182348, overlap = 515.781
PHY-3002 : Step(20): len = 176548, overlap = 485.75
PHY-3002 : Step(21): len = 172295, overlap = 469.375
PHY-3002 : Step(22): len = 167984, overlap = 481.156
PHY-3002 : Step(23): len = 166209, overlap = 486
PHY-3002 : Step(24): len = 164264, overlap = 507.125
PHY-3002 : Step(25): len = 163473, overlap = 521.875
PHY-3002 : Step(26): len = 162477, overlap = 522.156
PHY-3002 : Step(27): len = 161030, overlap = 544.594
PHY-3002 : Step(28): len = 160342, overlap = 569.312
PHY-3002 : Step(29): len = 158527, overlap = 578.312
PHY-3002 : Step(30): len = 157695, overlap = 586.219
PHY-3002 : Step(31): len = 156670, overlap = 591.844
PHY-3002 : Step(32): len = 155932, overlap = 578.938
PHY-3002 : Step(33): len = 155707, overlap = 562.219
PHY-3002 : Step(34): len = 155411, overlap = 564.031
PHY-3002 : Step(35): len = 154850, overlap = 568.438
PHY-3002 : Step(36): len = 155162, overlap = 580.188
PHY-3002 : Step(37): len = 154913, overlap = 582.719
PHY-3002 : Step(38): len = 155276, overlap = 583.344
PHY-3002 : Step(39): len = 154346, overlap = 568.531
PHY-3002 : Step(40): len = 153835, overlap = 563.125
PHY-3002 : Step(41): len = 153110, overlap = 548.469
PHY-3002 : Step(42): len = 152330, overlap = 548.812
PHY-3002 : Step(43): len = 151230, overlap = 533.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47798e-06
PHY-3002 : Step(44): len = 158656, overlap = 530.969
PHY-3002 : Step(45): len = 172081, overlap = 506.281
PHY-3002 : Step(46): len = 178207, overlap = 482.375
PHY-3002 : Step(47): len = 180403, overlap = 474.188
PHY-3002 : Step(48): len = 179666, overlap = 470.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.95596e-06
PHY-3002 : Step(49): len = 190210, overlap = 444.312
PHY-3002 : Step(50): len = 208019, overlap = 394.656
PHY-3002 : Step(51): len = 215923, overlap = 354.375
PHY-3002 : Step(52): len = 218822, overlap = 321.562
PHY-3002 : Step(53): len = 218805, overlap = 330.438
PHY-3002 : Step(54): len = 218320, overlap = 340
PHY-3002 : Step(55): len = 217115, overlap = 342.781
PHY-3002 : Step(56): len = 217200, overlap = 339.656
PHY-3002 : Step(57): len = 218213, overlap = 337.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79119e-05
PHY-3002 : Step(58): len = 232963, overlap = 313.156
PHY-3002 : Step(59): len = 252720, overlap = 271.281
PHY-3002 : Step(60): len = 261815, overlap = 245.219
PHY-3002 : Step(61): len = 264645, overlap = 223.75
PHY-3002 : Step(62): len = 263279, overlap = 222.125
PHY-3002 : Step(63): len = 262352, overlap = 209.188
PHY-3002 : Step(64): len = 261275, overlap = 233.5
PHY-3002 : Step(65): len = 261417, overlap = 232.688
PHY-3002 : Step(66): len = 260363, overlap = 232.312
PHY-3002 : Step(67): len = 260097, overlap = 230.469
PHY-3002 : Step(68): len = 259565, overlap = 242
PHY-3002 : Step(69): len = 259626, overlap = 246.625
PHY-3002 : Step(70): len = 259654, overlap = 247.562
PHY-3002 : Step(71): len = 260195, overlap = 255.5
PHY-3002 : Step(72): len = 260060, overlap = 244
PHY-3002 : Step(73): len = 259555, overlap = 249.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.58238e-05
PHY-3002 : Step(74): len = 272523, overlap = 237.406
PHY-3002 : Step(75): len = 284853, overlap = 213.781
PHY-3002 : Step(76): len = 290821, overlap = 207.281
PHY-3002 : Step(77): len = 294392, overlap = 212.25
PHY-3002 : Step(78): len = 296636, overlap = 202.594
PHY-3002 : Step(79): len = 298132, overlap = 190.812
PHY-3002 : Step(80): len = 297761, overlap = 185.031
PHY-3002 : Step(81): len = 297267, overlap = 182.844
PHY-3002 : Step(82): len = 297020, overlap = 177.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.16477e-05
PHY-3002 : Step(83): len = 308832, overlap = 164.531
PHY-3002 : Step(84): len = 319685, overlap = 161.781
PHY-3002 : Step(85): len = 324230, overlap = 134.062
PHY-3002 : Step(86): len = 328339, overlap = 132.531
PHY-3002 : Step(87): len = 331640, overlap = 135.156
PHY-3002 : Step(88): len = 333694, overlap = 138.219
PHY-3002 : Step(89): len = 331723, overlap = 138.469
PHY-3002 : Step(90): len = 330669, overlap = 141.219
PHY-3002 : Step(91): len = 330817, overlap = 129.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000143295
PHY-3002 : Step(92): len = 341966, overlap = 119.938
PHY-3002 : Step(93): len = 351385, overlap = 95.8438
PHY-3002 : Step(94): len = 353284, overlap = 104.625
PHY-3002 : Step(95): len = 355108, overlap = 103.125
PHY-3002 : Step(96): len = 357611, overlap = 104.375
PHY-3002 : Step(97): len = 358943, overlap = 103.281
PHY-3002 : Step(98): len = 357641, overlap = 105.344
PHY-3002 : Step(99): len = 357500, overlap = 108.281
PHY-3002 : Step(100): len = 358508, overlap = 107.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000285582
PHY-3002 : Step(101): len = 367002, overlap = 93.375
PHY-3002 : Step(102): len = 374365, overlap = 75.5312
PHY-3002 : Step(103): len = 376024, overlap = 78.875
PHY-3002 : Step(104): len = 378229, overlap = 72.5312
PHY-3002 : Step(105): len = 383019, overlap = 74.1875
PHY-3002 : Step(106): len = 387496, overlap = 62.8125
PHY-3002 : Step(107): len = 387782, overlap = 65.9688
PHY-3002 : Step(108): len = 387794, overlap = 47.8438
PHY-3002 : Step(109): len = 388010, overlap = 45
PHY-3002 : Step(110): len = 388025, overlap = 42.5
PHY-3002 : Step(111): len = 386755, overlap = 54.9375
PHY-3002 : Step(112): len = 385800, overlap = 55.125
PHY-3002 : Step(113): len = 385335, overlap = 58.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000571163
PHY-3002 : Step(114): len = 390666, overlap = 43.6875
PHY-3002 : Step(115): len = 394647, overlap = 40.2812
PHY-3002 : Step(116): len = 395635, overlap = 37.7812
PHY-3002 : Step(117): len = 396813, overlap = 47.0938
PHY-3002 : Step(118): len = 399151, overlap = 43.0625
PHY-3002 : Step(119): len = 401304, overlap = 37.4062
PHY-3002 : Step(120): len = 401235, overlap = 38.875
PHY-3002 : Step(121): len = 401813, overlap = 42.7188
PHY-3002 : Step(122): len = 403190, overlap = 46.4688
PHY-3002 : Step(123): len = 404170, overlap = 42.6875
PHY-3002 : Step(124): len = 403790, overlap = 42.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00107328
PHY-3002 : Step(125): len = 406933, overlap = 39.7812
PHY-3002 : Step(126): len = 409113, overlap = 42.5625
PHY-3002 : Step(127): len = 409075, overlap = 39.2188
PHY-3002 : Step(128): len = 409998, overlap = 36.625
PHY-3002 : Step(129): len = 412174, overlap = 40.375
PHY-3002 : Step(130): len = 413505, overlap = 41.0625
PHY-3002 : Step(131): len = 412738, overlap = 38.9375
PHY-3002 : Step(132): len = 412995, overlap = 39.4375
PHY-3002 : Step(133): len = 414679, overlap = 35.5
PHY-3002 : Step(134): len = 415565, overlap = 38.5
PHY-3002 : Step(135): len = 414816, overlap = 41.875
PHY-3002 : Step(136): len = 414781, overlap = 42.25
PHY-3002 : Step(137): len = 415979, overlap = 36.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00199051
PHY-3002 : Step(138): len = 417834, overlap = 36.4688
PHY-3002 : Step(139): len = 419893, overlap = 33.5625
PHY-3002 : Step(140): len = 420563, overlap = 31.75
PHY-3002 : Step(141): len = 421119, overlap = 36.3125
PHY-3002 : Step(142): len = 422528, overlap = 34.8125
PHY-3002 : Step(143): len = 423804, overlap = 31.625
PHY-3002 : Step(144): len = 423842, overlap = 34.875
PHY-3002 : Step(145): len = 424059, overlap = 36.6562
PHY-3002 : Step(146): len = 424619, overlap = 39.1562
PHY-3002 : Step(147): len = 424889, overlap = 39.0312
PHY-3002 : Step(148): len = 424776, overlap = 39.0312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00322065
PHY-3002 : Step(149): len = 425962, overlap = 36.7812
PHY-3002 : Step(150): len = 428016, overlap = 39.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018114s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (86.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 552144, over cnt = 1065(3%), over = 5754, worst = 25
PHY-1001 : End global iterations;  0.297999s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 73.28, top5 = 57.29, top10 = 48.15, top15 = 42.19.
PHY-3001 : End congestion estimation;  0.406155s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (46.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.328684s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (42.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199608
PHY-3002 : Step(151): len = 453010, overlap = 16.5312
PHY-3002 : Step(152): len = 453678, overlap = 19
PHY-3002 : Step(153): len = 452558, overlap = 18.6562
PHY-3002 : Step(154): len = 452159, overlap = 18.6562
PHY-3002 : Step(155): len = 453270, overlap = 14.5625
PHY-3002 : Step(156): len = 452501, overlap = 11.2812
PHY-3002 : Step(157): len = 452082, overlap = 9.3125
PHY-3002 : Step(158): len = 451901, overlap = 10.4375
PHY-3002 : Step(159): len = 450305, overlap = 7.65625
PHY-3002 : Step(160): len = 448853, overlap = 7.8125
PHY-3002 : Step(161): len = 446966, overlap = 8.0625
PHY-3002 : Step(162): len = 445611, overlap = 10.3125
PHY-3002 : Step(163): len = 444334, overlap = 9.40625
PHY-3002 : Step(164): len = 443372, overlap = 8.65625
PHY-3002 : Step(165): len = 442442, overlap = 8.96875
PHY-3002 : Step(166): len = 441386, overlap = 9.59375
PHY-3002 : Step(167): len = 440469, overlap = 10.1562
PHY-3002 : Step(168): len = 439385, overlap = 10.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000399216
PHY-3002 : Step(169): len = 440305, overlap = 10.0312
PHY-3002 : Step(170): len = 442583, overlap = 11.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000657816
PHY-3002 : Step(171): len = 443429, overlap = 11
PHY-3002 : Step(172): len = 451056, overlap = 7.8125
PHY-3002 : Step(173): len = 455456, overlap = 6.5
PHY-3002 : Step(174): len = 456479, overlap = 5.78125
PHY-3002 : Step(175): len = 458733, overlap = 4.90625
PHY-3002 : Step(176): len = 459476, overlap = 4.125
PHY-3002 : Step(177): len = 460145, overlap = 4.6875
PHY-3002 : Step(178): len = 462195, overlap = 4.4375
PHY-3002 : Step(179): len = 462660, overlap = 4.4375
PHY-3002 : Step(180): len = 462242, overlap = 4.5625
PHY-3002 : Step(181): len = 461687, overlap = 3.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00131563
PHY-3002 : Step(182): len = 462936, overlap = 3.25
PHY-3002 : Step(183): len = 466701, overlap = 2.46875
PHY-3002 : Step(184): len = 472862, overlap = 1.125
PHY-3002 : Step(185): len = 473922, overlap = 0.75
PHY-3002 : Step(186): len = 474337, overlap = 0
PHY-3002 : Step(187): len = 473732, overlap = 0.25
PHY-3002 : Step(188): len = 473183, overlap = 0.6875
PHY-3002 : Step(189): len = 473632, overlap = 1.4375
PHY-3002 : Step(190): len = 474393, overlap = 1.8125
PHY-3002 : Step(191): len = 474597, overlap = 1.875
PHY-3002 : Step(192): len = 473712, overlap = 2.375
PHY-3002 : Step(193): len = 473034, overlap = 2.625
PHY-3002 : Step(194): len = 472387, overlap = 3.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/9765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 564720, over cnt = 1444(4%), over = 5577, worst = 36
PHY-1001 : End global iterations;  0.338636s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (73.8%)

PHY-1001 : Congestion index: top1 = 67.65, top5 = 51.50, top10 = 44.42, top15 = 40.18.
PHY-3001 : End congestion estimation;  0.449081s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.346026s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172257
PHY-3002 : Step(195): len = 469419, overlap = 58.3438
PHY-3002 : Step(196): len = 466493, overlap = 34.2812
PHY-3002 : Step(197): len = 461755, overlap = 33.125
PHY-3002 : Step(198): len = 458474, overlap = 34.0938
PHY-3002 : Step(199): len = 453692, overlap = 32.4688
PHY-3002 : Step(200): len = 450357, overlap = 27.5
PHY-3002 : Step(201): len = 445530, overlap = 25.875
PHY-3002 : Step(202): len = 441313, overlap = 27.9688
PHY-3002 : Step(203): len = 438343, overlap = 26.3125
PHY-3002 : Step(204): len = 434811, overlap = 29.7812
PHY-3002 : Step(205): len = 431728, overlap = 29.875
PHY-3002 : Step(206): len = 428574, overlap = 34.5938
PHY-3002 : Step(207): len = 425799, overlap = 31.75
PHY-3002 : Step(208): len = 423830, overlap = 31.4375
PHY-3002 : Step(209): len = 421379, overlap = 31.5
PHY-3002 : Step(210): len = 419300, overlap = 30.7812
PHY-3002 : Step(211): len = 416716, overlap = 31.3125
PHY-3002 : Step(212): len = 414624, overlap = 32.2812
PHY-3002 : Step(213): len = 413281, overlap = 34.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344515
PHY-3002 : Step(214): len = 414205, overlap = 35.0312
PHY-3002 : Step(215): len = 416541, overlap = 32.0312
PHY-3002 : Step(216): len = 417263, overlap = 31.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000608279
PHY-3002 : Step(217): len = 420718, overlap = 29.1562
PHY-3002 : Step(218): len = 428172, overlap = 22.8438
PHY-3002 : Step(219): len = 428728, overlap = 22.4688
PHY-3002 : Step(220): len = 429321, overlap = 21.3125
PHY-3002 : Step(221): len = 429900, overlap = 22.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42490, tnet num: 9763, tinst num: 9111, tnode num: 50635, tedge num: 68562.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 186.50 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 62/9765.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 531352, over cnt = 1612(4%), over = 5225, worst = 32
PHY-1001 : End global iterations;  0.389816s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 59.09, top5 = 47.24, top10 = 41.43, top15 = 38.17.
PHY-1001 : End incremental global routing;  0.509580s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (67.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340863s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.4%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9002 has valid locations, 33 needs to be replaced
PHY-3001 : design contains 9140 instances, 5989 luts, 2574 seqs, 451 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 432165
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8184/9794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 533968, over cnt = 1619(4%), over = 5244, worst = 32
PHY-1001 : End global iterations;  0.066453s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.0%)

PHY-1001 : Congestion index: top1 = 59.16, top5 = 47.27, top10 = 41.52, top15 = 38.26.
PHY-3001 : End congestion estimation;  0.213055s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 42606, tnet num: 9792, tinst num: 9140, tnode num: 50838, tedge num: 68736.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.048679s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(222): len = 432104, overlap = 0
PHY-3002 : Step(223): len = 432104, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8200/9794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 533728, over cnt = 1617(4%), over = 5240, worst = 32
PHY-1001 : End global iterations;  0.057612s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 47.32, top10 = 41.54, top15 = 38.27.
PHY-3001 : End congestion estimation;  0.196650s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355347s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00128799
PHY-3002 : Step(224): len = 432081, overlap = 22.625
PHY-3002 : Step(225): len = 432081, overlap = 22.625
PHY-3001 : Final: Len = 432081, Over = 22.625
PHY-3001 : End incremental placement;  2.043552s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (58.1%)

OPT-1001 : Total overflow 186.75 peak overflow 3.31
OPT-1001 : End high-fanout net optimization;  3.114648s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (58.7%)

OPT-1001 : Current memory(MB): used = 471, reserve = 450, peak = 474.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8206/9794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 533752, over cnt = 1617(4%), over = 5220, worst = 32
PHY-1002 : len = 557016, over cnt = 1018(2%), over = 2409, worst = 16
PHY-1002 : len = 571304, over cnt = 399(1%), over = 866, worst = 13
PHY-1002 : len = 575392, over cnt = 271(0%), over = 539, worst = 9
PHY-1002 : len = 580704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.549240s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (65.4%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 41.82, top10 = 38.08, top15 = 35.82.
OPT-1001 : End congestion update;  0.687698s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (65.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.296213s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (73.8%)

OPT-0007 : Start: WNS -3561 TNS -42895 NUM_FEPS 31
OPT-0007 : Iter 1: improved WNS -3561 TNS -41615 NUM_FEPS 29 with 21 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS -3561 TNS -41615 NUM_FEPS 29 with 4 cells processed and 200 slack improved
OPT-0007 : Iter 3: improved WNS -3561 TNS -41615 NUM_FEPS 29 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.005632s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (68.4%)

OPT-1001 : Current memory(MB): used = 471, reserve = 450, peak = 474.
OPT-1001 : End physical optimization;  5.016108s wall, 2.796875s user + 0.125000s system = 2.921875s CPU (58.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5989 LUT to BLE ...
SYN-4008 : Packed 5989 LUT and 1050 SEQ to BLE.
SYN-4003 : Packing 1524 remaining SEQ's ...
SYN-4005 : Packed 1238 SEQ with LUT/SLICE
SYN-4006 : 3754 single LUT's are left
SYN-4006 : 286 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6275/7090 primitive instances ...
PHY-3001 : End packing;  0.411320s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4039 instances
RUN-1001 : 1956 mslices, 1955 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 8935 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 4384 nets have 2 pins
RUN-1001 : 3234 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4037 instances, 3911 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 451888, Over = 79
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4420/8935.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580880, over cnt = 996(2%), over = 1473, worst = 8
PHY-1002 : len = 584832, over cnt = 570(1%), over = 750, worst = 8
PHY-1002 : len = 589520, over cnt = 221(0%), over = 269, worst = 5
PHY-1002 : len = 591400, over cnt = 100(0%), over = 116, worst = 3
PHY-1002 : len = 592528, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  0.609149s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (53.9%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 42.44, top10 = 38.49, top15 = 36.08.
PHY-3001 : End congestion estimation;  0.800076s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (60.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40561, tnet num: 8933, tinst num: 4037, tnode num: 47085, tedge num: 67724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.182222s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (80.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.93962e-05
PHY-3002 : Step(226): len = 446619, overlap = 77.25
PHY-3002 : Step(227): len = 443758, overlap = 83.75
PHY-3002 : Step(228): len = 441608, overlap = 88.25
PHY-3002 : Step(229): len = 439910, overlap = 103.75
PHY-3002 : Step(230): len = 439288, overlap = 107.25
PHY-3002 : Step(231): len = 438006, overlap = 112.25
PHY-3002 : Step(232): len = 437189, overlap = 120.25
PHY-3002 : Step(233): len = 435864, overlap = 124.25
PHY-3002 : Step(234): len = 434980, overlap = 119.25
PHY-3002 : Step(235): len = 433725, overlap = 120.25
PHY-3002 : Step(236): len = 432885, overlap = 120.75
PHY-3002 : Step(237): len = 432164, overlap = 119.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118792
PHY-3002 : Step(238): len = 437349, overlap = 111.75
PHY-3002 : Step(239): len = 444355, overlap = 100.5
PHY-3002 : Step(240): len = 444438, overlap = 99.5
PHY-3002 : Step(241): len = 445046, overlap = 97.75
PHY-3002 : Step(242): len = 445603, overlap = 97
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225739
PHY-3002 : Step(243): len = 453356, overlap = 85.75
PHY-3002 : Step(244): len = 460603, overlap = 72
PHY-3002 : Step(245): len = 463521, overlap = 71
PHY-3002 : Step(246): len = 465235, overlap = 68.5
PHY-3002 : Step(247): len = 467419, overlap = 68.25
PHY-3002 : Step(248): len = 469422, overlap = 61.5
PHY-3002 : Step(249): len = 471449, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000451478
PHY-3002 : Step(250): len = 477942, overlap = 59
PHY-3002 : Step(251): len = 482823, overlap = 49.75
PHY-3002 : Step(252): len = 487494, overlap = 43.25
PHY-3002 : Step(253): len = 489458, overlap = 46
PHY-3002 : Step(254): len = 489846, overlap = 45.75
PHY-3002 : Step(255): len = 490564, overlap = 45
PHY-3002 : Step(256): len = 491088, overlap = 45
PHY-3002 : Step(257): len = 491770, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000854926
PHY-3002 : Step(258): len = 495266, overlap = 46.75
PHY-3002 : Step(259): len = 498414, overlap = 42
PHY-3002 : Step(260): len = 502561, overlap = 36.75
PHY-3002 : Step(261): len = 503990, overlap = 38
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00170985
PHY-3002 : Step(262): len = 505785, overlap = 34.5
PHY-3002 : Step(263): len = 507035, overlap = 34.25
PHY-3002 : Step(264): len = 509334, overlap = 32.5
PHY-3002 : Step(265): len = 512012, overlap = 27.25
PHY-3002 : Step(266): len = 513217, overlap = 25.5
PHY-3002 : Step(267): len = 513872, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.112960s wall, 0.187500s user + 0.281250s system = 0.468750s CPU (42.1%)

PHY-3001 : Trial Legalized: Len = 535328
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 115/8935.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 650808, over cnt = 1125(3%), over = 1774, worst = 6
PHY-1002 : len = 656648, over cnt = 661(1%), over = 913, worst = 6
PHY-1002 : len = 662392, over cnt = 243(0%), over = 340, worst = 5
PHY-1002 : len = 665456, over cnt = 35(0%), over = 50, worst = 3
PHY-1002 : len = 666040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.835145s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 50.71, top5 = 43.02, top10 = 39.24, top15 = 36.86.
PHY-3001 : End congestion estimation;  1.025406s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (64.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.372170s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (63.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000265795
PHY-3002 : Step(268): len = 520779, overlap = 4.5
PHY-3002 : Step(269): len = 511562, overlap = 11
PHY-3002 : Step(270): len = 503341, overlap = 18
PHY-3002 : Step(271): len = 497791, overlap = 23.5
PHY-3002 : Step(272): len = 494081, overlap = 26.75
PHY-3002 : Step(273): len = 492237, overlap = 29.75
PHY-3002 : Step(274): len = 490938, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000531589
PHY-3002 : Step(275): len = 495839, overlap = 32.75
PHY-3002 : Step(276): len = 498187, overlap = 32.5
PHY-3002 : Step(277): len = 499426, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106318
PHY-3002 : Step(278): len = 503086, overlap = 30.75
PHY-3002 : Step(279): len = 506837, overlap = 28.25
PHY-3002 : Step(280): len = 508733, overlap = 26.5
PHY-3002 : Step(281): len = 509044, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 518627, Over = 0
PHY-3001 : Spreading special nets. 33 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 41 instances has been re-located, deltaX = 8, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 519215, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40561, tnet num: 8933, tinst num: 4037, tnode num: 47085, tedge num: 67724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2662/8935.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 645552, over cnt = 1059(3%), over = 1635, worst = 6
PHY-1002 : len = 650920, over cnt = 545(1%), over = 749, worst = 5
PHY-1002 : len = 655560, over cnt = 236(0%), over = 304, worst = 5
PHY-1002 : len = 657592, over cnt = 84(0%), over = 102, worst = 3
PHY-1002 : len = 658568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.779400s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 48.30, top5 = 41.51, top10 = 38.08, top15 = 35.86.
PHY-1001 : End incremental global routing;  0.960596s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (81.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362498s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (51.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.549995s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (72.6%)

OPT-1001 : Current memory(MB): used = 479, reserve = 464, peak = 491.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8189/8935.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 658568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067451s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.2%)

PHY-1001 : Congestion index: top1 = 48.30, top5 = 41.51, top10 = 38.08, top15 = 35.86.
OPT-1001 : End congestion update;  0.257545s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (48.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.293951s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (79.7%)

OPT-0007 : Start: WNS -3698 TNS -41075 NUM_FEPS 26
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3932 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4037 instances, 3911 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 530608, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 4, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 530676, Over = 0
PHY-3001 : End incremental legalization;  0.183284s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.2%)

OPT-0007 : Iter 1: improved WNS -3598 TNS -19948 NUM_FEPS 18 with 43 cells processed and 17554 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3932 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4037 instances, 3911 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 531542, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.6%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 531576, Over = 0
PHY-3001 : End incremental legalization;  0.180614s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.9%)

OPT-0007 : Iter 2: improved WNS -3545 TNS -22695 NUM_FEPS 26 with 21 cells processed and 2808 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3932 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4037 instances, 3911 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 535792, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025310s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (123.5%)

PHY-3001 : 5 instances has been re-located, deltaX = 4, deltaY = 2, maxDist = 2.
PHY-3001 : Final: Len = 535842, Over = 0
PHY-3001 : End incremental legalization;  0.173551s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (90.0%)

OPT-0007 : Iter 3: improved WNS -3498 TNS -17228 NUM_FEPS 18 with 22 cells processed and 8947 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3932 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4037 instances, 3911 slices, 70 macros(451 instances: 295 mslices 156 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 535892, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 535926, Over = 0
PHY-3001 : End incremental legalization;  0.179578s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (69.6%)

OPT-0007 : Iter 4: improved WNS -3498 TNS -17228 NUM_FEPS 18 with 10 cells processed and 585 slack improved
OPT-1001 : End path based optimization;  1.562044s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (68.0%)

OPT-1001 : Current memory(MB): used = 495, reserve = 479, peak = 497.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.285829s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (49.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7950/8935.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674920, over cnt = 51(0%), over = 72, worst = 6
PHY-1002 : len = 675272, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 675512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275061s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (51.1%)

PHY-1001 : Congestion index: top1 = 48.43, top5 = 41.63, top10 = 38.23, top15 = 36.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.291457s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3498 TNS -17228 NUM_FEPS 18
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3498ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3445ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 8935 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 8935 nets
OPT-1001 : End physical optimization;  5.238672s wall, 3.203125s user + 0.093750s system = 3.296875s CPU (62.9%)

RUN-1003 : finish command "place" in  24.574154s wall, 12.812500s user + 1.796875s system = 14.609375s CPU (59.5%)

RUN-1004 : used memory is 416 MB, reserved memory is 394 MB, peak memory is 497 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.026331s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (89.8%)

RUN-1004 : used memory is 420 MB, reserved memory is 398 MB, peak memory is 497 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4039 instances
RUN-1001 : 1956 mslices, 1955 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 8935 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 4384 nets have 2 pins
RUN-1001 : 3234 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40561, tnet num: 8933, tinst num: 4037, tnode num: 47085, tedge num: 67724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1956 mslices, 1955 lslices, 101 pads, 18 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647368, over cnt = 1149(3%), over = 1862, worst = 7
PHY-1002 : len = 654264, over cnt = 636(1%), over = 904, worst = 6
PHY-1002 : len = 659136, over cnt = 312(0%), over = 420, worst = 5
PHY-1002 : len = 663456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.643821s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 47.78, top5 = 41.26, top10 = 37.94, top15 = 35.76.
PHY-1001 : End global routing;  0.812978s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (61.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 510, reserve = 490, peak = 510.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 760, reserve = 744, peak = 760.
PHY-1001 : End build detailed router design. 2.826450s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (53.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 119312, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.239538s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (69.1%)

PHY-1001 : Current memory(MB): used = 795, reserve = 780, peak = 795.
PHY-1001 : End phase 1; 2.245122s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (68.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 94% nets.
PHY-1022 : len = 1.85389e+06, over cnt = 362(0%), over = 363, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 800, reserve = 784, peak = 800.
PHY-1001 : End initial routed; 23.498420s wall, 16.281250s user + 0.171875s system = 16.453125s CPU (70.0%)

PHY-1001 : Update timing.....
PHY-1001 : 229/8486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.523   |  -112.902  |  92   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.456053s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (59.0%)

PHY-1001 : Current memory(MB): used = 806, reserve = 790, peak = 806.
PHY-1001 : End phase 2; 24.954549s wall, 17.140625s user + 0.171875s system = 17.312500s CPU (69.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -3.477ns STNS -105.450ns FEP 88.
PHY-1001 : End OPT Iter 1; 0.139896s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (78.2%)

PHY-1022 : len = 1.85382e+06, over cnt = 378(0%), over = 379, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.246556s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (82.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84224e+06, over cnt = 84(0%), over = 84, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.491882s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (85.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84193e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.157060s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (79.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84182e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.109285s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84174e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.097594s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.0%)

PHY-1001 : Update timing.....
PHY-1001 : 222/8486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.477   |  -105.873  |  89   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.485169s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (64.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 107 feed throughs used by 71 nets
PHY-1001 : End commit to database; 1.158783s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (49.9%)

PHY-1001 : Current memory(MB): used = 872, reserve = 858, peak = 872.
PHY-1001 : End phase 3; 3.931507s wall, 2.437500s user + 0.062500s system = 2.500000s CPU (63.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -3.477ns STNS -104.500ns FEP 88.
PHY-1001 : End OPT Iter 1; 0.168915s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (64.8%)

PHY-1022 : len = 1.84174e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.272691s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (74.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.477ns, -104.500ns, 88}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8415e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.095662s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (81.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8415e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.094487s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.2%)

PHY-1001 : Update timing.....
PHY-1001 : 220/8486(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.477   |  -105.084  |  88   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.500530s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (41.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 109 feed throughs used by 73 nets
PHY-1001 : End commit to database; 1.138939s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (63.1%)

PHY-1001 : Current memory(MB): used = 876, reserve = 862, peak = 876.
PHY-1001 : End phase 4; 3.133854s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (55.3%)

PHY-1003 : Routed, final wirelength = 1.8415e+06
PHY-1001 : Current memory(MB): used = 877, reserve = 864, peak = 877.
PHY-1001 : End export database. 0.058308s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.6%)

PHY-1001 : End detail routing;  37.370048s wall, 24.453125s user + 0.390625s system = 24.843750s CPU (66.5%)

RUN-1003 : finish command "route" in  39.439198s wall, 25.500000s user + 0.390625s system = 25.890625s CPU (65.6%)

RUN-1004 : used memory is 831 MB, reserved memory is 815 MB, peak memory is 877 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7284   out of  19600   37.16%
#reg                     2576   out of  19600   13.14%
#le                      7566
  #lut only              4990   out of   7566   65.95%
  #reg only               282   out of   7566    3.73%
  #lut&reg               2294   out of   7566   30.32%
#dsp                        3   out of     29   10.34%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1065
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    245
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    195
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               189
#5        sdclk_syn_6                              GCLK               lslice             sdclk_syn_14.q0                83
#6        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 79
#7        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#8        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0    9


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |7566   |6833    |451     |2592    |18      |3       |
|  ISP                               |AHBISP                                        |138    |111     |26      |57      |0       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |22     |16      |6       |2       |0       |0       |
|    u_bypass                        |bypass                                        |17     |9       |8       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |6      |6       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |33     |33      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |80     |34      |12      |63      |0       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |10      |0       |29      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |14     |10      |0       |14      |0       |0       |
|  sd_reader                         |sd_reader                                     |586    |473     |94      |256     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |294    |255     |34      |133     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |705    |528     |94      |338     |4       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |309    |184     |48      |214     |4       |0       |
|      rd_fifo_data                  |fifo_data                                     |145    |84      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |10      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |26      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |23      |0       |37      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |75     |35      |6       |67      |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |11     |4       |0       |11      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |16     |11      |0       |16      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |28     |14      |0       |28      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |396    |344     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |59     |47      |12      |20      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |75     |75      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |53     |43      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |124    |106     |18      |35      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |85     |73      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5137   |5081    |51      |1378    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |88      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |659    |411     |109     |412     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |659    |411     |109     |412     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |289    |169     |0       |272     |0       |0       |
|        reg_inst                    |register                                      |288    |168     |0       |271     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |370    |242     |109     |140     |0       |0       |
|        bus_inst                    |bus_top                                       |146    |86      |52      |49      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |94     |52      |34      |29      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |48     |30      |18      |16      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |113    |84      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4338  
    #2          2       2009  
    #3          3       618   
    #4          4       607   
    #5        5-10      810   
    #6        11-50     453   
    #7       51-100      22   
    #8       101-500     2    
  Average     3.34            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.313571s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (72.6%)

RUN-1004 : used memory is 832 MB, reserved memory is 817 MB, peak memory is 886 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40561, tnet num: 8933, tinst num: 4037, tnode num: 47085, tedge num: 67724.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8933 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 8 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
		sdclk_syn_12
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: ef53a5e047f1f4d46d8a45f837b26ef278cc60de342cd6202e72a7eb268aa446 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4037
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 8935, pip num: 110778
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 109
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3142 valid insts, and 295161 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100101100001010000010010
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  14.499591s wall, 77.031250s user + 0.656250s system = 77.687500s CPU (535.8%)

RUN-1004 : used memory is 874 MB, reserved memory is 868 MB, peak memory is 1042 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_103144.log"
