\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Inc/\mbox{\hyperlink{stm32__assert_8h}{stm32\+\_\+assert.\+h}} \\*STM32 assert file }{\pageref{stm32__assert_8h}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__conf_8h}{stm32f1xx\+\_\+hal\+\_\+conf.\+h}} \\*HAL configuration file }{\pageref{stm32f1xx__hal__conf_8h}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Inc/\mbox{\hyperlink{stm32f1xx__it_8h}{stm32f1xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f1xx__it_8h}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Src/\mbox{\hyperlink{stm32f1xx__hal__msp_8c}{stm32f1xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f1xx__hal__msp_8c}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Src/\mbox{\hyperlink{stm32f1xx__it_8c}{stm32f1xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f1xx__it_8c}}{}
\item\contentsline{section}{C\+:/\+STM32/test\+ADC\+\_\+cubemx/\+Core/\+Src/\mbox{\hyperlink{system__stm32f1xx_8c}{system\+\_\+stm32f1xx.\+c}} \\*CMSIS Cortex-\/\+M3 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f1xx_8c}}{}
\end{DoxyCompactList}
