Designed a half adder circuit with sum and carry as outputs using OOP in SysVerilog\
Exclusively tried to show the usage of properties of class, instances in SysVerilog\
Inputs: a : 1, b : 1
