Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/CHANNEL0.vhd" in Library work.
Entity <channel0> compiled.
Entity <channel0> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/SPI.vhd" in Library work.
Entity <spi> compiled.
Entity <spi> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHANNEL0> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SPI> in library <work> (architecture <Behavioral>) with generics.
	n_bits = 12
	timer = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <CHANNEL0> in library <work> (Architecture <Behavioral>).
Entity <CHANNEL0> analyzed. Unit <CHANNEL0> generated.

Analyzing generic Entity <SPI> in library <work> (Architecture <Behavioral>).
	n_bits = 12
	timer = 2
Entity <SPI> analyzed. Unit <SPI> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHANNEL0>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/CHANNEL0.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK                       (falling_edge)       |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sleep                                          |
    | Power Up State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <CHANNEL0> synthesized.


Synthesizing Unit <SPI>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/SPI.vhd".
    Found finite state machine <FSM_1> for signal <estados>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (falling_edge)       |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CS>.
    Found 12-bit register for signal <DATA_OUT>.
    Found 1-bit register for signal <READ_DATA>.
    Found 1-bit register for signal <contador<0>>.
    Found 4-bit register for signal <indice>.
    Found 4-bit adder for signal <indice$addsub0000> created at line 95.
    Found 1-bit register for signal <SS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SPI> synthesized.


Synthesizing Unit <top>.
    Related source file is "D:/Documentos/USAC/2022/Segundo Semestre 2022/Electronica 6/Laboratorio Electronica 6/Proyecto/Medidor_Calidad_Energia/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 16
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ADC_SPI/estados/FSM> on signal <estados[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 01
 sync  | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CHL0/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 sleep | 000
 start | 001
 sgld  | 010
 d2    | 011
 d1    | 100
 d0    | 101
 close | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <SPI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
FlipFlop ADC_SPI/estados_FSM_FFd2 has been replicated 2 time(s)
FlipFlop ADC_SPI/indice_1 has been replicated 1 time(s)
FlipFlop ADC_SPI/indice_2 has been replicated 1 time(s)
FlipFlop ADC_SPI/indice_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 67
#      GND                         : 1
#      LUT2                        : 3
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 2
#      LUT3_D                      : 5
#      LUT3_L                      : 2
#      LUT4                        : 39
#      LUT4_L                      : 11
# FlipFlops/Latches                : 30
#      FDC_1                       : 29
#      FDPE_1                      : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       36  out of    704     5%  
 Number of Slice Flip Flops:             30  out of   1408     2%  
 Number of 4 input LUTs:                 66  out of   1408     4%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_12                             | IBUF+BUFG              | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 30    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.096ns (Maximum Frequency: 244.153MHz)
   Minimum input arrival time before clock: 4.523ns
   Maximum output required time after clock: 6.416ns
   Maximum combinational path delay: 6.626ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12'
  Clock period: 4.096ns (frequency: 244.153MHz)
  Total number of paths / destination ports: 253 / 30
-------------------------------------------------------------------------
Delay:               4.096ns (Levels of Logic = 3)
  Source:            ADC_SPI/estados_FSM_FFd1 (FF)
  Destination:       ADC_SPI/DATA_OUT_8 (FF)
  Source Clock:      clk_12 falling
  Destination Clock: clk_12 falling

  Data Path: ADC_SPI/estados_FSM_FFd1 to ADC_SPI/DATA_OUT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.495   0.887  ADC_SPI/estados_FSM_FFd1 (ADC_SPI/estados_FSM_FFd1)
     LUT3_D:I2->O          3   0.561   0.453  ADC_SPI/DATA_OUT_8_mux0000111 (ADC_SPI/N181)
     LUT4:I3->O            1   0.561   0.380  ADC_SPI/DATA_OUT_8_mux00005 (ADC_SPI/DATA_OUT_8_mux00005)
     LUT4:I2->O            1   0.561   0.000  ADC_SPI/DATA_OUT_8_mux000024 (ADC_SPI/DATA_OUT_8_mux0000)
     FDC_1:D                   0.197          ADC_SPI/DATA_OUT_8
    ----------------------------------------
    Total                      4.096ns (2.375ns logic, 1.721ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_12'
  Total number of paths / destination ports: 36 / 22
-------------------------------------------------------------------------
Offset:              4.523ns (Levels of Logic = 4)
  Source:            Enable (PAD)
  Destination:       ADC_SPI/DATA_OUT_10 (FF)
  Destination Clock: clk_12 falling

  Data Path: Enable to ADC_SPI/DATA_OUT_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.824   0.901  Enable_IBUF (Enable_IBUF)
     LUT3_D:I0->O         11   0.561   0.816  ADC_SPI/DATA_OUT_6_mux0000211 (ADC_SPI/N28)
     LUT4_L:I2->LO         1   0.561   0.102  ADC_SPI/DATA_OUT_10_mux0000_SW0 (N12)
     LUT4:I3->O            1   0.561   0.000  ADC_SPI/DATA_OUT_10_mux0000 (ADC_SPI/DATA_OUT_10_mux0000)
     FDC_1:D                   0.197          ADC_SPI/DATA_OUT_10
    ----------------------------------------
    Total                      4.523ns (2.704ns logic, 1.819ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12'
  Total number of paths / destination ports: 18 / 16
-------------------------------------------------------------------------
Offset:              6.416ns (Levels of Logic = 2)
  Source:            CHL0/state_FSM_FFd1 (FF)
  Destination:       DIN (PAD)
  Source Clock:      clk_12 falling

  Data Path: CHL0/state_FSM_FFd1 to DIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.495   0.607  CHL0/state_FSM_FFd1 (CHL0/state_FSM_FFd1)
     LUT3:I0->O            1   0.561   0.357  CHL0/state_FSM_Out01 (DIN_OBUF)
     OBUF:I->O                 4.396          DIN_OBUF (DIN)
    ----------------------------------------
    Total                      6.416ns (5.452ns logic, 0.964ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.626ns (Levels of Logic = 3)
  Source:            clk_12 (PAD)
  Destination:       SCLK (PAD)

  Data Path: clk_12 to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.488  clk_12_IBUF (clk_12_IBUF1)
     LUT2:I0->O            1   0.561   0.357  ADC_SPI/SCLK_OUT1 (SCLK_OBUF)
     OBUF:I->O                 4.396          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      6.626ns (5.781ns logic, 0.845ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.82 secs
 
--> 

Total memory usage is 4513516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

