

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s'
================================================================
* Date:           Mon Apr 29 02:51:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.095 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16|  80.000 ns|  80.000 ns|   16|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287  |concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        9|       73|     -|
|Memory               |        0|      -|       32|       34|     0|
|Multiplexer          |        -|      -|        -|      363|     -|
|Register             |        -|      -|      332|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      373|      474|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287  |concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1  |        0|   0|  9|  73|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |Total                                                                                  |                                                                            |        0|   0|  9|  73|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_data_U    |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_Rncg  |        0|  16|  17|    0|    13|   16|     1|          208|
    |out_data_1_U  |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_Rncg  |        0|  16|  17|    0|    13|   16|     1|          208|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0|  32|  34|    0|    26|   32|     2|          416|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |layer12_out_blk_n     |   9|          2|    1|          2|
    |layer9_out_read       |   9|          2|    1|          2|
    |out_data_1_address0   |  43|          8|    4|         32|
    |out_data_1_address1   |  43|          8|    4|         32|
    |out_data_1_ce0        |  14|          3|    1|          3|
    |out_data_1_ce1        |  14|          3|    1|          3|
    |out_data_1_we0        |   9|          2|    1|          2|
    |out_data_1_we1        |   9|          2|    1|          2|
    |out_data_address0     |  43|          8|    4|         32|
    |out_data_address1     |  43|          8|    4|         32|
    |out_data_ce0          |  14|          3|    1|          3|
    |out_data_ce1          |  14|          3|    1|          3|
    |out_data_we0          |   9|          2|    1|          2|
    |out_data_we1          |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |y0_input_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 363|         72|   30|        168|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |   9|   0|    9|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |out_data_1_load_1_reg_387                                                                           |  16|   0|   16|          0|
    |out_data_1_load_2_reg_417                                                                           |  16|   0|   16|          0|
    |out_data_1_load_3_reg_427                                                                           |  16|   0|   16|          0|
    |out_data_1_load_4_reg_457                                                                           |  16|   0|   16|          0|
    |out_data_1_load_5_reg_467                                                                           |  16|   0|   16|          0|
    |out_data_1_load_6_reg_497                                                                           |  16|   0|   16|          0|
    |out_data_1_load_7_reg_507                                                                           |  16|   0|   16|          0|
    |out_data_1_load_8_reg_537                                                                           |  16|   0|   16|          0|
    |out_data_1_load_9_reg_547                                                                           |  16|   0|   16|          0|
    |out_data_1_load_reg_377                                                                             |  16|   0|   16|          0|
    |out_data_load_1_reg_382                                                                             |  16|   0|   16|          0|
    |out_data_load_2_reg_412                                                                             |  16|   0|   16|          0|
    |out_data_load_3_reg_422                                                                             |  16|   0|   16|          0|
    |out_data_load_4_reg_452                                                                             |  16|   0|   16|          0|
    |out_data_load_5_reg_462                                                                             |  16|   0|   16|          0|
    |out_data_load_6_reg_492                                                                             |  16|   0|   16|          0|
    |out_data_load_7_reg_502                                                                             |  16|   0|   16|          0|
    |out_data_load_8_reg_532                                                                             |  16|   0|   16|          0|
    |out_data_load_9_reg_542                                                                             |  16|   0|   16|          0|
    |out_data_load_reg_372                                                                               |  16|   0|   16|          0|
    |start_once_reg                                                                                      |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 332|   0|  332|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,25u>,config12>|  return value|
|layer9_out_dout             |   in|   64|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|    4|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|    4|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_empty_n          |   in|    1|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_read             |  out|    1|     ap_fifo|                                                           layer9_out|       pointer|
|y0_input_TDATA              |   in|   16|        axis|                                                             y0_input|       pointer|
|y0_input_TVALID             |   in|    1|        axis|                                                             y0_input|       pointer|
|y0_input_TREADY             |  out|    1|        axis|                                                             y0_input|       pointer|
|layer12_out_din             |  out|  400|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_full_n          |   in|    1|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_write           |  out|    1|     ap_fifo|                                                          layer12_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

