$date
	Sun Jul 14 14:23:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Stack_tb $end
$var wire 17 ! stack_preview1 [16:0] $end
$var wire 17 " stack_preview0 [16:0] $end
$var real 1 # CLK_PERIOD $end
$var parameter 32 $ WIDTH $end
$var reg 1 % clk $end
$var reg 3 & pop_sig [2:0] $end
$var reg 1 ' push_sig $end
$var reg 17 ( stack_in [16:0] $end
$scope module stack $end
$var wire 1 % clk $end
$var wire 3 ) pop [2:0] $end
$var wire 1 ' push $end
$var wire 17 * push_data [16:0] $end
$var wire 17 + preview1 [16:0] $end
$var wire 17 , preview0 [16:0] $end
$var parameter 32 - DEPTH $end
$var parameter 32 . WIDTH $end
$var reg 8 / stack_ptr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 .
b1111111 -
b10000 $
r83.33 #
$end
#0
$dumpvars
b0 /
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
0%
b0 "
b0 !
$end
#41670
1%
#83330
b1 (
b1 *
1'
#83340
0%
#125010
b1 "
b1 ,
b1 /
1%
#166660
0'
#166680
0%
#208350
1%
#249990
b10 (
b10 *
1'
#250020
0%
#291690
b10 "
b10 ,
b1 !
b1 +
b10 /
1%
#333320
0'
#333360
0%
#375030
1%
#416650
b11 (
b11 *
1'
#416700
0%
#458370
b11 "
b11 ,
b10 !
b10 +
b11 /
1%
#499980
0'
#500040
0%
#541710
1%
#583310
b1 &
b1 )
#583380
0%
#625050
b10 "
b10 ,
b1 !
b1 +
b10 /
1%
#666640
b0 &
b0 )
#666720
0%
#708390
1%
#749970
b10 &
b10 )
#750060
0%
#791730
b0 "
b0 ,
b0 !
b0 +
b0 /
1%
#833300
b0 &
b0 )
#833400
0%
#875070
1%
#916740
0%
#958410
1%
#1000080
0%
#1041750
1%
#1083420
0%
#1125090
1%
#1166760
0%
#1208430
1%
#1250100
0%
#1291770
1%
#1333440
0%
#1375110
1%
#1416780
0%
#1458450
1%
#1500120
0%
#1541790
1%
#1583460
0%
#1625130
1%
#1666800
0%
#1708470
1%
#1749930
