module tb_decoder();

reg A;
reg B;
reg C;

wire [7:0] Y;

decoder test_decoder(
.A  (A),
.B  (B),
.C  (C),
.Y  (Y)
);

initial begin
A=0;B=0;C=0;

#10 A=0;B=0;C=1;
//please complete the rest code here







#30 $stop;
end

endmodule