// Seed: 1196719913
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri0 id_12
);
  assign id_1 = 1 ? 1 : 1;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input wand id_8,
    output supply0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12
    , id_23,
    output tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    output tri0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri id_20,
    output wor id_21
);
  wire id_24;
  module_0(
      id_2, id_2, id_15, id_13, id_12, id_16, id_14, id_15, id_8, id_15, id_2, id_12, id_8
  );
endmodule
