
---------- Begin Simulation Statistics ----------
final_tick                               177360795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709664                       # Number of bytes of host memory used
host_op_rate                                   251383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   398.59                       # Real time elapsed on the host
host_tick_rate                              444966635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.177361                       # Number of seconds simulated
sim_ticks                                177360795000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568931                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104242                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113352                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635590                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                300                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              498                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390023                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66053                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.773608                       # CPI: cycles per instruction
system.cpu.discardedOps                        197306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629160                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43486222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43539721                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563822                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        177360795                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133821074                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1297867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1503                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2596398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1503                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200049                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78899                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177356                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       854066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 854066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31206912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31206912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287559                       # Request fanout histogram
system.membus.respLayer1.occupancy         1565332500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1366703000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            835532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1357676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          220082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           463001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          463001                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       834655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3892712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3894931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    157138112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              157224000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          280358                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12803136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1578891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052411                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1574542     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4349      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1578891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4912582000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3892972995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2631000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1010782                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1010969                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 187                       # number of overall hits
system.l2.overall_hits::.cpu.data             1010782                       # number of overall hits
system.l2.overall_hits::total                 1010969                       # number of overall hits
system.l2.demand_misses::.cpu.inst                690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286874                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               690                       # number of overall misses
system.l2.overall_misses::.cpu.data            286874                       # number of overall misses
system.l2.overall_misses::total                287564                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30648798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30717337000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30648798000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30717337000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1297656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1298533                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1297656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1298533                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.221071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221453                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.221071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221453                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99331.884058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106837.141045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106819.132437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99331.884058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106837.141045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106819.132437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200049                       # number of writebacks
system.l2.writebacks::total                    200049                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24911007000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24965746000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24911007000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24965746000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.221067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.221067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79331.884058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86837.570459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86819.560508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79331.884058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86837.570459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86819.560508                       # average overall mshr miss latency
system.l2.replacements                         280358                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1157627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1157627                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1157627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1157627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          453                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            285645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                285645                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177356                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19344490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19344490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        463001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            463001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.383057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109071.528451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109071.528451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15797370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15797370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.383057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89071.528451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89071.528451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99331.884058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99331.884058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79331.884058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79331.884058                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        725137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            725137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11304308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11304308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       834655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        834655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103218.722037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103218.722037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9113637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9113637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83219.681682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83219.681682                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8091.886426                       # Cycle average of tags in use
system.l2.tags.total_refs                     2593456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    288550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.987891                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.634554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.195295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8041.056577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5475658                       # Number of tag accesses
system.l2.tags.data_accesses                  5475658                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18359616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18403776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12803136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12803136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       200049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             200049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            248984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103515639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103764623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       248984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           248984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       72186957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72186957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       72186957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           248984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103515639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            175951579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    200009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006151380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              806297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13226                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4794301750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1432940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10167826750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16728.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35478.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144669                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101992                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  234933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.800134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.950506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.538338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       185161     77.18%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29552     12.32%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5852      2.44%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1746      0.73%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9201      3.84%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          898      0.37%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          566      0.24%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          509      0.21%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6426      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.458821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.064481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.651326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11512     98.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          134      1.14%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           27      0.23%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.068448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.035293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5651     48.23%     48.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              212      1.81%     50.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5290     45.15%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              531      4.53%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.26%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18341632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12799424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18403776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12803136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       103.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  177360730000                       # Total gap between requests
system.mem_ctrls.avgGap                     363736.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18297472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12799424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 248983.998972264439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103165257.011844143271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72166027.447046577930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       200049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19316250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10148510500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4242089917250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27994.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35376.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21205254.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            833923440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            443225640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1008824880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          511841880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14000269920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43623943380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31370592960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91792622100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.547421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81100106500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5922280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  90338408500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            879091080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            467236605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037413440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          532111140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14000269920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43963402320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31084732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91964257305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.515139                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80364062250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5922280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  91074452750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10200152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10200152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10200152                       # number of overall hits
system.cpu.icache.overall_hits::total        10200152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          877                       # number of overall misses
system.cpu.icache.overall_misses::total           877                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76891000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76891000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76891000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76891000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10201029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10201029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10201029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10201029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87675.028506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87675.028506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87675.028506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87675.028506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          465                       # number of writebacks
system.cpu.icache.writebacks::total               465                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75137000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75137000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85675.028506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85675.028506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85675.028506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85675.028506                       # average overall mshr miss latency
system.cpu.icache.replacements                    465                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10200152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10200152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           877                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10201029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10201029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87675.028506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87675.028506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85675.028506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85675.028506                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           325.733797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10201029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11631.732041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   325.733797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.636199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.636199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10201906                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10201906                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50813881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50813881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50814232                       # number of overall hits
system.cpu.dcache.overall_hits::total        50814232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1356609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1356609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1364673                       # number of overall misses
system.cpu.dcache.overall_misses::total       1364673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  60651560999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60651560999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60651560999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60651560999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52170490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52170490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52178905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52178905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44708.210692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44708.210692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44444.025051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44444.025051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        68358                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.509755                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1157627                       # number of writebacks
system.cpu.dcache.writebacks::total           1157627                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67015                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67015                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67015                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1289594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1289594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1297651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1297651                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  56044012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56044012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56843691984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56843691984                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43458.648226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43458.648226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43805.069301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43805.069301                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297400                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40358862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40358862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       833449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        833449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30835175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30835175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41192311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41192311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36997.074806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36997.074806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       827253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       827253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  28914031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28914031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34951.859951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34951.859951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10455019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10455019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       523160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       523160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29816385999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29816385999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56992.862602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56992.862602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       462341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       462341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27129981000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27129981000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58679.591470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58679.591470                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958289                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958289                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8057                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8057                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    799679984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    799679984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.957457                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.957457                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99252.821646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99252.821646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.485861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52111959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1297656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.158531                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.485861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53476637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53476637                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177360795000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
