// Seed: 4220626105
module module_0;
  if (1)
    if (1) wire id_1;
    else wire id_2;
  else assign id_1 = 1;
  id_3(
      .id_0(), .id_1(1)
  );
endmodule
module module_1 (
    output logic id_0,
    inout  wor   id_1,
    input  wor   id_2,
    input  logic id_3,
    input  wire  id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else begin
    if (id_3 - id_1) id_0 <= id_6;
    if (1) begin
      id_6 = id_3;
      id_6 <= 1;
    end else id_0 <= 1 ^ 1;
  end
  module_0();
endmodule
